Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 02:12:16 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v1_timing_summary_routed.rpt -pb nexys4fpga_v1_timing_summary_routed.pb -rpx nexys4fpga_v1_timing_summary_routed.rpx
| Design       : nexys4fpga_v1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1274 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.468        0.000                      0                 2527        0.039        0.000                      0                 2527        2.682        0.000                       0                  1280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_157_clk_wiz_0     {0.000 3.182}        6.364           157.143         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_157_clk_wiz_0_1   {0.000 3.182}        6.364           157.143         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_157_clk_wiz_0           0.468        0.000                      0                 2527        0.106        0.000                      0                 2527        2.682        0.000                       0                  1276  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_157_clk_wiz_0_1         0.469        0.000                      0                 2527        0.106        0.000                      0                 2527        2.682        0.000                       0                  1276  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_157_clk_wiz_0_1  clk_157_clk_wiz_0          0.468        0.000                      0                 2527        0.039        0.000                      0                 2527  
clk_157_clk_wiz_0    clk_157_clk_wiz_0_1        0.468        0.000                      0                 2527        0.039        0.000                      0                 2527  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0
  To Clock:  clk_157_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 u_mean/result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            result_reg[0]_bret_bret_bret_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.596ns (27.671%)  route 4.172ns (72.329%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.647    -0.893    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  u_mean/result_reg[9]/Q
                         net (fo=7, routed)           0.790     0.415    u_mean/c[0]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     0.565 r  u_mean/result[7]_i_2/O
                         net (fo=2, routed)           0.839     1.405    u_mean/result[7]_i_2_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.328     1.733 r  u_mean/result[7]_i_1/O
                         net (fo=7, routed)           0.601     2.334    u_mean/result_reg[7]
    SLICE_X13Y92         LUT3 (Prop_lut3_I2_O)        0.150     2.484 r  u_mean/result[0]_bret_bret_bret_bret__3_i_2/O
                         net (fo=2, routed)           0.708     3.192    u_mean/result[0]_bret_bret_bret_bret__3_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.326     3.518 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.665     4.183    u_mean/result_reg[5]
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.124     4.307 r  u_mean/result[0]_bret_bret_bret_bret__2_i_1/O
                         net (fo=1, routed)           0.568     4.875    u_mean_n_10
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.067     5.359    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)       -0.016     5.343    result_reg[0]_bret_bret_bret_bret__2
  -------------------------------------------------------------------
                         required time                          5.343    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.536ns (28.956%)  route 3.769ns (71.044%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 4.870 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.460     2.330    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I5_O)        0.124     2.454 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.637     3.092    u_mean/result[11]_i_1_n_0
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.839     4.081    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.328     4.409 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     4.409    u_mean/result[9]_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.527     4.870    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.575     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.079     5.458    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          5.458    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.399ns (27.149%)  route 3.754ns (72.851%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 4.867 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.459     2.329    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.117     2.446 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.794     3.240    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I0_O)        0.348     3.588 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.670     4.257    u_mean/result[10]_i_1_n_0
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.524     4.867    u_mean/clk_157
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/C
                         clock pessimism              0.559     5.427    
                         clock uncertainty           -0.067     5.360    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.028     5.332    u_mean/result_reg[10]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][11]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][13]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][14]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][1]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][6]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/Q
                         net (fo=1, routed)           0.054    -0.395    OUTMUX/BINBCD/bin_reg_reg[1]_bret__3_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.350 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_18/O
                         net (fo=1, routed)           0.000    -0.350    OUTMUX/BINBCD/bin_reg[2]_bret__3_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.456    OUTMUX/BINBCD/bin_reg_reg[2]_bret__3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.565    -0.599    DB/clk_157
    SLICE_X13Y78         FDRE                                         r  DB/shift_swtch8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DB/shift_swtch8_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.391    DB/shift_swtch8[2]
    SLICE_X12Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    DB/swtch_db[8]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.834    -0.839    DB/clk_157
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120    -0.466    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.075    -0.495    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.592    -0.572    DB/clk_157
    SLICE_X0Y76          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.378    DB/shift_pb1[3]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.862    -0.811    DB/clk_157
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092    -0.467    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][19]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/sums_reg[0][19]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_mean/sums_reg[0][19]_fret__3/Q
                         net (fo=3, routed)           0.068    -0.381    u_mean/sums_reg[0][19]_fret__3_n_0
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.075    -0.515    u_mean/result_reg[15]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.591    -0.573    DB/clk_157
    SLICE_X0Y75          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.378    DB/shift_pb2[3]
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.861    -0.812    DB/clk_157
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.091    -0.469    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_pb3[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.465    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.306    OUTMUX/dat_bcd_o[7]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.872    -0.801    OUTMUX/JA_OBUF[0]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.072    -0.454    OUTMUX/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/Q
                         net (fo=1, routed)           0.101    -0.318    OUTMUX/BINBCD/bcd_converter_out[30]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045    -0.273 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_10/O
                         net (fo=1, routed)           0.000    -0.273    OUTMUX/BINBCD_n_24
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X6Y98          FDSE (Hold_fdse_C_D)         0.120    -0.424    OUTMUX/dig7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputs_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.573    -0.591    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inputs_reg[0][12]/Q
                         net (fo=5, routed)           0.099    -0.351    CTL/inputs_reg[0][15][12]
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  CTL/control_unit_LUT6_17/O
                         net (fo=1, routed)           0.000    -0.306    OUTMUX/BINBCD/inputs_reg[3][12]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.844    -0.829    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/C
                         clock pessimism              0.251    -0.578    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.120    -0.458    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_157_clk_wiz_0
Waveform(ns):       { 0.000 3.182 }
Period(ns):         6.364
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.364       4.208      BUFGCTRL_X0Y16   generated_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.364       5.115      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y97      DB/db_count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y98      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y91      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y98      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y98      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y91      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y91      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y92      DB/db_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.364       206.996    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y97      DB/db_count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y97      DB/db_count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0_1
  To Clock:  clk_157_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 u_mean/result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            result_reg[0]_bret_bret_bret_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.596ns (27.671%)  route 4.172ns (72.329%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.647    -0.893    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  u_mean/result_reg[9]/Q
                         net (fo=7, routed)           0.790     0.415    u_mean/c[0]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     0.565 r  u_mean/result[7]_i_2/O
                         net (fo=2, routed)           0.839     1.405    u_mean/result[7]_i_2_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.328     1.733 r  u_mean/result[7]_i_1/O
                         net (fo=7, routed)           0.601     2.334    u_mean/result_reg[7]
    SLICE_X13Y92         LUT3 (Prop_lut3_I2_O)        0.150     2.484 r  u_mean/result[0]_bret_bret_bret_bret__3_i_2/O
                         net (fo=2, routed)           0.708     3.192    u_mean/result[0]_bret_bret_bret_bret__3_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.326     3.518 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.665     4.183    u_mean/result_reg[5]
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.124     4.307 r  u_mean/result[0]_bret_bret_bret_bret__2_i_1/O
                         net (fo=1, routed)           0.568     4.875    u_mean_n_10
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.066     5.360    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)       -0.016     5.344    result_reg[0]_bret_bret_bret_bret__2
  -------------------------------------------------------------------
                         required time                          5.344    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.536ns (28.956%)  route 3.769ns (71.044%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 4.870 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.460     2.330    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I5_O)        0.124     2.454 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.637     3.092    u_mean/result[11]_i_1_n_0
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.839     4.081    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.328     4.409 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     4.409    u_mean/result[9]_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.527     4.870    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.575     5.446    
                         clock uncertainty           -0.066     5.380    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.079     5.459    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          5.459    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.399ns (27.149%)  route 3.754ns (72.851%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 4.867 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.459     2.329    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.117     2.446 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.794     3.240    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I0_O)        0.348     3.588 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.670     4.257    u_mean/result[10]_i_1_n_0
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.524     4.867    u_mean/clk_157
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/C
                         clock pessimism              0.559     5.427    
                         clock uncertainty           -0.066     5.361    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.028     5.333    u_mean/result_reg[10]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.066     5.353    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.627    inputs_reg[5][11]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.066     5.353    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.627    inputs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.066     5.353    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.627    inputs_reg[5][13]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.066     5.353    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.627    inputs_reg[5][14]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.066     5.353    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.627    inputs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.066     5.353    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.627    inputs_reg[5][1]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.066     5.353    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.627    inputs_reg[5][6]
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/Q
                         net (fo=1, routed)           0.054    -0.395    OUTMUX/BINBCD/bin_reg_reg[1]_bret__3_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.350 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_18/O
                         net (fo=1, routed)           0.000    -0.350    OUTMUX/BINBCD/bin_reg[2]_bret__3_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.456    OUTMUX/BINBCD/bin_reg_reg[2]_bret__3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.565    -0.599    DB/clk_157
    SLICE_X13Y78         FDRE                                         r  DB/shift_swtch8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DB/shift_swtch8_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.391    DB/shift_swtch8[2]
    SLICE_X12Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    DB/swtch_db[8]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.834    -0.839    DB/clk_157
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120    -0.466    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.075    -0.495    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.592    -0.572    DB/clk_157
    SLICE_X0Y76          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.378    DB/shift_pb1[3]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.862    -0.811    DB/clk_157
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092    -0.467    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][19]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/sums_reg[0][19]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_mean/sums_reg[0][19]_fret__3/Q
                         net (fo=3, routed)           0.068    -0.381    u_mean/sums_reg[0][19]_fret__3_n_0
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.075    -0.515    u_mean/result_reg[15]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.591    -0.573    DB/clk_157
    SLICE_X0Y75          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.378    DB/shift_pb2[3]
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.861    -0.812    DB/clk_157
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.091    -0.469    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_pb3[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.465    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.306    OUTMUX/dat_bcd_o[7]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.872    -0.801    OUTMUX/JA_OBUF[0]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.072    -0.454    OUTMUX/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/Q
                         net (fo=1, routed)           0.101    -0.318    OUTMUX/BINBCD/bcd_converter_out[30]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045    -0.273 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_10/O
                         net (fo=1, routed)           0.000    -0.273    OUTMUX/BINBCD_n_24
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X6Y98          FDSE (Hold_fdse_C_D)         0.120    -0.424    OUTMUX/dig7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputs_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.573    -0.591    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inputs_reg[0][12]/Q
                         net (fo=5, routed)           0.099    -0.351    CTL/inputs_reg[0][15][12]
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  CTL/control_unit_LUT6_17/O
                         net (fo=1, routed)           0.000    -0.306    OUTMUX/BINBCD/inputs_reg[3][12]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.844    -0.829    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/C
                         clock pessimism              0.251    -0.578    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.120    -0.458    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_157_clk_wiz_0_1
Waveform(ns):       { 0.000 3.182 }
Period(ns):         6.364
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.364       4.208      BUFGCTRL_X0Y16   generated_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.364       5.115      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y97      DB/db_count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y98      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y91      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y98      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y98      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y91      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y91      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y92      DB/db_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.364       206.996    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y97      DB/db_count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y97      DB/db_count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y98      DB/db_count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y91      DB/db_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y92      DB/db_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0_1
  To Clock:  clk_157_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 u_mean/result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            result_reg[0]_bret_bret_bret_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.596ns (27.671%)  route 4.172ns (72.329%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.647    -0.893    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  u_mean/result_reg[9]/Q
                         net (fo=7, routed)           0.790     0.415    u_mean/c[0]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     0.565 r  u_mean/result[7]_i_2/O
                         net (fo=2, routed)           0.839     1.405    u_mean/result[7]_i_2_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.328     1.733 r  u_mean/result[7]_i_1/O
                         net (fo=7, routed)           0.601     2.334    u_mean/result_reg[7]
    SLICE_X13Y92         LUT3 (Prop_lut3_I2_O)        0.150     2.484 r  u_mean/result[0]_bret_bret_bret_bret__3_i_2/O
                         net (fo=2, routed)           0.708     3.192    u_mean/result[0]_bret_bret_bret_bret__3_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.326     3.518 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.665     4.183    u_mean/result_reg[5]
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.124     4.307 r  u_mean/result[0]_bret_bret_bret_bret__2_i_1/O
                         net (fo=1, routed)           0.568     4.875    u_mean_n_10
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.067     5.359    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)       -0.016     5.343    result_reg[0]_bret_bret_bret_bret__2
  -------------------------------------------------------------------
                         required time                          5.343    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.536ns (28.956%)  route 3.769ns (71.044%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 4.870 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.460     2.330    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I5_O)        0.124     2.454 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.637     3.092    u_mean/result[11]_i_1_n_0
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.839     4.081    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.328     4.409 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     4.409    u_mean/result[9]_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.527     4.870    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.575     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.079     5.458    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          5.458    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.399ns (27.149%)  route 3.754ns (72.851%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 4.867 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.459     2.329    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.117     2.446 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.794     3.240    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I0_O)        0.348     3.588 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.670     4.257    u_mean/result[10]_i_1_n_0
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.524     4.867    u_mean/clk_157
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/C
                         clock pessimism              0.559     5.427    
                         clock uncertainty           -0.067     5.360    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.028     5.332    u_mean/result_reg[10]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][11]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][13]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][14]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][1]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][6]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/Q
                         net (fo=1, routed)           0.054    -0.395    OUTMUX/BINBCD/bin_reg_reg[1]_bret__3_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.350 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_18/O
                         net (fo=1, routed)           0.000    -0.350    OUTMUX/BINBCD/bin_reg[2]_bret__3_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.067    -0.510    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.389    OUTMUX/BINBCD/bin_reg_reg[2]_bret__3
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.565    -0.599    DB/clk_157
    SLICE_X13Y78         FDRE                                         r  DB/shift_swtch8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DB/shift_swtch8_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.391    DB/shift_swtch8[2]
    SLICE_X12Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    DB/swtch_db[8]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.834    -0.839    DB/clk_157
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.067    -0.519    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120    -0.399    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.067    -0.503    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.075    -0.428    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.592    -0.572    DB/clk_157
    SLICE_X0Y76          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.378    DB/shift_pb1[3]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.862    -0.811    DB/clk_157
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092    -0.400    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][19]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/sums_reg[0][19]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_mean/sums_reg[0][19]_fret__3/Q
                         net (fo=3, routed)           0.068    -0.381    u_mean/sums_reg[0][19]_fret__3_n_0
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.067    -0.523    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.075    -0.448    u_mean/result_reg[15]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.591    -0.573    DB/clk_157
    SLICE_X0Y75          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.378    DB/shift_pb2[3]
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.861    -0.812    DB/clk_157
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.091    -0.402    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_pb3[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.398    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.306    OUTMUX/dat_bcd_o[7]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.872    -0.801    OUTMUX/JA_OBUF[0]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.067    -0.459    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.072    -0.387    OUTMUX/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/Q
                         net (fo=1, routed)           0.101    -0.318    OUTMUX/BINBCD/bcd_converter_out[30]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045    -0.273 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_10/O
                         net (fo=1, routed)           0.000    -0.273    OUTMUX/BINBCD_n_24
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.067    -0.477    
    SLICE_X6Y98          FDSE (Hold_fdse_C_D)         0.120    -0.357    OUTMUX/dig7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inputs_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.573    -0.591    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inputs_reg[0][12]/Q
                         net (fo=5, routed)           0.099    -0.351    CTL/inputs_reg[0][15][12]
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  CTL/control_unit_LUT6_17/O
                         net (fo=1, routed)           0.000    -0.306    OUTMUX/BINBCD/inputs_reg[3][12]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.844    -0.829    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.067    -0.511    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.120    -0.391    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0
  To Clock:  clk_157_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 u_mean/result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            result_reg[0]_bret_bret_bret_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.596ns (27.671%)  route 4.172ns (72.329%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.647    -0.893    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  u_mean/result_reg[9]/Q
                         net (fo=7, routed)           0.790     0.415    u_mean/c[0]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.150     0.565 r  u_mean/result[7]_i_2/O
                         net (fo=2, routed)           0.839     1.405    u_mean/result[7]_i_2_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.328     1.733 r  u_mean/result[7]_i_1/O
                         net (fo=7, routed)           0.601     2.334    u_mean/result_reg[7]
    SLICE_X13Y92         LUT3 (Prop_lut3_I2_O)        0.150     2.484 r  u_mean/result[0]_bret_bret_bret_bret__3_i_2/O
                         net (fo=2, routed)           0.708     3.192    u_mean/result[0]_bret_bret_bret_bret__3_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.326     3.518 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.665     4.183    u_mean/result_reg[5]
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.124     4.307 r  u_mean/result[0]_bret_bret_bret_bret__2_i_1/O
                         net (fo=1, routed)           0.568     4.875    u_mean_n_10
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X14Y92         FDRE                                         r  result_reg[0]_bret_bret_bret_bret__2/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.067     5.359    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)       -0.016     5.343    result_reg[0]_bret_bret_bret_bret__2
  -------------------------------------------------------------------
                         required time                          5.343    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.536ns (28.956%)  route 3.769ns (71.044%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 4.870 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.460     2.330    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I5_O)        0.124     2.454 r  u_mean/result[11]_i_1/O
                         net (fo=7, routed)           0.637     3.092    u_mean/result[11]_i_1_n_0
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.150     3.242 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1/O
                         net (fo=2, routed)           0.839     4.081    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__13_i_1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.328     4.409 r  u_mean/result[9]_i_1/O
                         net (fo=1, routed)           0.000     4.409    u_mean/result[9]_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.527     4.870    u_mean/clk_157
    SLICE_X10Y93         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.575     5.446    
                         clock uncertainty           -0.067     5.379    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.079     5.458    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          5.458    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.399ns (27.149%)  route 3.754ns (72.851%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 4.867 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.644    -0.896    u_mean/clk_157
    SLICE_X11Y88         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  u_mean/sums_reg[0][13]/Q
                         net (fo=10, routed)          0.990     0.551    u_mean/sums_reg[0]_12[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.152     0.703 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.842     1.544    u_mean/result[12]_i_2_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.326     1.870 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.459     2.329    u_mean/result[12]_i_1_n_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.117     2.446 r  u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.794     3.240    u_mean/result[0]_bret_bret_bret_bret_bret_bret_bret__0_i_2_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I0_O)        0.348     3.588 r  u_mean/result[10]_i_1/O
                         net (fo=5, routed)           0.670     4.257    u_mean/result[10]_i_1_n_0
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.524     4.867    u_mean/clk_157
    SLICE_X12Y94         FDRE                                         r  u_mean/result_reg[10]/C
                         clock pessimism              0.559     5.427    
                         clock uncertainty           -0.067     5.360    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.028     5.332    u_mean/result_reg[10]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][11]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][11]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][12]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][13]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][13]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][14]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][14]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][15]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][1]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][1]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.668ns (15.313%)  route 3.694ns (84.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 4.859 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.724    -0.816    DB/clk_157
    SLICE_X2Y92          FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  DB/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.472     1.174    DB/pbtn_db_reg[5]_0[3]
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     1.324 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=621, routed)         2.223     3.547    JA_OBUF[5]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        1.516     4.859    JA_OBUF[4]
    SLICE_X8Y82          FDRE                                         r  inputs_reg[5][6]/C
                         clock pessimism              0.559     5.419    
                         clock uncertainty           -0.067     5.352    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.726     4.626    inputs_reg[5][6]
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                  1.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  OUTMUX/BINBCD/bin_reg_reg[1]_bret__3/Q
                         net (fo=1, routed)           0.054    -0.395    OUTMUX/BINBCD/bin_reg_reg[1]_bret__3_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.350 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_18/O
                         net (fo=1, routed)           0.000    -0.350    OUTMUX/BINBCD/bin_reg[2]_bret__3_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]_bret__3/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.067    -0.510    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.389    OUTMUX/BINBCD/bin_reg_reg[2]_bret__3
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.565    -0.599    DB/clk_157
    SLICE_X13Y78         FDRE                                         r  DB/shift_swtch8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DB/shift_swtch8_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.391    DB/shift_swtch8[2]
    SLICE_X12Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    DB/swtch_db[8]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.834    -0.839    DB/clk_157
    SLICE_X12Y78         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.067    -0.519    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120    -0.399    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y114         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y114         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.067    -0.503    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.075    -0.428    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.592    -0.572    DB/clk_157
    SLICE_X0Y76          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.378    DB/shift_pb1[3]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.862    -0.811    DB/clk_157
    SLICE_X1Y76          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092    -0.400    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][19]_fret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.574    -0.590    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/sums_reg[0][19]_fret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_mean/sums_reg[0][19]_fret__3/Q
                         net (fo=3, routed)           0.068    -0.381    u_mean/sums_reg[0][19]_fret__3_n_0
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.845    -0.828    u_mean/clk_157
    SLICE_X11Y90         FDRE                                         r  u_mean/result_reg[15]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.067    -0.523    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.075    -0.448    u_mean/result_reg[15]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.591    -0.573    DB/clk_157
    SLICE_X0Y75          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.378    DB/shift_pb2[3]
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.861    -0.812    DB/clk_157
    SLICE_X1Y75          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.091    -0.402    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.595    -0.569    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_pb3[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.866    -0.807    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.398    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.306    OUTMUX/dat_bcd_o[7]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.872    -0.801    OUTMUX/JA_OBUF[0]
    SLICE_X3Y102         FDRE                                         r  OUTMUX/dig1_reg[3]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.067    -0.459    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.072    -0.387    OUTMUX/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[30]/Q
                         net (fo=1, routed)           0.101    -0.318    OUTMUX/BINBCD/bcd_converter_out[30]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045    -0.273 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_10/O
                         net (fo=1, routed)           0.000    -0.273    OUTMUX/BINBCD_n_24
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y98          FDSE                                         r  OUTMUX/dig7_reg[2]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.067    -0.477    
    SLICE_X6Y98          FDSE (Hold_fdse_C_D)         0.120    -0.357    OUTMUX/dig7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inputs_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.573    -0.591    JA_OBUF[4]
    SLICE_X15Y88         FDRE                                         r  inputs_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inputs_reg[0][12]/Q
                         net (fo=5, routed)           0.099    -0.351    CTL/inputs_reg[0][15][12]
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  CTL/control_unit_LUT6_17/O
                         net (fo=1, routed)           0.000    -0.306    OUTMUX/BINBCD/inputs_reg[3][12]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1275, routed)        0.844    -0.829    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y88         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.067    -0.511    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.120    -0.391    OUTMUX/BINBCD/bin_reg_reg[12]_bret_bret
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.085    





