0.6
2016.3
Oct 10 2016
19:46:48
C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.sim/sim_1/synth/timing/SHA1_core_tb_time_synth.v,1497385592,verilog,,,,SHA1_core;glbl,,,,,,,,
C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sim_1/new/SHA1_core_tb.v,1497297803,verilog,,,,SHA1_core_tb,,,,,,,,
