<h1 id="IOAIU+v3.0+Testplan.docx-_Toc466026410_Toc466023947NCBv3.0Testplan"><style>[data-colorid=vyl6pzbajb]{color:#2e74b5} html[data-color-mode=dark] [data-colorid=vyl6pzbajb]{color:#4a90d1}</style><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026410"><span class="confluence-anchor-link" id="_Toc466026410" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023947"><span class="confluence-anchor-link" id="_Toc466023947" /></span>NCB v3.0 Testplan</h1>
<h1 id="IOAIU+v3.0+Testplan.docx-History">History</h1>
<h1 id="IOAIU+v3.0+Testplan.docx-ReviewHistory">Review History</h1>
<p><span data-colorid="vyl6pzbajb">Table of Contents</span><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026410"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DMI v2.0 Testplan</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026411"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Introduction</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026412"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Testbench description</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026413"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">TB diagram</span></span><span style="text-decoration: underline;">.. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026414"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">List and description of TB components</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026415"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.2.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Monitors</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026416"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.2.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">BFMs</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026417"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.3.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Checkers</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026418"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.4.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Injectors</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026419"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">3.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Configuration Space</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026420"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">3.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">For Concerto v2.0</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026421"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Features</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026422"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Architectural Features</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026423&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">MRDs (CMPS Section 7.3)</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026424&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.1.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">MRDs (non Flush) with CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026425&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.1.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">MRD Flush with CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026426&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.1.3.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">MRDs (non Flush) without CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026427&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.1.4.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">MRD Flush without CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026428&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DTWs (CMPS Section 7.5)</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026429&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.2.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DTWs with CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026430&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.2.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DTWs without CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026431&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.3.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">HNTs (CMPS Section )</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026432&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.3.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Hints With Cache</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026433&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.3.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Hints Without Cache</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026434&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.4.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DTRs (CMPS Section 7.4)</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026435&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.4.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DTRs with CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026436&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.4.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Without CMC</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026437&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.5.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Transport</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026438&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.6.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Interface Coverpoints</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026439&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.7.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">System Level Checks</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026440&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.8.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Misc checks</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026441&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1.9.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Ported from&nbsp;v1.5 Hashtags</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026442"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Micro-Architectural Features</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026443&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">General</span></span> <span style="text-decoration: underline;">1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026444&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Rd Hit</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026445&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.3.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Rd Miss</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026446&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.4.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">MRD Flush</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026447&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.5.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DTW</span></span><span style="text-decoration: underline;">... 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026448&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.6.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">DMI Pipe Control (uarch section 5.1.6)</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=_Toc466026449&amp;linkCreation=true&amp;fromPageId=16329962"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2.7.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">RTT and WTT Ctrl (section 5.1.7)</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026450"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">5.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026451"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">6.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Clock/Reset</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026452"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">6.1.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Reset</span></span> <span style="text-decoration: underline;">1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026453"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">6.2.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Clock</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026454"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">7.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Performance (Latency and Bandwidth)</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026455"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">8.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Errors</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026456"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">9.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">Power Management</span></span><span style="text-decoration: underline;">. 1</span></a><br />
<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329962/IOAIU+v3.0+Testplan.docx#IOAIU+v3.0+Testplan.docx-_Toc466026457"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">10.</span></span><span style="text-decoration: underline;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">CSR</span></span><span style="text-decoration: underline;">. 1</span></a><br />
&nbsp;</p>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026411_Toc4660239481.Introduction"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026411"><span class="confluence-anchor-link" id="_Toc466026411" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023948"><span class="confluence-anchor-link" id="_Toc466023948" /></span>1.&nbsp;&nbsp; Introduction</h2>
<p>This is a live document that keeps track of the DMI v2.0 tests, checks, and coverage. Note that the terms CCP and CMC are used interchangeably. This document does not yet comprehensively deal with</p>
<ol>
	<li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Register+testing" rel="nofollow"><span class="legacy-color-text-blue4"><span style="text-decoration: underline;">errors</span></span></a></li>
	<li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Register+testing" rel="nofollow"><span class="legacy-color-text-blue4"><span style="text-decoration: underline;">CSRs</span></span></a></li>
	<li>urgency/pressure.&nbsp;</li>
	<li>Config space coverage.</li>
	<li>Power management / isolation</li>
	<li>CCP / CMC checks are not complete as of 10/26</li>
</ol>


<p>Chirag has additional hashtags at this&nbsp;<a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+v2.0+hashtags" rel="nofollow"><span class="legacy-color-text-blue4"><span style="text-decoration: underline;">page</span></span></a>&nbsp;that need to be correlated with this document.</p>
<h2 id="IOAIU+v3.0+Testplan.docx-1.1.References">1.1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; References</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-1.2.Assumptions">1.2.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Assumptions</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026412_Toc466023949"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026412"><span class="confluence-anchor-link" id="_Toc466026412" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023949"><span class="confluence-anchor-link" id="_Toc466023949" /></span>&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-2.Testbenchdescription">2.&nbsp;&nbsp; Testbench description</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264132.1.TBdiagram_Toc466023951"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026413"><span class="confluence-anchor-link" id="_Toc466026413" /></span>2.1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; TB diagram<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023951"><span class="confluence-anchor-link" id="_Toc466023951" /></span></h2>
<h2 id="IOAIU+v3.0+Testplan.docx-">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264142.2.ListanddescriptionofTBcomponents"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026414"><span class="confluence-anchor-link" id="_Toc466026414" /></span>2.2.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; List and description of TB components</h2>
<p>&nbsp;</p>
<h2 id="IOAIU+v3.0+Testplan.docx-.1">&nbsp; <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="479" width="624" src="https://arterisip.atlassian.net/wiki/download/attachments/16329962/worddav57a56f5b9f7ec1fc52046d95d32acfec.png?api=v2" /></span></h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264152.2.1.Monitors"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026415"><span class="confluence-anchor-link" id="_Toc466026415" /></span>2.2.1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Monitors</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264162.2.2.BFMs_Toc466023952"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026416"><span class="confluence-anchor-link" id="_Toc466026416" /></span>2.2.2.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; BFMs<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023952"><span class="confluence-anchor-link" id="_Toc466023952" /></span></h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264172.2.3.Checkers_Toc466023953"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026417"><span class="confluence-anchor-link" id="_Toc466026417" /></span>2.2.3.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Checkers<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023953"><span class="confluence-anchor-link" id="_Toc466023953" /></span></h2>
<h2 id="IOAIU+v3.0+Testplan.docx-.2">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264182.2.4.Injectors_Toc466023954"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026418"><span class="confluence-anchor-link" id="_Toc466026418" /></span>2.2.4.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Injectors<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023954"><span class="confluence-anchor-link" id="_Toc466023954" /></span></h2>
<p>&nbsp;</p>
<h2 id="IOAIU+v3.0+Testplan.docx-.3">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264193.ConfigurationSpace_Toc466023955"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026419"><span class="confluence-anchor-link" id="_Toc466026419" /></span>3.&nbsp;&nbsp; Configuration Space<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023955"><span class="confluence-anchor-link" id="_Toc466023955" /></span></h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264203.1.ForConcertov3.0"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026420"><span class="confluence-anchor-link" id="_Toc466026420" /></span>3.1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; For Concerto v3.0</h2>
<p>&nbsp;</p>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<td class="confluenceTd"><p>Grouping</p></td>
<td class="confluenceTd"><p>Param</p></td>
<td class="confluenceTd"><p>Derived?</p></td>
<td class="confluenceTd"><p>Must Cover Values</p></td>
<td class="confluenceTd"><p>Nice to Cover</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-3.2.IOAIUStaticConfigurations">3.2.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; IOAIU Static Configurations</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<td class="confluenceTd"><p>Parameter</p></td>
<td class="confluenceTd"><p>0 (No CCP)</p></td>
<td class="confluenceTd"><p>1 (No CCP)</p></td>
<td class="confluenceTd"><p>2 (No CCP)</p></td>
<td class="confluenceTd"><p>3 (With CCP)</p></td>
<td class="confluenceTd"><p>4 (With CCP)</p></td>
<td class="confluenceTd"><p>5 (With CCP)</p></td>
<td class="confluenceTd"><p>6 (With CCP)</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wCachelineOffset</p></td>
<td class="confluenceTd"><p>6</p></td>
<td class="confluenceTd"><p>6</p></td>
<td class="confluenceTd"><p>6</p></td>
<td class="confluenceTd"><p>6</p></td>
<td class="confluenceTd"><p>6</p></td>
<td class="confluenceTd"><p>6</p></td>
<td class="confluenceTd"><p>6</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wSecurityAttr</p></td>
<td class="confluenceTd"><p>3</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>1</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nMemRegions</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>2</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>3</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>2</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nAius</p></td>
<td class="confluenceTd"><p>12</p></td>
<td class="confluenceTd"><p>5</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>1</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wAxID</p></td>
<td class="confluenceTd"><p>48</p></td>
<td class="confluenceTd"><p>40</p></td>
<td class="confluenceTd"><p>44</p></td>
<td class="confluenceTd"><p>12</p></td>
<td class="confluenceTd"><p>5</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>12</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wAxAddr</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>64</p></td>
<td class="confluenceTd"><p>256</p></td>
<td class="confluenceTd"><p>48</p></td>
<td class="confluenceTd"><p>36</p></td>
<td class="confluenceTd"><p>32</p></td>
<td class="confluenceTd"><p>40</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wXData</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>7</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>256</p></td>
<td class="confluenceTd"><p>64</p></td>
<td class="confluenceTd"><p>128</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wAwUser</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>12</p></td>
<td class="confluenceTd"><p>1</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wWUser</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wBUser</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>7</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wArUser</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>12</p></td>
<td class="confluenceTd"><p>1</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wRUser</p></td>
<td class="confluenceTd"><p>True</p></td>
<td class="confluenceTd"><p>False</p></td>
<td class="confluenceTd"><p>True</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>useAceQosPort</p></td>
<td class="confluenceTd"><p>False</p></td>
<td class="confluenceTd"><p>False</p></td>
<td class="confluenceTd"><p>False</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>useIOCache</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nSets</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>16</p></td>
<td class="confluenceTd"><p>4096</p></td>
<td class="confluenceTd"><p>16</p></td>
<td class="confluenceTd"><p>32</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nWays</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>4</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>fnCacheType</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>MSI-IX</p></td>
<td class="confluenceTd"><p>MSI-IX</p></td>
<td class="confluenceTd"><p>MSI-IX</p></td>
<td class="confluenceTd"><p>MEI</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Replacement Policy</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Random</p></td>
<td class="confluenceTd"><p>NRU</p></td>
<td class="confluenceTd"><p>Random</p></td>
<td class="confluenceTd"><p>NRU</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nTagBanks</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>2</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>1</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nDataBanks</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>2</p></td>
<td class="confluenceTd"><p>1</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nOttCtrlEntries</p></td>
<td class="confluenceTd"><p>33</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>33</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>96</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nOttDataEntries</p></td>
<td class="confluenceTd"><p>33</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>33</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>96</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nOttStrbEntries</p></td>
<td class="confluenceTd"><p>33</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>33</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>96</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>OttDataErrorInfo</p></td>
<td class="confluenceTd"><p>SECDED</p></td>
<td class="confluenceTd"><p>PARITY</p></td>
<td class="confluenceTd"><p>SECDED64</p></td>
<td class="confluenceTd"><p>SECDED</p></td>
<td class="confluenceTd"><p>PARITY</p></td>
<td class="confluenceTd"><p>SECDED64</p></td>
<td class="confluenceTd"><p>SECDED</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>TagDataErrInfo</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>SECDED</p></td>
<td class="confluenceTd"><p>PARITY16B</p></td>
<td class="confluenceTd"><p>SECDED64</p></td>
<td class="confluenceTd"><p>SECDED</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>DataBankErrInfo</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>SECDED</p></td>
<td class="confluenceTd"><p>PARITY</p></td>
<td class="confluenceTd"><p>SECDED64</p></td>
<td class="confluenceTd"><p>SECDED</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nCmdInFlight</p></td>
<td class="confluenceTd"><p>16</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>16</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>16</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nDtrInFlight</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>16</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>16</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nDtrSlaveIds</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>16</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>16</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wMasterData</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>64</p></td>
<td class="confluenceTd"><p>256</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>256</p></td>
<td class="confluenceTd"><p>64</p></td>
<td class="confluenceTd"><p>128</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>wSlaveData</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>64</p></td>
<td class="confluenceTd"><p>256</p></td>
<td class="confluenceTd"><p>128</p></td>
<td class="confluenceTd"><p>256</p></td>
<td class="confluenceTd"><p>64</p></td>
<td class="confluenceTd"><p>128</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nDce</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>1</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>nDmi</p></td>
<td class="confluenceTd"><p>3</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>3</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>8</p></td>
<td class="confluenceTd"><p>2</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Resiliency</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>TRUE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
<td class="confluenceTd"><p>FALSE</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Checker Unit Delay</p></td>
<td class="confluenceTd"><p>1</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>4</p></td>
<td class="confluenceTd"><p>0</p></td>
<td class="confluenceTd"><p>0</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026421_Toc4660239564.Features_Toc466023957"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026421"><span class="confluence-anchor-link" id="_Toc466026421" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023956"><span class="confluence-anchor-link" id="_Toc466023956" /></span>4.&nbsp;&nbsp; Features<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023957"><span class="confluence-anchor-link" id="_Toc466023957" /></span></h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264224.1.ArchitecturalFeatures"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026422"><span class="confluence-anchor-link" id="_Toc466026422" /></span>4.1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Architectural Features</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.InterfaceChecksandCoverage">4.2.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Interface Checks and Coverage</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.1.">4.2.1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
</tr>
<tr>
<th class="confluenceTh"><p><strong>&nbsp;</strong></p></th>
<th class="confluenceTh"><p><strong>&nbsp;</strong></p></th>
<th class="confluenceTh"><p><strong>&nbsp;</strong></p></th>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-4.2.2.AXIReadwithoutProxyCache">4.2.2.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AXI Read without Proxy Cache</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>&nbsp;NOTES</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>The NCB determines the access alignment based on the value of the <strong>ARBURST</strong> signal and on the cacheline offset portion of the <strong>ARADDR</strong> signal, and the access size is calculated from the <strong>ARLEN</strong> and <strong>ARSIZE</strong> signals. Together, the alignment and size of the access determines whether the AXI transaction is performing a partialcacheline,full-cacheline, or multiple-cacheline access</p></td>
<td class="confluenceTd"><p>#Cov.NCB.AR.AXIReadPartial <br class="atl-forced-newline" />
#Cov.NCB.AR.AXIReadFull <br class="atl-forced-newline" />
#Cov.NCB.AR.AXIReadMultiple</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>A partial cacheline access or a full cacheline access results in a single <strong><em>cacheline transaction</em></strong>. In the multiple-cacheline case, the AXI read transaction is split into multiple cacheline transactions, and each resulting cacheline transaction may access a partial cacheline or a full cacheline.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CmdReq.AXIReadMultiple_HasMultipleTxn</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>If an <strong>ARID</strong> match occurs, the response for the cacheline transaction <em>must</em> be ordered after the response for the older cacheline transactions with the matching <strong>ARID</strong>s</p></td>
<td class="confluenceTd"><p>#Cov.NCB.R.AXIRead_MatchARID <br class="atl-forced-newline" />
#Check.NCB.R.AXIRead_MatchARIDOrderTxn</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>A multiple-cacheline access generates multiple cacheline transactions with the same <strong>ARID</strong>, and the NCB <em>must</em> order the responses for those transactions based on the order the requests were received.</p></td>
<td class="confluenceTd"><p>#Cov.NCB.R.AXIRead_MatchARIDReadMultiple <br class="atl-forced-newline" />
#Check.NCB.R.AXIRead_MatchARIDRead_MultipleResponseOrder</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture  <br class="atl-forced-newline" />
&nbsp; <br class="atl-forced-newline" />
Have separate IDs for each packet? How to tell packets are in order? This is TransID but that will change with v3.0</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>cacheline transactions to the same system cacheline address <em>must</em> be presented to the SFI interface in the same order the AXI transactions were received.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIRead_MatchAddr_CmdReqOrder <br class="atl-forced-newline" />
#Cov.NCB.SFI_CMDreq.AXIRead_MatchAddr</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The order between read and write transactions may be assigned by the NCB, and once the transaction order has been determined, the order <em>must</em> be preserved</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>If an address match occurs, the new cacheline transaction is stalled until all the previous matching protocol transactions have been completed.</p></td>
<td class="confluenceTd"><p>#Check.NCB.AR.AXIRead_MatchAddrInOtt_Stalls <br class="atl-forced-newline" />
#Cov.NCB..AR.AXIRead_MatchAddrInOtt</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Stalling a cacheline transaction based on a matching address does <em>not</em> stall subsequent cacheline <br class="atl-forced-newline" />
transactions to different system cacheline addresses.</p></td>
<td class="confluenceTd"><p>#Cov.NCB.AR.AXIRead_MatchAddrInOtt_DiffAddrWithStall <br class="atl-forced-newline" />
#Check.NCB.AR.AXIRead_MatchAddrInOtt_DiffAddrProceedsWithStall</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture <br class="atl-forced-newline" />
&nbsp; <br class="atl-forced-newline" />
Use Unit tests to check this?</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>For AXI read transactions, an OTT-Ctrl resource buffers the <strong>ARID</strong> value, which is used to associate the read response with the original read request, and the compressed version of the <strong>ARADDR</strong> signal, which consists of only the offset bits into the cache coherence window The value of the <strong>ARADDR</strong> signal <em>must</em> be transmitted in the CMDreq message</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIRead_ARIDValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIRead_ARADDRValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The NCB may also be configured to buffer the <strong>ARCACHE</strong>, <strong>ARPROT</strong>, <strong>ARQOS</strong>, <strong>ARREGION</strong>, and <strong>ARUSER</strong> signal values to transmit in the DTWreq message</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_DTWreq.AXIRead_DTW_ARCACHEValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIRead_DTW_ARPROTValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIRead_DTW_ARQOSValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIRead_DTW_ARREGIONValue <br class="atl-forced-newline" />
#Check.NCB. SFI_DTWreq.AXIRead_DTW_ARUSERValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>If the security attribute is <em>enabled</em>, the NCB buffers the security attribute (see Section 5.3), and if the <br class="atl-forced-newline" />
system has been configured with priority levels, the NCB buffers the transaction priority level (see Section 5.4).</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The NCB may be configured to transmit the values of the <strong>ARCACHE</strong>, <strong>ARPROT</strong>, <strong>ARQOS</strong>, and <strong>ARDOMAIN</strong> signals. If the security attribute is <em>enabled</em>, the security attribute is transmitted in the CMDreq message (see <br class="atl-forced-newline" />
Section 5.3), and if the system has been configured with priority levels, the transaction priority level is transmitted (see Section 5.4).</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIRead_SecurityValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIRead_PriorityValue <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&bull; The NCB has issued a protocol transaction, and the following messages have been received: <br class="atl-forced-newline" />
o The STRreq message has been received <br class="atl-forced-newline" />
o At least one DTRreq message has been received <br class="atl-forced-newline" />
o A DTWrsp message has been received, if required</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_STRreqReceived <br class="atl-forced-newline" />
#Check.NCB.R.AXIRead_DTRReqReceived <br class="atl-forced-newline" />
#Check.NCB.R.AXIRead_DTWRspReceived <br class="atl-forced-newline" />
#Cov.NCB.SFI_STRReq.AXIRead_STRReqBeforeDTRReq <br class="atl-forced-newline" />
#Cov.NCB.SFI_DTRReq.AXIRead_DTRReqBeforeDTWrsp</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Once the AXI read response can be issued, the <strong>RID</strong> signal is driven with the value of the original <br class="atl-forced-newline" />
<strong>ARID</strong> buffered in the OTT-Ctrl resource</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_RIDEqualARID</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>and the value of the <strong>RRESP</strong> signal is driven based on any system errors. If no errors have occurred, the NCB signals an OKAY response. On the other hand, if an address corruption error or data corruption error occurred, the NCB signals a SLVERR response, or if a transport error occurred, the NCB signals a DECERR response.</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_RRESPValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Data are read from the OTT-Data resource and are driven on the <strong>RDATA</strong> signal.</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_RDATAValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The <strong>RLAST</strong> signal is asserted based on the values of the <strong>ARLEN</strong>, <strong>ARSIZE</strong>, <strong>ARBURST</strong>, and <strong>ARADDR</strong> signals from the original AXI read request and stored in the OTT-Ctrl resource.</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_RLASTAssertedCorrectly</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>In the case of an AXI read request that matches the <strong>ARID</strong> of any previous AXI read requests, the AXI <br class="atl-forced-newline" />
read response is issued once all older AXI read responses with the same <strong>ARID</strong> have been issued <br class="atl-forced-newline" />
and the given AXI read response becomes eligible for issue.</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_RespSentAfterSameARID</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture <br class="atl-forced-newline" />
&nbsp; <br class="atl-forced-newline" />
How do we tell which ARID is which?</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Each partial read response is issued once all older partial read responses for the same <br class="atl-forced-newline" />
AXI read transaction have been issued and the given partial read response becomes eligible for <br class="atl-forced-newline" />
issue.</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_PartialReadResp_RRESP</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>To issue a partial read response, data are read from the appropriate OTT-Data resource and <br class="atl-forced-newline" />
are driven on the <strong>RDATA</strong> signal in a cacheline-sized transfer in the required burst order. The <strong>RRESP</strong> <br class="atl-forced-newline" />
value may be different for each cacheline-sized transfer in the burst, and <strong>RLAST</strong> is asserted on the <br class="atl-forced-newline" />
last beat of the last cacheline-sized transfer</p></td>
<td class="confluenceTd"><p>#Check.NCB.R.AXIRead_PartialReadResp_RRESPValue <br class="atl-forced-newline" />
#Check.NCB.R.AXIReadResp_PartialReadResp_RLASTAssertedCorrectly</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>For an NCB, the STRrsp message <em>must</em> be issued after the read response has become <br class="atl-forced-newline" />
eligible for issue and <em>must not</em> depend on actually issuing the read response.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_STRrsp.AXIRead_NoReadRspYet</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Per the protocol requirements, the resources allocated for a protocol transaction may be deallocated <br class="atl-forced-newline" />
once the AXI read response has been issued and the STRrsp message has been issued.</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-4.2.3.AXIWritewithoutProxyCache">4.2.3.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AXI Write without Proxy Cache</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>The NCB determines the access alignment based on the value of the <strong>AWBURST</strong> signal and on the cacheline offset portion of the <strong>AWADDR</strong> signal, and the access size is calculated from the <strong>AWLEN</strong> and <strong>AWSIZE</strong> signals. Together, the alignment and size of the access determines whether the AXI transaction is performing a partial-cacheline, full-cacheline, or multiple-cacheline access.</p></td>
<td class="confluenceTd"><p>&nbsp;#Cov.NCB.AW.AXIWritePartial <br class="atl-forced-newline" />
#Cov.NCB.AW.AXIWriteFull <br class="atl-forced-newline" />
#Cov.NCB.AW.AXIWriteMultiple</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>A partial cacheline access or a full cacheline access results in a single <strong><em>cacheline transaction</em></strong>. In the multiplecacheline case, the AXI write transaction is split into multiple cacheline transactions, and each resulting cacheline transaction may access a partial cacheline or a full cacheline.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIWriteMultiple_HasMultipleTXN</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The <strong>AWID</strong> for each cacheline transaction is compared against the <strong>AWID</strong> of the cacheline transactions that have not provided a write response. If an <strong>AWID</strong> match occurs, the response for the cacheline transaction <em>must</em> be ordered after the response for the older cacheline transactions with the matching <strong>AWID</strong>s.</p></td>
<td class="confluenceTd"><p>#Cov.NCB.AW.AXIWrite_MatchAWID <br class="atl-forced-newline" />
#Check.NCB.W.AXIWrite_MatchAWIDOrderTxn</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>A multiple-cacheline access generates multiple cacheline transactions with the same <strong>AWID</strong>, and the NCB <em>must</em> order the responses for those transactions based on the order the <br class="atl-forced-newline" />
requests were received.</p></td>
<td class="confluenceTd"><p>#Check.NCB.W.AXIWrite_MatchAWIDWrite_MultipleResponseOrder</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture  <br class="atl-forced-newline" />
&nbsp; <br class="atl-forced-newline" />
Have separate IDs for each packet? How to tell packets are in order? This is TransID but that will change with v3.0</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>In addition, cacheline transactions to the same system cacheline address <em>must</em> be presented to the SFI interface in the same order the AXI transactions were received.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIWrite_MatchAddr_CmdReqOrder <br class="atl-forced-newline" />
#Cov.NCB.AW.AXIWrite_MatchAddr</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The order between read and write transactions may be assigned by the NCB, and once the transaction order has been determined, the order <em>must</em> be preserved</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>If an address match occurs, the new cacheline <br class="atl-forced-newline" />
transaction is stalled until all the previous matching protocol transactions have been completed.</p></td>
<td class="confluenceTd"><p>#Check.NCB.AW.AXIWrite_MatchAddrInOtt_Stalls <br class="atl-forced-newline" />
#Cov.NCB.AW.AXIWrite_MatchAddrInOtt</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Stalling a cacheline transaction based on a matching address does <em>not</em> stall subsequent cacheline <br class="atl-forced-newline" />
transactions to different system cacheline addresses.</p></td>
<td class="confluenceTd"><p>#Cov.NCB.AW.AXIWrite_MatchAddrInOtt_DiffAddrWithStall <br class="atl-forced-newline" />
#Check.NCB.AW.AXIWrite_MatchAddrInOtt_DiffAddrProceedsWithStall</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>If the NCB is <em>not</em> configured with an IO cache, the result of the IO cache lookup for the cacheline write transaction is defined to be a write miss no-allocate, and the NCB issues a protocol transaction to complete the cacheline transaction</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIWrite_NoIoCache_HasCmdReq</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>If a protocol transaction is required or if a cacheline transaction has been serviced by the IO cache <br class="atl-forced-newline" />
and the NCB must order the response, the NCB allocates an OTT-Ctrl resource and an OTT-Data resource</p></td>
<td class="confluenceTd"><p>#Check.NCB.W.AXIWrite_WriteRespOrder_HasOtt</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>if these resources cannot be allocated, the NCB stalls write transactions on the AXI write address channel and write data channel until they can be allocated</p></td>
<td class="confluenceTd"><p>#Cov.NCB.AW.AXIWrite_OttFull <br class="atl-forced-newline" />
#Check.NCB.AW.AXIWrite_OttFull_StallAWChannel</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>For AXI write transactions, an OTT-Ctrl resource buffers the <strong>AWID</strong> value, which is used to associate the write response with the original write request, and the compressed version of the <strong>AWADDR</strong> signal, which consists of only the offset bits into the cache coherence window The value of the <strong>AWADDR</strong> signal <em>must</em> be transmitted in the CMDreq message.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIWrite_AWIDValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIWrite_AWADDRValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The OTT-Ctrl resource also buffers the AXI transaction compressed cacheline address indicated on the <strong>AWADDR</strong> signal for later use in the DTWreq message. The NCB may also be configured to buffer the <strong>AWCACHE</strong>, <strong>AWPROT</strong>, <strong>AWQOS</strong>, <strong>AWREGION</strong>, and <strong>AWUSER</strong> signal values to transmit in the DTWreq message.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_DTWreq.AXIWrite_AWCACHEValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWPROTValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWQOSValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWREGIONValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWUSERValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWADDRValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>An OTT-Data resource is allocated to sink data transmitted on the <strong>WDATA</strong> signal.</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_DTWreq.AXIWrite_DataValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>In addition, an OTT-Strb resource is allocated to capture the write strobes transmitted on the <strong>WSTRB</strong> signal. If the <br class="atl-forced-newline" />
write strobes are asserted for all bytes indicated by the <strong>AWLEN</strong> and <strong>AWSIZE</strong> signals, the OTT-Strb <br class="atl-forced-newline" />
resource may be deallocated.</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The NCB may be configured to transmit the values of the <strong>AWCACHE</strong>, <strong>AWPROT</strong>, <strong>AWQOS</strong>, <strong>AWDOMAIN</strong>, and <strong>AWUNIQUE</strong> signals.  <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIWrite_AWCACHEValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIWrite_AWPROTValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIWrite_AWQOSValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIWrite_AWREGIONValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIWrite_AWUSERValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIWrite_AWADDRValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>If the security attribute is <em>enabled</em>, the security attribute is transmitted in the CMDreq message and if the system has been configured with priority levels, the <br class="atl-forced-newline" />
transaction priority level is transmitted</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_CMDreq.AXIWrite_SecurityValue <br class="atl-forced-newline" />
#Check.NCB.SFI_CMDreq.AXIWrite_PriorityValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The values of the <strong>AWREGION</strong> and <strong>AWUSER</strong> signals have no impact on the functionality of the Concerto units. The NCB may be configured to transmit the values of these signals in a CMDreq message.</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>For a DTWreq message, the values of the <strong>AWADDR</strong>, <strong>AWLEN</strong> and <strong>AWSIZE</strong> (to determine the data transfer size), and <strong>AWBURST</strong> signals must be transmitted in the DTWreq message</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_DTWreq.AXIWrite_AWADDRValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWLENValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWSIZEValue <br class="atl-forced-newline" />
#Check.NCB.SFI_DTWreq.AXIWrite_AWBURSTValue <br class="atl-forced-newline" />
&nbsp; <br class="atl-forced-newline" />
&nbsp; <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>An AXI write response for a cacheline transaction becomes <strong><em>eligible</em></strong> for issue after <em>either</em> of the following: <br class="atl-forced-newline" />
The NCB has issued a protocol transaction, and the following messages have been received: <br class="atl-forced-newline" />
o The STRreq message has been received <br class="atl-forced-newline" />
o The DTWrsp message has been received</p></td>
<td class="confluenceTd"><p>#Check.NCB.B.AXIWrite_STRreqReceived <br class="atl-forced-newline" />
#Check.NCB.B.AXIWrite_DTWRspReceived</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Once the AXI write response can be issued, the <strong>BID</strong> signal is driven with the value of the original <strong>AWID</strong> buffered in the OTT-Ctrl resource <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>#Check.NCB.B.AXIWrite_BIDEqualAWID</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>, and the value of the <strong>BRESP</strong> signal is driven based on <br class="atl-forced-newline" />
system errors. If no errors have occurred, the NCB signals an OKAY response. On the other hand, if an address corruption error or data corruption error occurred, the NCB signals a SLVERR response, or if a transport error occurred, the NCB signals a DECERR response.</p></td>
<td class="confluenceTd"><p>#Check.NCB.B.AXIWrite_RRESPValue</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>In the case of an AXI write request that matches the <strong>AWID</strong> of any previous AXI write requests, the AXI write response is issued once all older AXI write responses with the same <strong>AWID</strong> have been issued and the given AXI write response becomes eligible for issue.</p></td>
<td class="confluenceTd"><p>#Check.NCB.B.AXIWrite_BResp_Ordering</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>In the case of a multiple-cacheline access, the AXI write response is divided into multiple <strong><em>partial write responses</em></strong>. Each partial write response is issued once all older partial write responses for the same AXI write transaction have been issued and the given partial write response becomes eligible <br class="atl-forced-newline" />
for issue. To issue a partial write response, the value of the <strong>BRESP</strong> signal for the issued partial write response is propagated to the next partial write response. If the partial write response is the final partial write response for the AXI write transaction, the <strong>BRESP</strong> signal is driven to the agent.</p></td>
<td class="confluenceTd"><p>#Check.NCB.B.AXIWrite_BResp_PartialResponseOrder</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>An NCB may issue the STRrsp message corresponding to a protocol transaction once both the protocol requirements and the following native agent completion requirements have been met: <br class="atl-forced-newline" />
&bull; The AXI write response has become eligible for issue (see above &ndash; this requirement also applies <br class="atl-forced-newline" />
to each partial write response)</p></td>
<td class="confluenceTd"><p>#Check.NCB.SFI_STRrsp.AXIWrite_STRrspAfterSTRreqANDDTWrsp</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026442_Toc4660239584.2.4.AXIRead/WritewithProxyCache"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026442"><span class="confluence-anchor-link" id="_Toc466026442" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023958"><span class="confluence-anchor-link" id="_Toc466023958" /></span>4.2.4.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AXI Read/Write with Proxy Cache</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.4.1.ReadHit">4.2.4.1.&nbsp;&nbsp; Read Hit</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>#Check.NCB.ReadHit_NoCmdReqBeforeRresp</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>Serviced directly from IOCache</p></td>
<td class="confluenceTd"><p>#Check.NCB.CCPRdRsp.AXIReadHit_RdHitData</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-.4">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.4.2.ReadMissAllocate">4.2.4.2.&nbsp;&nbsp; Read Miss Allocate</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>In the case of a read miss to WB or WT memory a cacheline copy may be allocated in the IO cache based on the access size of the cacheline transaction and the state of a programmable control register, which contains a control bit for each combination of read miss or write miss and full-cacheline or partial-cacheline access (a total of four bits).</p></td>
<td class="confluenceTd"><p>#Check.NCB.CCPFillCtrlChnl.AXIReadMissAllocate_FillCtrl <br class="atl-forced-newline" />
#Check.NCB.CCPFillCtrlChnl.AXIReadMissAllocate_FillData <br class="atl-forced-newline" />
#Cov.NCB.AR.AXIReadMissAllocate</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-.5">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.4.3.ReadMissNoAllocate">4.2.4.3.&nbsp;&nbsp; Read Miss No Allocate</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>The address of a cacheline read access does <em>not</em> match any of the addresses of the <br class="atl-forced-newline" />
IO cache entries in a valid state. The NCB initiates a protocol transaction to obtain a cacheline copy</p></td>
<td class="confluenceTd"><p>&nbsp; <br class="atl-forced-newline" />
#Check.NCB.AXIReadMiss_SeeCmdReq</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-.6">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.5.AXIWritewithProxyCache">4.2.5.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AXI Write with Proxy Cache</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.5.1.WriteHitUpdate">4.2.5.1.&nbsp;&nbsp; Write Hit Update</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>If a protocol transaction is required or if a cacheline transaction has been serviced by the IO cache and the NCB must order the response, the NCB allocates an OTT-Ctrl resource and an OTT-Data resource</p></td>
<td class="confluenceTd"><p>&nbsp; <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-4.2.5.2.WriteHitUpgrade">4.2.5.2.&nbsp;&nbsp; Write Hit Upgrade</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>If a protocol transaction is required or if a cacheline transaction has been serviced by the IO cache and the NCB must order the response, the NCB allocates an OTT-Ctrl resource and an OTT-Data resource</p></td>
<td class="confluenceTd"><p>#Check.NCB.CCPCtrl.AXIWriteHitUpgrade_CCPCtrlWrite <br class="atl-forced-newline" />
#Check.NCB.CCPWrData.AXIWriteHitUpgrade_CCPWrData <br class="atl-forced-newline" />
#Check.SFI_CMDReq.AXIWriteHitUpgrade_CMDReq <br class="atl-forced-newline" />
#Cov.AW.AXIWriteHitUpgrade <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-.7">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.5.3.WriteMissAllocate">4.2.5.3.&nbsp;&nbsp; Write Miss Allocate</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>If a protocol transaction is required or if a cacheline transaction has been serviced by the IO cache and the NCB must order the response, the NCB allocates an OTT-Ctrl resource and an OTT-Data resource</p></td>
<td class="confluenceTd"><p>&nbsp; <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>, the NCB allocates an OTT-Ctrl resource and an OTT-Data resource</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>if these resources cannot be allocated, the NCB stalls write transactions on the AXI write address channel and write data channel until they can be allocated</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>#Cov.AW.WriteMissAllocate</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>#Check.NCB.CCPFillCtrl.AXIWriteMissAllocate_CCPFillCtrlWrite <br class="atl-forced-newline" />
#Check.NCB.CCPFillData.AXIWriteMissAllocate_CCPFillData <br class="atl-forced-newline" />
#Check.SFI_CMDReq.AXIWriteMissAllocate_CMDReq <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-.8">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.5.4.WriteMissNoAllocate">4.2.5.4.&nbsp;&nbsp; Write Miss No Allocate</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>If a protocol transaction is required or if a cacheline transaction has been serviced by the IO cache and the NCB must order the response, the NCB allocates an OTT-Ctrl resource and an OTT-Data resource</p></td>
<td class="confluenceTd"><p>&nbsp; <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>In the case of a write miss to WT memory, a cacheline copy is <em>not</em> allocated in the IO cache.</p></td>
<td class="confluenceTd"><p>#Check.NCB.WriteMissNoAllocate_WTmemory</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-.9">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.2.5.5.WriteMiss">4.2.5.5.&nbsp;&nbsp; Write Miss</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
<th class="confluenceTh"><p><strong>NOTE</strong></p></th>
</tr>
<tr>
<td class="confluenceTd"><p>If a protocol transaction is required or if a cacheline transaction has been serviced by the IO cache and the NCB must order the response, the NCB allocates an OTT-Ctrl resource and an OTT-Data resource</p></td>
<td class="confluenceTd"><p>&nbsp; <br class="atl-forced-newline" />
&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>Concerto Bridge Architecture</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>if these resources cannot be allocated, the NCB stalls write transactions on the AXI write address channel and write data channel until they can be allocated</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>The signal values from the original AXI transaction are buffered in the allocated OTT-Ctrl in order to complete the cacheline transaction.</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>In the case of a write miss to WT memory, a cacheline copy is <em>not</em> allocated in the IO cache.</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-.10">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-4.3.Micro-ArchitecturalFeatures">4.3.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Micro-Architectural Features</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026450_Toc4660239645.AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026450"><span class="confluence-anchor-link" id="_Toc466026450" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023964"><span class="confluence-anchor-link" id="_Toc466023964" /></span>5.&nbsp;&nbsp; Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026451_Toc4660239656.Clock/Reset"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026451"><span class="confluence-anchor-link" id="_Toc466026451" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023965"><span class="confluence-anchor-link" id="_Toc466023965" /></span>6.&nbsp;&nbsp; Clock/Reset</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc4660264526.1.Reset_Toc466026453Clock"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026452"><span class="confluence-anchor-link" id="_Toc466026452" /></span>6.1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Reset<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026453"><span class="confluence-anchor-link" id="_Toc466026453" /></span>Clock</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-.11">&nbsp;</h2>
<h2 id="IOAIU+v3.0+Testplan.docx-7._Toc466026454_Toc466023966Performance(LatencyandBandwidth)">7.&nbsp;&nbsp; &nbsp;<span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026454"><span class="confluence-anchor-link" id="_Toc466026454" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023966"><span class="confluence-anchor-link" id="_Toc466023966" /></span>Performance (Latency and Bandwidth)</h2>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Final performance number</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented</strong> </p></th>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<p>&nbsp;</p>
<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026455_Toc4660239678.Errors"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026455"><span class="confluence-anchor-link" id="_Toc466026455" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023967"><span class="confluence-anchor-link" id="_Toc466023967" /></span>8.&nbsp;&nbsp; Errors</h2>
<p>&nbsp;</p>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026456_Toc4660239689.PowerManagement"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026456"><span class="confluence-anchor-link" id="_Toc466026456" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023968"><span class="confluence-anchor-link" id="_Toc466023968" /></span>9.&nbsp;&nbsp; Power Management</h2>
<p>&nbsp;</p>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<h2 id="IOAIU+v3.0+Testplan.docx-_Toc466026457_Toc46602396910.CSR"><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466026457"><span class="confluence-anchor-link" id="_Toc466026457" /></span><span class="confluence-anchor-link" id="IOAIU+v3.0+Testplan.docx-_Toc466023969"><span class="confluence-anchor-link" id="_Toc466023969" /></span>10.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; CSR&nbsp;</h2>
<p>&nbsp;</p>
<div class="table-wrap"><table class="confluenceTable"><tbody>
<tr>
<th class="confluenceTh"><p><strong>Scenario</strong> </p></th>
<th class="confluenceTh"><p><strong>Hash Tag</strong> </p></th>
<th class="confluenceTh"><p><strong>Implemented?</strong> </p></th>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
<tr>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
<td class="confluenceTd"><p>&nbsp;</p></td>
</tr>
</tbody></table></div>

<p>&nbsp;</p>