OpenROAD v2.0-25741-g0fb1f075e7 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
############################################################################
##
## Copyright (c) 2019, The Regents of the University of California
## All rights reserved.
##
## BSD 3-Clause License
##
## Redistribution and use in source and binary forms, with or without
## modification, are permitted provided that the following conditions are met:
##
## * Redistributions of source code must retain the above copyright notice, this
##   list of conditions and the following disclaimer.
##
## * Redistributions in binary form must reproduce the above copyright notice,
##   this list of conditions and the following disclaimer in the documentation
##   and/or other materials provided with the distribution.
##
## * Neither the name of the copyright holder nor the names of its
##   contributors may be used to endorse or promote products derived from
##   this software without specific prior written permission.
##
## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
## POSSIBILITY OF SUCH DAMAGE.
##
############################################################################
# Assumes flow_helpers.tcl has been read.
read_libraries
[INFO ODB-0227] LEF file: Nangate45/Nangate45_tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: Nangate45/Nangate45_stdcell.lef, created 135 library cells
read_verilog $synth_verilog
link_design $top_module
read_sdc $sdc_file
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
set_thread_count [cpu_count]
# Temporarily disable sta's threading due to random failures
sta::set_thread_count 1
utl::metric "IFP::ord_version" [ord::openroad_git_describe]
# Note that sta::network_instance_count is not valid after tapcells are added.
utl::metric "IFP::instance_count" [sta::network_instance_count]
initialize_floorplan -site $site \
  -die_area $die_area \
  -core_area $core_area
[INFO IFP-0001] Added 57 rows of 422 site FreePDK45_38x28_10R_NP_162NW_34O.
source $tracks_file
# remove buffers inserted by synthesis
remove_buffers
[INFO RSZ-0026] Removed 15 buffers.
if { $pre_placed_macros_file != "" } {
  source $pre_placed_macros_file
}
################################################################
# Macro Placement
if { [have_macros] } {
  lassign $macro_place_halo halo_x halo_y
  set report_dir [make_result_file ${design}_${platform}_rtlmp]
  rtl_macro_placer -halo_width $halo_x -halo_height $halo_y \
    -report_directory $report_dir
}
################################################################
# Tapcell insertion
eval tapcell $tapcell_args ;# tclint-disable command-args
[INFO TAP-0004] Inserted 114 endcaps.
[INFO TAP-0005] Inserted 0 tapcells.
################################################################
# Power distribution network insertion
source $pdn_cfg
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
pdngen
[INFO PDN-0001] Inserting grid: grid
################################################################
# Global placement
foreach layer_adjustment $global_routing_layer_adjustments {
  lassign $layer_adjustment layer adjustment
  set_global_routing_layer_adjustment $layer $adjustment
}
set_routing_layers -signal $global_routing_layers \
  -clock $global_routing_clock_layers
set_macro_extension 2
# Global placement skip IOs
global_placement -density $global_place_density \
  -pad_left $global_place_pad -pad_right $global_place_pad -skip_io
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 10.070 11.200 ) ( 90.250 91.000 ) um
[INFO GPL-0006] Number of instances:               461
[INFO GPL-0007] Movable instances:                 347
[INFO GPL-0008] Fixed instances:                   114
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                    418
[INFO GPL-0011] Number of pins:                   1133
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 100.130 100.800 ) um
[INFO GPL-0013] Core BBox: ( 10.070 11.200 ) ( 90.250 91.000 ) um
[INFO GPL-0016] Core area:                    6398.364 um^2
[INFO GPL-0017] Fixed instances area:           30.324 um^2
[INFO GPL-0018] Movable instances area:        870.618 um^2
[INFO GPL-0019] Utilization:                    13.672 %
[INFO GPL-0020] Standard cells area:           870.618 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0023] Placement target density:       0.3000
[INFO GPL-0024] Movable insts average area:      2.509 um^2
[INFO GPL-0025] Ideal bin area:                  8.363 um^2
[INFO GPL-0026] Ideal bin count:                   765
[INFO GPL-0027] Total bin area:               6398.364 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,     16
[INFO GPL-0029] Bin size (W * H):       5.011 *  4.987 um
[INFO GPL-0030] Number of bins:                    256
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.9654 |  4.770360e+02 |   +0.00% |  1.94e-14 |      
       10 |   0.9654 |  1.804900e+02 |  -62.16% |  3.15e-14 |      
       20 |   0.9654 |  1.800245e+02 |   -0.26% |  5.14e-14 |      
       30 |   0.9654 |  1.798370e+02 |   -0.10% |  8.36e-14 |      
       40 |   0.9654 |  1.799350e+02 |   +0.05% |  1.36e-13 |      
       50 |   0.9654 |  1.800905e+02 |   +0.09% |  2.22e-13 |      
       60 |   0.9654 |  1.806440e+02 |   +0.31% |  3.62e-13 |      
       70 |   0.9654 |  1.815945e+02 |   +0.53% |  5.89e-13 |      
       80 |   0.9654 |  1.834005e+02 |   +0.99% |  9.59e-13 |      
       90 |   0.9654 |  1.864435e+02 |   +1.66% |  1.56e-12 |      
      100 |   0.9654 |  1.907920e+02 |   +2.33% |  2.55e-12 |      
      110 |   0.9654 |  1.964305e+02 |   +2.96% |  4.15e-12 |      
      120 |   0.9654 |  2.028400e+02 |   +3.26% |  6.75e-12 |      
      130 |   0.9653 |  2.081625e+02 |   +2.62% |  1.10e-11 |      
      140 |   0.9653 |  2.103280e+02 |   +1.04% |  1.79e-11 |      
      150 |   0.9654 |  2.078415e+02 |   -1.18% |  2.92e-11 |      
      160 |   0.9534 |  2.358165e+02 |  +13.46% |  4.75e-11 |      
      170 |   0.9020 |  4.939360e+02 | +109.46% |  7.74e-11 |      
      180 |   0.8400 |  6.956380e+02 |  +40.84% |  1.26e-10 |      
      190 |   0.8131 |  7.281045e+02 |   +4.67% |  2.05e-10 |      
      200 |   0.7652 |  9.057390e+02 |  +24.40% |  3.35e-10 |      
      210 |   0.7360 |  9.519395e+02 |   +5.10% |  5.45e-10 |      
      220 |   0.6889 |  1.120525e+03 |  +17.71% |  8.88e-10 |      
      230 |   0.6639 |  1.217371e+03 |   +8.64% |  1.45e-09 |      
      240 |   0.6068 |  1.345039e+03 |  +10.49% |  2.36e-09 |      
      250 |   0.5560 |  1.448190e+03 |   +7.67% |  3.84e-09 |      
      260 |   0.5023 |  1.502135e+03 |   +3.72% |  6.25e-09 |      
      270 |   0.4571 |  1.610979e+03 |   +7.25% |  1.02e-08 |      
      280 |   0.4120 |  1.683745e+03 |   +4.52% |  1.66e-08 |      
      290 |   0.3581 |  1.745918e+03 |   +3.69% |  2.70e-08 |      
      300 |   0.3159 |  1.790736e+03 |   +2.57% |  4.10e-08 |      
      310 |   0.2832 |  1.852486e+03 |   +3.45% |  6.04e-08 |      
      320 |   0.2540 |  1.912850e+03 |   +3.26% |  8.90e-08 |      
      330 |   0.2232 |  1.958119e+03 |   +2.37% |  1.31e-07 |      
      340 |   0.1939 |  1.994367e+03 |   +1.85% |  1.93e-07 |      
      350 |   0.1710 |  2.035680e+03 |   +2.07% |  2.84e-07 |      
      360 |   0.1436 |  2.060602e+03 |   +1.22% |  4.19e-07 |      
      370 |   0.1230 |  2.101404e+03 |   +1.98% |  6.17e-07 |      
      379 |   0.0988 |  2.124963e+03 |          |  9.09e-07 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 379
[INFO GPL-1002] Placed Cell Area              870.6180
[INFO GPL-1003] Available Free Area          6368.0400
[INFO GPL-1004] Minimum Feasible Density        0.1400 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.1519
[INFO GPL-1008]     - For 80% usage of free space: 0.1709
[INFO GPL-1009]     - For 50% usage of free space: 0.2734
[INFO GPL-1014] Final placement area: 870.62 (+0.00%)
# IO Placement
place_pins -hor_layers $io_placer_hor_layer -ver_layers $io_placer_ver_layer
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 1220
[INFO PPL-0002] Number of I/O             54
[INFO PPL-0003] Number of I/O w/sink      54
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 2023.20 um.
# Global placement with placed IOs and routability-driven
global_placement -routability_driven -density $global_place_density \
  -pad_left $global_place_pad -pad_right $global_place_pad
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 10.070 11.200 ) ( 90.250 91.000 ) um
[INFO GPL-0006] Number of instances:               461
[INFO GPL-0007] Movable instances:                 347
[INFO GPL-0008] Fixed instances:                   114
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                    418
[INFO GPL-0011] Number of pins:                   1187
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 100.130 100.800 ) um
[INFO GPL-0013] Core BBox: ( 10.070 11.200 ) ( 90.250 91.000 ) um
[INFO GPL-0016] Core area:                    6398.364 um^2
[INFO GPL-0017] Fixed instances area:           30.324 um^2
[INFO GPL-0018] Movable instances area:        870.618 um^2
[INFO GPL-0019] Utilization:                    13.672 %
[INFO GPL-0020] Standard cells area:           870.618 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000004 HPWL: 10048444
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000009 HPWL: 9019131
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000012 HPWL: 8978219
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000011 HPWL: 8931891
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000010 HPWL: 8894240
[INFO GPL-0023] Placement target density:       0.3000
[INFO GPL-0024] Movable insts average area:      2.509 um^2
[INFO GPL-0025] Ideal bin area:                  8.363 um^2
[INFO GPL-0026] Ideal bin count:                   765
[INFO GPL-0027] Total bin area:               6398.364 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,     16
[INFO GPL-0029] Bin size (W * H):       5.011 *  4.987 um
[INFO GPL-0030] Number of bins:                    256
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.6902 |  3.949530e+03 |   +0.00% |  9.30e-14 |      
[INFO GPL-0038] Routability snapshot saved at iter = 2
       10 |   0.3545 |  4.006759e+03 |   +1.45% |  1.51e-13 |      
       20 |   0.3317 |  3.868448e+03 |   -3.45% |  2.28e-13 |      
       30 |   0.3251 |  3.857865e+03 |   -0.27% |  3.35e-13 |      
       40 |   0.3256 |  3.849291e+03 |   -0.22% |  4.94e-13 |      
       50 |   0.3262 |  3.846301e+03 |   -0.08% |  7.27e-13 |      
       60 |   0.3266 |  3.846423e+03 |   +0.00% |  1.07e-12 |      
       70 |   0.3255 |  3.843410e+03 |   -0.08% |  1.58e-12 |      
       80 |   0.3255 |  3.846572e+03 |   +0.08% |  2.33e-12 |      
       90 |   0.3252 |  3.846434e+03 |   -0.00% |  3.43e-12 |      
      100 |   0.3256 |  3.845947e+03 |   -0.01% |  5.05e-12 |      
      110 |   0.3259 |  3.843514e+03 |   -0.06% |  7.44e-12 |      
      120 |   0.3263 |  3.843375e+03 |   -0.00% |  1.10e-11 |      
      130 |   0.3261 |  3.844180e+03 |   +0.02% |  1.61e-11 |      
      140 |   0.3258 |  3.845841e+03 |   +0.04% |  2.38e-11 |      
      150 |   0.3256 |  3.846758e+03 |   +0.02% |  3.50e-11 |      
      160 |   0.3254 |  3.846782e+03 |   +0.00% |  5.16e-11 |      
      170 |   0.3252 |  3.846123e+03 |   -0.02% |  7.60e-11 |      
      180 |   0.3250 |  3.846387e+03 |   +0.01% |  1.12e-10 |      
      190 |   0.3249 |  3.847845e+03 |   +0.04% |  1.65e-10 |      
      200 |   0.3244 |  3.849642e+03 |   +0.05% |  2.43e-10 |      
      210 |   0.3239 |  3.850990e+03 |   +0.04% |  3.58e-10 |      
      220 |   0.3235 |  3.851454e+03 |   +0.01% |  5.27e-10 |      
      230 |   0.3230 |  3.851922e+03 |   +0.01% |  7.77e-10 |      
      240 |   0.3221 |  3.854225e+03 |   +0.06% |  1.14e-09 |      
      250 |   0.3202 |  3.856419e+03 |   +0.06% |  1.69e-09 |      
      260 |   0.3180 |  3.855323e+03 |   -0.03% |  2.48e-09 |      
      270 |   0.3155 |  3.854944e+03 |   -0.01% |  3.66e-09 |      
      280 |   0.3118 |  3.853128e+03 |   -0.05% |  5.39e-09 |      
      290 |   0.3067 |  3.850500e+03 |   -0.07% |  7.94e-09 |      
      300 |   0.2999 |  3.847679e+03 |   -0.07% |  1.17e-08 |      
[INFO GPL-0040] Routability iteration: 1
[INFO GPL-0041] Total routing overflow: 0.0000
[INFO GPL-0042] Number of overflowed tiles: 0 (0.00%)
[INFO GPL-0043] Average top 0.5% routing congestion: 0.6943
[INFO GPL-0044] Average top 1.0% routing congestion: 0.6747
[INFO GPL-0045] Average top 2.0% routing congestion: 0.6559
[INFO GPL-0046] Average top 5.0% routing congestion: 0.6317
[INFO GPL-0047] Routability iteration weighted routing congestion: 0.6845
[INFO GPL-0050] Weighted routing congestion is lower than target routing congestion(1.0100), end routability optimization.
[INFO GPL-0090] Routability finished. Target routing congestion achieved succesfully.
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
      310 |   0.2906 |  3.843140e+03 |   -0.12% |  1.72e-08 |      
      320 |   0.2774 |  3.836539e+03 |   -0.17% |  2.54e-08 |      
      330 |   0.2601 |  3.832050e+03 |   -0.12% |  3.74e-08 |      
      340 |   0.2393 |  3.826773e+03 |   -0.14% |  5.51e-08 |      
      350 |   0.2163 |  3.828606e+03 |   +0.05% |  8.11e-08 |      
      360 |   0.1906 |  3.831150e+03 |   +0.07% |  1.20e-07 |      
      370 |   0.1668 |  3.832311e+03 |   +0.03% |  1.76e-07 |      
      380 |   0.1398 |  3.839972e+03 |   +0.20% |  2.59e-07 |      
      390 |   0.1168 |  3.847805e+03 |   +0.20% |  3.82e-07 |      
      398 |   0.0983 |  3.856937e+03 |          |  5.41e-07 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 398
[INFO GPL-1003] Routability mode iteration count: 297
[INFO GPL-1005] Routability final weighted congestion: 0.6606
[INFO GPL-1002] Placed Cell Area              870.6180
[INFO GPL-1003] Available Free Area          6368.0400
[INFO GPL-1004] Minimum Feasible Density        0.1400 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.1519
[INFO GPL-1008]     - For 80% usage of free space: 0.1709
[INFO GPL-1009]     - For 50% usage of free space: 0.2734
[INFO GPL-1011] Original area (um^2): 870.62
[INFO GPL-1012] Total routability artificial inflation: 0.00 (+0.00%)
[INFO GPL-1014] Final placement area: 870.62 (+0.00%)
# checkpoint
set global_place_db [make_result_file ${design}_${platform}_global_place.db]
write_db $global_place_db
################################################################
# Repair max slew/cap/fanout violations and normalize slews
source $layer_rc_file
set_wire_rc -signal -layer $wire_rc_layer
set_wire_rc -clock -layer $wire_rc_layer_clk
set_dont_use $dont_use
estimate_parasitics -placement
repair_design -slew_margin $slew_margin -cap_margin $cap_margin
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       418
    final |     +0.7% |       1 |       2 |             2 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0039] Resized 1 instances.
[INFO RSZ-0038] Inserted 2 buffers in 2 nets.
repair_tie_fanout -separation $tie_separation $tielo_port
repair_tie_fanout -separation $tie_separation $tiehi_port
set_placement_padding -global -left $detail_place_pad -right $detail_place_pad
detailed_placement
Placement Analysis
---------------------------------
total displacement        270.4 u
average displacement        0.6 u
max displacement            3.2 u
original HPWL            3986.0 u
legalized HPWL           4187.7 u
delta HPWL                    5 %

# post resize timing report (ideal clocks)
report_worst_slack -min -digits 3
worst slack min 0.106
report_worst_slack -max -digits 3
worst slack max -0.009
report_tns -digits 3
tns max -0.099
# Check slew repair
report_check_types -max_slew -max_capacitance -max_fanout -violators
utl::metric "RSZ::repair_design_buffer_count" [rsz::repair_design_buffer_count]
utl::metric "RSZ::max_slew_slack" [expr [sta::max_slew_check_slack_limit] * 100]
utl::metric "RSZ::max_fanout_slack" [expr [sta::max_fanout_check_slack_limit] * 100]
utl::metric "RSZ::max_capacitance_slack" [expr [sta::max_capacitance_check_slack_limit] * 100]
################################################################
# Clock Tree Synthesis
# Clone clock tree inverters next to register loads
# so cts does not try to buffer the inverted clocks.
repair_clock_inverters
clock_tree_synthesis -root_buf $cts_buffer -buf_list $cts_buffer \
  -sink_clustering_enable \
  -sink_clustering_max_diameter $cts_cluster_diameter
[INFO CTS-0050] Root buffer is BUF_X4.
[INFO CTS-0051] Sink buffer is BUF_X4.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUF_X4
[INFO CTS-0049] Characterization buffer is BUF_X4.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(37050, 46030), (153330, 146830)].
[INFO CTS-0024]  Normalized sink region: [(2.64643, 3.28786), (10.9521, 10.4879)].
[INFO CTS-0025]     Width:  8.3057.
[INFO CTS-0026]     Height: 7.2000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 4.1529 X 7.2000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 4.1529 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 38
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 114.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
# CTS leaves a long wire from the pad to the clock tree root.
repair_clock_nets
[INFO RSZ-0058] Using max wire length 693um.
# place clock buffers
detailed_placement
Placement Analysis
---------------------------------
total displacement          8.4 u
average displacement        0.0 u
max displacement            0.9 u
original HPWL            4379.6 u
legalized HPWL           4382.3 u
delta HPWL                    0 %

# checkpoint
set cts_db [make_result_file ${design}_${platform}_cts.db]
write_db $cts_db
################################################################
# Setup/hold timing repair
set_propagated_clock [all_clocks]
# Global routing is fast enough for the flow regressions.
# It is NOT FAST ENOUGH FOR PRODUCTION USE.
set repair_timing_use_grt_parasitics 0
if { $repair_timing_use_grt_parasitics } {
  # Global route for parasitics - no guide file requied
  global_route -congestion_iterations 100
  estimate_parasitics -global_routing
} else {
  estimate_parasitics -placement
}
repair_timing -skip_gate_cloning
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove SplitLoadMove 
[INFO RSZ-0094] Found 24 endpoints with setup violations.
[INFO RSZ-0099] Repairing 24 out of 24 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |      15 |       0 |        0 |      0 |     0 |    +0.0% |   -0.060 |       -0.4 |     24 | resp_msg[15]
    final |      15 |      54 |       30 |      0 |    11 |   +14.6% |   -0.033 |       -0.2 |     13 | resp_msg[11]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 15 buffers.
[INFO RSZ-0045] Inserted 30 buffers, 2 to split loads.
[INFO RSZ-0051] Resized 54 instances: 52 up, 2 up match, 0 down, 0 VT
[INFO RSZ-0043] Swapped pins on 11 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
# Post timing repair.
report_worst_slack -min -digits 3
worst slack min 0.050
report_worst_slack -max -digits 3
worst slack max -0.033
report_tns -digits 3
tns max -0.246
report_check_types -max_slew -max_capacitance -max_fanout -violators -digits 3
utl::metric "RSZ::worst_slack_min" [sta::worst_slack -min]
utl::metric "RSZ::worst_slack_max" [sta::worst_slack -max]
utl::metric "RSZ::tns_max" [sta::total_negative_slack -max]
utl::metric "RSZ::hold_buffer_count" [rsz::hold_buffer_count]
################################################################
# Detailed Placement
detailed_placement
Placement Analysis
---------------------------------
total displacement         66.0 u
average displacement        0.1 u
max displacement            3.2 u
original HPWL            4717.1 u
legalized HPWL           4757.0 u
delta HPWL                    1 %

# Capture utilization before fillers make it 100%
utl::metric "DPL::utilization" [format %.1f [expr [rsz::utilization] * 100]]
utl::metric "DPL::design_area" [sta::format_area [rsz::design_area] 0]
# checkpoint
set dpl_db [make_result_file ${design}_${platform}_dpl.db]
write_db $dpl_db
set verilog_file [make_result_file ${design}_${platform}.v]
write_verilog $verilog_file
################################################################
# Global routing
pin_access
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 200260 201600 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     501
Number of terminals:      54
Number of snets:          2
Number of nets:           455

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 63.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 6969.
[INFO DRT-0033] via1 shape region query size = 261.
[INFO DRT-0033] metal2 shape region query size = 200.
[INFO DRT-0033] via2 shape region query size = 261.
[INFO DRT-0033] metal3 shape region query size = 202.
[INFO DRT-0033] via3 shape region query size = 261.
[INFO DRT-0033] metal4 shape region query size = 94.
[INFO DRT-0033] via4 shape region query size = 40.
[INFO DRT-0033] metal5 shape region query size = 8.
[INFO DRT-0033] via5 shape region query size = 40.
[INFO DRT-0033] metal6 shape region query size = 8.
[INFO DRT-0033] via6 shape region query size = 16.
[INFO DRT-0033] metal7 shape region query size = 6.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 322 pins.
[INFO DRT-0081]   Complete 63 unique inst patterns.
[INFO DRT-0084]   Complete 387 groups.
#scanned instances     = 501
#unique  instances     = 63
#stdCellGenAp          = 1630
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1177
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1210
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 307.39 (MB), peak = 307.39 (MB)
set route_guide [make_result_file ${design}_${platform}.route_guide]
global_route -guide_file $route_guide \
  -congestion_iterations 100 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 30

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical        25163         11146          55.70%
metal3     Horizontal      33840         15456          54.33%
metal4     Vertical        16039          6653          58.52%
metal5     Horizontal      15792          6616          58.11%
metal6     Vertical        16039          6764          57.83%
metal7     Horizontal       4512          2152          52.30%
metal8     Vertical         4610          2256          51.06%
metal9     Horizontal       2256          2162          4.17%
metal10    Vertical         2305          2162          6.20%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[WARNING GRT-0273] Disabled NDR (to reduce congestion) for net: clknet_0_clk
[WARNING GRT-0273] Disabled NDR (to reduce congestion) for net: clk
[INFO GRT-0197] Via related to pin nodes: 2211
[INFO GRT-0198] Via related Steiner nodes: 66
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 2984
[INFO GRT-0112] Final usage 3D: 11913

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2           11146          1452           13.03%             0 /  0 /  0
metal3           15456          1155            7.47%             0 /  0 /  0
metal4            6653           251            3.77%             0 /  0 /  0
metal5            6616            17            0.26%             0 /  0 /  0
metal6            6764            49            0.72%             0 /  0 /  0
metal7            2152            37            1.72%             0 /  0 /  0
metal8            2256             0            0.00%             0 /  0 /  0
metal9            2162             0            0.00%             0 /  0 /  0
metal10           2162             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            55367          2961            5.35%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 8752 um
[INFO GRT-0014] Routed nets: 421
set verilog_file [make_result_file ${design}_${platform}.v]
write_verilog -remove_cells $filler_cells $verilog_file
################################################################
# Repair antennas post-GRT
utl::set_metrics_stage "grt__{}"
repair_antennas -iterations 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
check_antennas
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
utl::clear_metrics_stage
utl::metric "GRT::ANT::errors" [ant::antenna_violation_count]
################################################################
# Detailed routing
# Run pin access again after inserting diodes and moving cells
pin_access
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 200260 201600 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     501
Number of terminals:      54
Number of snets:          2
Number of nets:           455

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 63.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 6969.
[INFO DRT-0033] via1 shape region query size = 261.
[INFO DRT-0033] metal2 shape region query size = 200.
[INFO DRT-0033] via2 shape region query size = 261.
[INFO DRT-0033] metal3 shape region query size = 202.
[INFO DRT-0033] via3 shape region query size = 261.
[INFO DRT-0033] metal4 shape region query size = 94.
[INFO DRT-0033] via4 shape region query size = 40.
[INFO DRT-0033] metal5 shape region query size = 8.
[INFO DRT-0033] via5 shape region query size = 40.
[INFO DRT-0033] metal6 shape region query size = 8.
[INFO DRT-0033] via6 shape region query size = 16.
[INFO DRT-0033] metal7 shape region query size = 6.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 322 pins.
[INFO DRT-0081]   Complete 63 unique inst patterns.
[INFO DRT-0084]   Complete 387 groups.
#scanned instances     = 501
#unique  instances     = 63
#stdCellGenAp          = 1630
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1177
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1210
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 308.26 (MB), peak = 345.64 (MB)
detailed_route -output_drc [make_result_file "${design}_${platform}_route_drc.rpt"] \
  -output_maze [make_result_file "${design}_${platform}_maze.log"] \
  -no_pin_access \
  -verbose 0
[INFO DRT-0178] Init guide query.
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 1069.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 1030.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 574.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 56.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 18.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 11.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 3.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 0.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 0.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
write_guides [make_result_file "${design}_${platform}_output_guide.mod"]
set drv_count [detailed_route_num_drvs]
utl::metric "DRT::drv" $drv_count
set routed_db [make_result_file ${design}_${platform}_route.db]
write_db $routed_db
set routed_def [make_result_file ${design}_${platform}_route.def]
write_def $routed_def
################################################################
# Repair antennas post-DRT
set repair_antennas_iters 0
utl::set_metrics_stage "drt__repair_antennas__pre_repair__{}"
while { [check_antennas] && $repair_antennas_iters < 5 } {
  utl::set_metrics_stage "drt__repair_antennas__iter_${repair_antennas_iters}__{}"
  repair_antennas
  detailed_route -output_drc [make_result_file "${design}_${platform}_ant_fix_drc.rpt"] \
    -output_maze [make_result_file "${design}_${platform}_ant_fix_maze.log"] \
    -verbose 0
  incr repair_antennas_iters
}
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
utl::set_metrics_stage "drt__{}"
check_antennas
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
utl::clear_metrics_stage
utl::metric "DRT::ANT::errors" [ant::antenna_violation_count]
if { ![design_is_routed] } {
  error "Design has unrouted nets."
}
set repair_antennas_db [make_result_file ${design}_${platform}_repaired_route.odb]
write_db $repair_antennas_db
################################################################
# Filler placement
filler_placement $filler_cells
[INFO DPL-0001] Placed 1395 filler instances.
check_placement -verbose
# checkpoint
set fill_db [make_result_file ${design}_${platform}_fill.db]
write_db $fill_db
################################################################
# Extraction
if { $rcx_rules_file != "" } {
  define_process_corner -ext_model_index 0 X
  extract_parasitics -ext_model_file $rcx_rules_file
  set spef_file [make_result_file ${design}_${platform}.spef]
  write_spef $spef_file
  read_spef $spef_file
} else {
  # Use global routing based parasitics inlieu of rc extraction
  estimate_parasitics -global_routing
}
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file Nangate45/Nangate45.rcx_rules ...
[INFO RCX-0436] RC segment generation gcd (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1397 rc segments
[INFO RCX-0439] Coupling Cap extraction gcd ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 49% of 2180 wires extracted
[INFO RCX-0442] 100% of 2180 wires extracted
[INFO RCX-0045] Extract 455 nets, 1818 rsegs, 1818 caps, 2515 ccs
[INFO RCX-0443] 455 nets finished
################################################################
# Final Report
report_checks -path_delay min_max -format full_clock_expanded \
  -fields {input_pin slew capacitance} -digits 3
Startpoint: reset (input port clocked by core_clock)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock network delay (propagated)
                     0.097    0.097 ^ input external delay
   6.397    0.000    0.000    0.097 ^ reset (in)
            0.000    0.000    0.097 ^ _498_/B1 (OAI22_X1)
   1.744    0.006    0.011    0.108 v _498_/ZN (OAI22_X1)
            0.006    0.000    0.108 v _674_/D (DFF_X1)
                              0.108   data arrival time

                     0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock source latency
   9.552    0.000    0.000    0.000 ^ clk (in)
            0.000    0.000    0.000 ^ clkbuf_0_clk/A (BUF_X4)
  19.844    0.014    0.025    0.026 ^ clkbuf_0_clk/Z (BUF_X4)
            0.014    0.001    0.026 ^ clkbuf_2_2__f_clk/A (BUF_X4)
  16.070    0.012    0.028    0.054 ^ clkbuf_2_2__f_clk/Z (BUF_X4)
            0.012    0.001    0.055 ^ _674_/CK (DFF_X1)
                     0.000    0.055   clock reconvergence pessimism
                     0.004    0.059   library hold time
                              0.059   data required time
---------------------------------------------------------------------------
                              0.059   data required time
                             -0.108   data arrival time
---------------------------------------------------------------------------
                              0.049   slack (MET)


Startpoint: _696_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[11] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock source latency
   9.552    0.000    0.000    0.000 ^ clk (in)
            0.000    0.000    0.000 ^ clkbuf_0_clk/A (BUF_X4)
  19.844    0.014    0.025    0.026 ^ clkbuf_0_clk/Z (BUF_X4)
            0.014    0.001    0.026 ^ clkbuf_2_1__f_clk/A (BUF_X4)
  17.326    0.012    0.029    0.055 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
            0.012    0.001    0.056 ^ _696_/CK (DFF_X1)
  16.364    0.039    0.123    0.179 ^ _696_/Q (DFF_X1)
            0.039    0.001    0.180 ^ _369_/A (XNOR2_X2)
   4.588    0.021    0.046    0.226 ^ _369_/ZN (XNOR2_X2)
            0.021    0.000    0.226 ^ _371_/A1 (NAND2_X2)
   6.501    0.011    0.020    0.246 v _371_/ZN (NAND2_X2)
            0.011    0.000    0.246 v _375_/A2 (NOR2_X4)
   6.105    0.015    0.028    0.274 ^ _375_/ZN (NOR2_X4)
            0.015    0.000    0.274 ^ _376_/A1 (NAND2_X4)
   6.015    0.007    0.014    0.287 v _376_/ZN (NAND2_X4)
            0.007    0.000    0.288 v _393_/A1 (NAND2_X4)
  15.399    0.014    0.018    0.306 ^ _393_/ZN (NAND2_X4)
            0.014    0.001    0.307 ^ rebuffer8/A (BUF_X8)
  12.742    0.007    0.023    0.330 ^ rebuffer8/Z (BUF_X8)
            0.007    0.000    0.330 ^ _466_/A1 (NAND2_X2)
   5.952    0.009    0.015    0.345 v _466_/ZN (NAND2_X2)
            0.009    0.000    0.345 v _467_/A1 (NAND2_X4)
   7.586    0.010    0.015    0.360 ^ _467_/ZN (NAND2_X4)
            0.010    0.000    0.360 ^ _471_/A1 (NAND2_X2)
   3.082    0.007    0.012    0.372 v _471_/ZN (NAND2_X2)
            0.007    0.000    0.373 v _472_/A1 (NAND2_X2)
   5.217    0.012    0.016    0.389 ^ _472_/ZN (NAND2_X2)
            0.012    0.000    0.389 ^ _473_/B (XNOR2_X2)
   4.877    0.022    0.040    0.428 ^ _473_/ZN (XNOR2_X2)
            0.022    0.000    0.429 ^ resp_msg[11] (out)
                              0.429   data arrival time

                     0.485    0.485   clock core_clock (rise edge)
                     0.000    0.485   clock network delay (propagated)
                     0.000    0.485   clock reconvergence pessimism
                    -0.097    0.388   output external delay
                              0.388   data required time
---------------------------------------------------------------------------
                              0.388   data required time
                             -0.429   data arrival time
---------------------------------------------------------------------------
                             -0.041   slack (VIOLATED)


report_worst_slack -min -digits 3
worst slack min 0.049
report_