; SPRITE4.ASM
; -----------
;
;
; Piece 4 has the following rotation cycle: (counter-clockwise)
;
; phase #:	   0	 1     2     3
;
; appearance:	    X	 XX	X    XX
;		   XX	  XX   XX     XX
;		   X	       X
;
p4ph0cella:	defspr	SPR4_VRAM,5,\
		$00000000,$11111113,\
		$00000000,$21111133,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22444443,\
		$00000000,$24444444,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444
p4ph0cellb:	defspr	SPR4_VRAM+SPR_CELL,5,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p4ph0cellc:	defspr	SPR4_VRAM+(SPR_CELL*2),5,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p4ph0celld:	defspr	SPR4_VRAM+(SPR_CELL*3),5,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000

p4ph1cella:	defspr	SPR4_VRAM+SPR_MEM,5,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444,\
		$00000000,$11111113,\
		$00000000,$21111133,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22444443,\
		$00000000,$24444444
p4ph1cellb:	defspr	SPR4_VRAM+SPR_MEM+SPR_CELL,5,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000
p4ph1cellc:	defspr	SPR4_VRAM+SPR_MEM+(SPR_CELL*2),5,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p4ph1celld:	defspr	SPR4_VRAM+SPR_MEM+(SPR_CELL*3),5,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000

p4end:
SPR4_SIZE	= (p4end-p4ph0cella)/2
