#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 27 20:16:19 2019
# Process ID: 20654
# Current directory: /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/synth_1
# Command line: vivado -log top_bip.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bip.tcl
# Log file: /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/synth_1/top_bip.vds
# Journal file: /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_bip.tcl -notrace
Command: synth_design -top top_bip -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20661 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1254.285 ; gain = 66.871 ; free physical = 384 ; free virtual = 2358
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_bip' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/top_bip.v:23]
INFO: [Synth 8-6157] synthesizing module 'bip' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/bip.v:23]
	Parameter B bound to: 16 - type: integer 
	Parameter W bound to: 11 - type: integer 
	Parameter PROGRAM_FILE bound to: /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/sumaA+B.mem - type: string 
	Parameter DATA_FILE bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'control' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/control.v:21]
INFO: [Synth 8-6157] synthesizing module 'univ_bin_counter' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/univ_bin_counter.v:22]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'univ_bin_counter' (1#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/univ_bin_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'instruction_decoder' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/instruction_decoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decoder' (2#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/instruction_decoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/control.v:21]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/reg_file.v:21]
	Parameter B bound to: 16 - type: integer 
	Parameter W bound to: 11 - type: integer 
	Parameter FILE bound to: /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/sumaA+B.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/sumaA+B.mem' is read successfully [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/reg_file.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (4#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/reg_file.v:21]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/imports/Escritorio/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/alu.v:21]
	Parameter N_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/alu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (6#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/imports/Escritorio/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_file_mod' [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/imports/Arquitectura_TP3/reg_file_mod.v:21]
	Parameter B bound to: 16 - type: integer 
	Parameter W bound to: 11 - type: integer 
	Parameter FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'reg_file_mod' (7#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/imports/Arquitectura_TP3/reg_file_mod.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bip' (8#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/bip.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_bip' (9#1) [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/top_bip.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.910 ; gain = 111.496 ; free physical = 391 ; free virtual = 2367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.910 ; gain = 111.496 ; free physical = 390 ; free virtual = 2366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.910 ; gain = 111.496 ; free physical = 390 ; free virtual = 2366
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.230 ; gain = 0.000 ; free physical = 120 ; free virtual = 2121
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1598.230 ; gain = 410.816 ; free physical = 196 ; free virtual = 2198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1598.230 ; gain = 410.816 ; free physical = 196 ; free virtual = 2198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1598.230 ; gain = 410.816 ; free physical = 197 ; free virtual = 2199
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/univ_bin_counter.v:52]
INFO: [Synth 8-5546] ROM "WrPC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SelA" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "SelB" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "WrAcc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrRam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RdRam" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/alu.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1598.230 ; gain = 410.816 ; free physical = 188 ; free virtual = 2190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module univ_bin_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 6     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[0]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[1]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[2]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[3]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[4]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[5]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[6]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[7]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[8]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[9]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_control/program_counter/r_reg_reg_rep[10]' (FDCE) to 'u_bip/u_control/program_counter/r_reg_reg[10]'
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[15]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[14]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[13]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[12]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[11]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[10]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[9]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[8]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[7]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[6]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[5]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[4]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[3]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[2]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[1]) is unused and will be removed from module top_bip.
WARNING: [Synth 8-3332] Sequential element (u_bip/u_datapath/ACC_reg[0]) is unused and will be removed from module top_bip.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1598.230 ; gain = 410.816 ; free physical = 173 ; free virtual = 2179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives                    | 
+------------+------------------------------------+-----------+----------------------+-------------------------------+
|top_bip     | u_bip/program_memory/array_reg_reg | Implied   | 2 K x 16             | RAM64X1D x 32  RAM64M x 160   | 
+------------+------------------------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1598.230 ; gain = 410.816 ; free physical = 134 ; free virtual = 2076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------------------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives                    | 
+------------+------------------------------------+-----------+----------------------+-------------------------------+
|top_bip     | u_bip/program_memory/array_reg_reg | Implied   | 2 K x 16             | RAM64X1D x 32  RAM64M x 160   | 
+------------+------------------------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     4|
|4     |LUT2     |     9|
|5     |LUT5     |     1|
|6     |LUT6     |    46|
|7     |MUXF7    |    20|
|8     |RAM64M   |    64|
|9     |RAM64X1D |    32|
|10    |FDCE     |    19|
|11    |IBUF     |     2|
|12    |OBUF     |    11|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+--------------------+------+
|      |Instance                    |Module              |Cells |
+------+----------------------------+--------------------+------+
|1     |top                         |                    |   212|
|2     |  u_bip                     |bip                 |   197|
|3     |    program_memory          |reg_file            |   162|
|4     |    u_control               |control             |    35|
|5     |      program_counter       |univ_bin_counter    |    34|
|6     |      u_instruction_decoder |instruction_decoder |     1|
+------+----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.238 ; gain = 418.824 ; free physical = 132 ; free virtual = 2074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1606.238 ; gain = 119.504 ; free physical = 186 ; free virtual = 2128
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1606.246 ; gain = 418.824 ; free physical = 186 ; free virtual = 2128
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 96 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1610.238 ; gain = 422.953 ; free physical = 184 ; free virtual = 2127
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/synth_1/top_bip.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bip_utilization_synth.rpt -pb top_bip_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1610.238 ; gain = 0.000 ; free physical = 180 ; free virtual = 2126
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 20:17:23 2019...
