;redcode
;assert 1
	SPL 0, <-75
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @0
	ADD @1, -11
	SUB 12, @10
	SPL 0, 100
	ADD @1, -11
	ADD @1, -11
	ADD @1, -11
	SUB @421, -106
	SUB @721, 106
	SLT -7, 4
	SUB @421, -106
	MOV <494, <-20
	SUB @0, @2
	SUB #12, @0
	SUB 1, <-1
	SPL <421, @-106
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	DJN 910, 220
	ADD 261, 61
	ADD 261, 61
	JMZ <1, #-11
	SUB 12, @10
	SUB 12, @10
	SUB @-127, 100
	JMZ @130, 9
	SUB -7, <-123
	SLT 11, 1
	DJN <-127, 100
	SUB @0, @2
	MOV -91, <-20
	SLT 11, 1
	SUB #-100, 990
	SUB @0, @2
	JMP @12, #0
	MOV -91, <-20
	SPL 0, <-75
	SPL 0, <-75
	SUB -7, <-123
	SUB #12, @0
	CMP -207, <-120
	SPL 0, <-75
	SPL 0, <-75
	SPL 0, <-75
	CMP -207, <-120
