$comment
	File created using the following command:
		vcd file Mux2_1Demo.msim.vcd -direction
$end
$date
	Thu Feb 29 10:46:39 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module mux4_1_vhd_vec_tst $end
$var wire 1 ! dataIn [3] $end
$var wire 1 " dataIn [2] $end
$var wire 1 # dataIn [1] $end
$var wire 1 $ dataIn [0] $end
$var wire 1 % dataOut $end
$var wire 1 & sel [1] $end
$var wire 1 ' sel [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_dataIn [3] $end
$var wire 1 2 ww_dataIn [2] $end
$var wire 1 3 ww_dataIn [1] $end
$var wire 1 4 ww_dataIn [0] $end
$var wire 1 5 ww_sel [1] $end
$var wire 1 6 ww_sel [0] $end
$var wire 1 7 ww_dataOut $end
$var wire 1 8 \dataOut~output_o\ $end
$var wire 1 9 \dataIn[2]~input_o\ $end
$var wire 1 : \sel[1]~input_o\ $end
$var wire 1 ; \dataIn[1]~input_o\ $end
$var wire 1 < \sel[0]~input_o\ $end
$var wire 1 = \dataIn[0]~input_o\ $end
$var wire 1 > \Mux0~0_combout\ $end
$var wire 1 ? \dataIn[3]~input_o\ $end
$var wire 1 @ \Mux0~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0(
1)
x*
1+
1,
1-
1.
1/
10
07
08
09
0:
0;
0<
0=
0>
0?
0@
0!
0"
0#
0$
0&
0'
01
02
03
04
05
06
$end
#20000
1'
1$
16
14
1=
1<
#40000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
#60000
1'
1$
16
14
1=
1<
1>
#80000
0'
0$
0&
0#
1"
06
05
04
03
12
19
0;
0=
0:
0<
0>
1@
0@
18
17
08
1%
07
0%
#100000
1'
1$
16
14
1=
1<
#120000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
1@
18
17
1%
#140000
1'
1$
16
14
1=
1<
1>
0@
08
07
0%
#160000
0'
0$
0&
0#
0"
1!
06
05
04
03
02
11
1?
09
0;
0=
0:
0<
0>
1@
0@
18
17
08
1%
07
0%
#180000
1'
1$
16
14
1=
1<
#200000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
#220000
1'
1$
16
14
1=
1<
1>
1@
18
17
1%
#240000
0'
0$
0&
0#
1"
06
05
04
03
12
19
0;
0=
0:
0<
0>
0@
08
07
0%
#260000
1'
1$
16
14
1=
1<
#280000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
1@
18
17
1%
#300000
1'
1$
16
14
1=
1<
1>
#320000
0'
0$
0&
0#
0"
0!
06
05
04
03
02
01
0?
09
0;
0=
0:
0<
0>
0@
08
07
0%
#340000
1'
1$
16
14
1=
1<
#360000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
#380000
1'
1$
16
14
1=
1<
1>
#400000
0'
0$
0&
0#
1"
06
05
04
03
12
19
0;
0=
0:
0<
0>
1@
0@
18
17
08
1%
07
0%
#420000
1'
1$
16
14
1=
1<
#440000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
1@
18
17
1%
#460000
1'
1$
16
14
1=
1<
1>
0@
08
07
0%
#480000
0'
0$
0&
0#
0"
1!
06
05
04
03
02
11
1?
09
0;
0=
0:
0<
0>
1@
0@
18
17
08
1%
07
0%
#500000
1'
1$
16
14
1=
1<
#520000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
#540000
1'
1$
16
14
1=
1<
1>
1@
18
17
1%
#560000
0'
0$
0&
0#
1"
06
05
04
03
12
19
0;
0=
0:
0<
0>
0@
08
07
0%
#580000
1'
1$
16
14
1=
1<
#600000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
1@
18
17
1%
#620000
1'
1$
16
14
1=
1<
1>
#640000
0'
0$
0&
0#
0"
0!
06
05
04
03
02
01
0?
09
0;
0=
0:
0<
0>
0@
08
07
0%
#660000
1'
1$
16
14
1=
1<
#680000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
#700000
1'
1$
16
14
1=
1<
1>
#720000
0'
0$
0&
0#
1"
06
05
04
03
12
19
0;
0=
0:
0<
0>
1@
0@
18
17
08
1%
07
0%
#740000
1'
1$
16
14
1=
1<
#760000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
1@
18
17
1%
#780000
1'
1$
16
14
1=
1<
1>
0@
08
07
0%
#800000
0'
0$
0&
0#
0"
1!
06
05
04
03
02
11
1?
09
0;
0=
0:
0<
0>
1@
0@
18
17
08
1%
07
0%
#820000
1'
1$
16
14
1=
1<
#840000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
#860000
1'
1$
16
14
1=
1<
1>
1@
18
17
1%
#880000
0'
0$
0&
0#
1"
06
05
04
03
12
19
0;
0=
0:
0<
0>
0@
08
07
0%
#900000
1'
1$
16
14
1=
1<
#920000
0'
0$
1&
1#
06
15
04
13
1;
0=
1:
0<
1@
18
17
1%
#940000
1'
1$
16
14
1=
1<
1>
#960000
0'
0$
0&
0#
0"
0!
06
05
04
03
02
01
0?
09
0;
0=
0:
0<
0>
0@
08
07
0%
#980000
1'
1$
16
14
1=
1<
#1000000
