/*
 * DRA7xx Clock Management register bits
 *
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com
 *
 * Paul Walmsley (paul@pwsan.com)
 * Rajendra Nayak (rnayak@ti.com)
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_7XX_H
#define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_7XX_H

/* Used by CM_L4PER2_DYNAMICDEP */
#define DRA7XX_ATL_DYNDEP_SHIFT					6
#define DRA7XX_ATL_DYNDEP_WIDTH					0x1
#define DRA7XX_ATL_DYNDEP_MASK					(1 << 6)

/*
 * Used by CM_DSP1_STATICDEP, CM_DSP2_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_ATL_STATDEP_SHIFT				30
#define DRA7XX_ATL_STATDEP_WIDTH				0x1
#define DRA7XX_ATL_STATDEP_MASK					(1 << 30)

/*
 * Used by CM_AUTOIDLE_DPLL_ABE, CM_AUTOIDLE_DPLL_CORE, CM_AUTOIDLE_DPLL_DDR,
 * CM_AUTOIDLE_DPLL_DSP, CM_AUTOIDLE_DPLL_EVE, CM_AUTOIDLE_DPLL_GMAC,
 * CM_AUTOIDLE_DPLL_GPU, CM_AUTOIDLE_DPLL_IVA, CM_AUTOIDLE_DPLL_MPU,
 * CM_AUTOIDLE_DPLL_PCIE_REF, CM_AUTOIDLE_DPLL_PER, CM_AUTOIDLE_DPLL_USB
 */
#define DRA7XX_AUTO_DPLL_MODE_SHIFT				0
#define DRA7XX_AUTO_DPLL_MODE_WIDTH				0x3
#define DRA7XX_AUTO_DPLL_MODE_MASK				(0x7 << 0)

/* Used by CM_IPU2_DYNAMICDEP, CM_L4PER3_DYNAMICDEP */
#define DRA7XX_CAM_DYNDEP_SHIFT					9
#define DRA7XX_CAM_DYNDEP_WIDTH					0x1
#define DRA7XX_CAM_DYNDEP_MASK					(1 << 9)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_CAM_STATDEP_SHIFT				9
#define DRA7XX_CAM_STATDEP_WIDTH				0x1
#define DRA7XX_CAM_STATDEP_MASK					(1 << 9)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ABE_GICLK_SHIFT			16
#define DRA7XX_CLKACTIVITY_ABE_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ABE_GICLK_MASK			(1 << 16)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ABE_LP_CLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_ABE_LP_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ABE_LP_CLK_MASK			(1 << 9)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ADC_GFCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_ADC_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ADC_GFCLK_MASK			(1 << 10)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ADC_L3_GICLK_SHIFT			19
#define DRA7XX_CLKACTIVITY_ADC_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ADC_L3_GICLK_MASK			(1 << 19)

/* Used by CM_ATL_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ATL_GFCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_ATL_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ATL_GFCLK_MASK			(1 << 9)

/* Used by CM_ATL_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ATL_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_ATL_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ATL_L3_GICLK_MASK			(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_BB2D_GFCLK_SHIFT			13
#define DRA7XX_CLKACTIVITY_BB2D_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_BB2D_GFCLK_MASK			(1 << 13)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_COREAON_32K_GFCLK_SHIFT		12
#define DRA7XX_CLKACTIVITY_COREAON_32K_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_COREAON_32K_GFCLK_MASK		(1 << 12)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_SHIFT	14
#define DRA7XX_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_WIDTH	0x1
#define DRA7XX_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_MASK		(1 << 14)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_COREAON_L4_GICLK_SHIFT		8
#define DRA7XX_CLKACTIVITY_COREAON_L4_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_COREAON_L4_GICLK_MASK		(1 << 8)

/* Used by CM_CUSTEFUSE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_CUSTEFUSE_L4_GICLK_SHIFT		8
#define DRA7XX_CLKACTIVITY_CUSTEFUSE_L4_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_CUSTEFUSE_L4_GICLK_MASK		(1 << 8)

/* Used by CM_CUSTEFUSE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_CUSTEFUSE_SYS_GFCLK_SHIFT		9
#define DRA7XX_CLKACTIVITY_CUSTEFUSE_SYS_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_CUSTEFUSE_SYS_GFCLK_MASK		(1 << 9)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DCAN1_SYS_CLK_SHIFT			16
#define DRA7XX_CLKACTIVITY_DCAN1_SYS_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DCAN1_SYS_CLK_MASK			(1 << 16)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DCAN2_SYS_CLK_SHIFT			15
#define DRA7XX_CLKACTIVITY_DCAN2_SYS_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DCAN2_SYS_CLK_MASK			(1 << 15)

/* Used by CM_DMA_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DMA_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_DMA_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DMA_L3_GICLK_MASK			(1 << 8)

/* Used by CM_DSP1_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DSP1_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_DSP1_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DSP1_GFCLK_MASK			(1 << 8)

/* Used by CM_DSP2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DSP2_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_DSP2_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DSP2_GFCLK_MASK			(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DSS_GFCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_DSS_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DSS_GFCLK_MASK			(1 << 9)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DSS_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_DSS_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DSS_L3_GICLK_MASK			(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DSS_L4_GICLK_SHIFT			15
#define DRA7XX_CLKACTIVITY_DSS_L4_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DSS_L4_GICLK_MASK			(1 << 15)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_DSS_SYS_GFCLK_SHIFT			16
#define DRA7XX_CLKACTIVITY_DSS_SYS_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_DSS_SYS_GFCLK_MASK			(1 << 16)

/* Used by CM_EMIF_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EMIF_DLL_GCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_EMIF_DLL_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EMIF_DLL_GCLK_MASK			(1 << 9)

/* Used by CM_EMIF_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EMIF_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_EMIF_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EMIF_L3_GICLK_MASK			(1 << 8)

/* Used by CM_EMIF_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EMIF_PHY_GCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_EMIF_PHY_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EMIF_PHY_GCLK_MASK			(1 << 10)

/* Used by CM_EMU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EMU_SYS_CLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_EMU_SYS_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EMU_SYS_CLK_MASK			(1 << 8)

/* Used by CM_EVE1_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EVE1_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_EVE1_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EVE1_GFCLK_MASK			(1 << 8)

/* Used by CM_EVE2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EVE2_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_EVE2_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EVE2_GFCLK_MASK			(1 << 8)

/* Used by CM_EVE3_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EVE3_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_EVE3_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EVE3_GFCLK_MASK			(1 << 8)

/* Used by CM_EVE4_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_EVE4_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_EVE4_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_EVE4_GFCLK_MASK			(1 << 8)

/* Used by CM_GMAC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_GMAC_MAIN_CLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_GMAC_MAIN_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_GMAC_MAIN_CLK_MASK			(1 << 12)

/* Used by CM_GMAC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_GMAC_RFT_CLK_SHIFT			11
#define DRA7XX_CLKACTIVITY_GMAC_RFT_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_GMAC_RFT_CLK_MASK			(1 << 11)

/* Used by CM_GMAC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_GMII_250MHZ_CLK_SHIFT		8
#define DRA7XX_CLKACTIVITY_GMII_250MHZ_CLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_GMII_250MHZ_CLK_MASK			(1 << 8)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_GPIO_GFCLK_SHIFT			24
#define DRA7XX_CLKACTIVITY_GPIO_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_GPIO_GFCLK_MASK			(1 << 24)

/* Used by CM_GPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_GPU_CORE_GCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_GPU_CORE_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_GPU_CORE_GCLK_MASK			(1 << 9)

/* Used by CM_GPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_GPU_HYD_GCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_GPU_HYD_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_GPU_HYD_GCLK_MASK			(1 << 10)

/* Used by CM_GPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_GPU_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_GPU_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_GPU_L3_GICLK_MASK			(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_HDMI_CEC_GFCLK_SHIFT			17
#define DRA7XX_CLKACTIVITY_HDMI_CEC_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_HDMI_CEC_GFCLK_MASK			(1 << 17)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_HDMI_DPLL_CLK_SHIFT			11
#define DRA7XX_CLKACTIVITY_HDMI_DPLL_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_HDMI_DPLL_CLK_MASK			(1 << 11)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_HDMI_PHY_GFCLK_SHIFT			18
#define DRA7XX_CLKACTIVITY_HDMI_PHY_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_HDMI_PHY_GFCLK_MASK			(1 << 18)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_HSI_GFCLK_SHIFT			14
#define DRA7XX_CLKACTIVITY_HSI_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_HSI_GFCLK_MASK			(1 << 14)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ICSS_CLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_ICSS_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ICSS_CLK_MASK			(1 << 8)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_ICSS_IEP_CLK_SHIFT			14
#define DRA7XX_CLKACTIVITY_ICSS_IEP_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_ICSS_IEP_CLK_MASK			(1 << 14)

/* Used by CM_IPU1_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_IPU1_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_IPU1_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_IPU1_GFCLK_MASK			(1 << 8)

/* Used by CM_IPU2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_IPU2_GFCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_IPU2_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_IPU2_GFCLK_MASK			(1 << 8)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_IPU_96M_GFCLK_SHIFT			13
#define DRA7XX_CLKACTIVITY_IPU_96M_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_IPU_96M_GFCLK_MASK			(1 << 13)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_IPU_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_IPU_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_IPU_L3_GICLK_MASK			(1 << 8)

/* Used by CM_IVA_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_IVA_GCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_IVA_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_IVA_GCLK_MASK			(1 << 8)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INIT_32K_GFCLK_SHIFT		23
#define DRA7XX_CLKACTIVITY_L3INIT_32K_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INIT_32K_GFCLK_MASK		(1 << 23)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INIT_480M_GFCLK_SHIFT		21
#define DRA7XX_CLKACTIVITY_L3INIT_480M_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INIT_480M_GFCLK_MASK		(1 << 21)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INIT_48M_GFCLK_SHIFT		11
#define DRA7XX_CLKACTIVITY_L3INIT_48M_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INIT_48M_GFCLK_MASK		(1 << 11)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INIT_960M_GFCLK_SHIFT		22
#define DRA7XX_CLKACTIVITY_L3INIT_960M_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INIT_960M_GFCLK_MASK		(1 << 22)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INIT_L3_GICLK_SHIFT		8
#define DRA7XX_CLKACTIVITY_L3INIT_L3_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INIT_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INIT_L4_GICLK_SHIFT		9
#define DRA7XX_CLKACTIVITY_L3INIT_L4_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INIT_L4_GICLK_MASK			(1 << 9)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_SHIFT	10
#define DRA7XX_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_WIDTH	0x1
#define DRA7XX_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_MASK	(1 << 10)

/* Used by CM_L3INSTR_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_SHIFT		9
#define DRA7XX_CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_MASK		(1 << 9)

/* Used by CM_L3INSTR_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INSTR_L3_GICLK_SHIFT		8
#define DRA7XX_CLKACTIVITY_L3INSTR_L3_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INSTR_L3_GICLK_MASK		(1 << 8)

/* Used by CM_L3INSTR_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3INSTR_TS_GCLK_SHIFT		10
#define DRA7XX_CLKACTIVITY_L3INSTR_TS_GCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3INSTR_TS_GCLK_MASK			(1 << 10)

/* Used by CM_L3MAIN1_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3MAIN1_L3_GICLK_SHIFT		8
#define DRA7XX_CLKACTIVITY_L3MAIN1_L3_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3MAIN1_L3_GICLK_MASK		(1 << 8)

/* Used by CM_L3MAIN1_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L3MAIN1_L4_GICLK_SHIFT		9
#define DRA7XX_CLKACTIVITY_L3MAIN1_L4_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L3MAIN1_L4_GICLK_MASK		(1 << 9)

/* Used by CM_L4CFG_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L4CFG_L3_GICLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_L4CFG_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_L4CFG_L3_GICLK_MASK			(1 << 9)

/* Used by CM_L4CFG_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L4CFG_L4_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_L4CFG_L4_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_L4CFG_L4_GICLK_MASK			(1 << 8)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L4PER2_L3_GICLK_SHIFT		16
#define DRA7XX_CLKACTIVITY_L4PER2_L3_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L4PER2_L3_GICLK_MASK			(1 << 16)

/* Used by CM_L4PER3_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L4PER3_L3_GICLK_SHIFT		8
#define DRA7XX_CLKACTIVITY_L4PER3_L3_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L4PER3_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L4PER_32K_GFCLK_SHIFT		27
#define DRA7XX_CLKACTIVITY_L4PER_32K_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_L4PER_32K_GFCLK_MASK			(1 << 27)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L4PER_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_L4PER_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_L4PER_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L4SEC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_L4SEC_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_L4SEC_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_L4SEC_L3_GICLK_MASK			(1 << 8)

/* Used by CM_CAM_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_LVDSRX_96M_GFCLK_SHIFT		12
#define DRA7XX_CLKACTIVITY_LVDSRX_96M_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_LVDSRX_96M_GFCLK_MASK		(1 << 12)

/* Used by CM_CAM_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_LVDSRX_L4_GICLK_SHIFT		11
#define DRA7XX_CLKACTIVITY_LVDSRX_L4_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_LVDSRX_L4_GICLK_MASK			(1 << 11)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP1_AHCLKR_SHIFT			18
#define DRA7XX_CLKACTIVITY_MCASP1_AHCLKR_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP1_AHCLKR_MASK			(1 << 18)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP1_AHCLKX_SHIFT			17
#define DRA7XX_CLKACTIVITY_MCASP1_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP1_AHCLKX_MASK			(1 << 17)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP1_AUX_GFCLK_SHIFT		16
#define DRA7XX_CLKACTIVITY_MCASP1_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP1_AUX_GFCLK_MASK		(1 << 16)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP2_AHCLKR_SHIFT			18
#define DRA7XX_CLKACTIVITY_MCASP2_AHCLKR_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP2_AHCLKR_MASK			(1 << 18)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP2_AHCLKX_SHIFT			17
#define DRA7XX_CLKACTIVITY_MCASP2_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP2_AHCLKX_MASK			(1 << 17)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP2_AUX_GFCLK_SHIFT		19
#define DRA7XX_CLKACTIVITY_MCASP2_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP2_AUX_GFCLK_MASK		(1 << 19)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP3_AHCLKX_SHIFT			20
#define DRA7XX_CLKACTIVITY_MCASP3_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP3_AHCLKX_MASK			(1 << 20)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP3_AUX_GFCLK_SHIFT		21
#define DRA7XX_CLKACTIVITY_MCASP3_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP3_AUX_GFCLK_MASK		(1 << 21)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP4_AHCLKX_SHIFT			22
#define DRA7XX_CLKACTIVITY_MCASP4_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP4_AHCLKX_MASK			(1 << 22)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP4_AUX_GFCLK_SHIFT		23
#define DRA7XX_CLKACTIVITY_MCASP4_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP4_AUX_GFCLK_MASK		(1 << 23)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP5_AHCLKX_SHIFT			25
#define DRA7XX_CLKACTIVITY_MCASP5_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP5_AHCLKX_MASK			(1 << 25)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP5_AUX_GFCLK_SHIFT		24
#define DRA7XX_CLKACTIVITY_MCASP5_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP5_AUX_GFCLK_MASK		(1 << 24)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP6_AHCLKX_SHIFT			26
#define DRA7XX_CLKACTIVITY_MCASP6_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP6_AHCLKX_MASK			(1 << 26)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP6_AUX_GFCLK_SHIFT		27
#define DRA7XX_CLKACTIVITY_MCASP6_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP6_AUX_GFCLK_MASK		(1 << 27)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP7_AHCLKX_SHIFT			28
#define DRA7XX_CLKACTIVITY_MCASP7_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP7_AHCLKX_MASK			(1 << 28)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP7_AUX_GFCLK_SHIFT		29
#define DRA7XX_CLKACTIVITY_MCASP7_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP7_AUX_GFCLK_MASK		(1 << 29)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP8_AHCLKX_SHIFT			30
#define DRA7XX_CLKACTIVITY_MCASP8_AHCLKX_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MCASP8_AHCLKX_MASK			(1 << 30)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MCASP8_AUX_GFCLK_SHIFT		31
#define DRA7XX_CLKACTIVITY_MCASP8_AUX_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MCASP8_AUX_GFCLK_MASK		(1 << 31)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MLB_SHB_L3_GICLK_SHIFT		17
#define DRA7XX_CLKACTIVITY_MLB_SHB_L3_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MLB_SHB_L3_GICLK_MASK		(1 << 17)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MLB_SPB_L4_GICLK_SHIFT		18
#define DRA7XX_CLKACTIVITY_MLB_SPB_L4_GICLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MLB_SPB_L4_GICLK_MASK		(1 << 18)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MLB_SYS_L3_GFCLK_SHIFT		19
#define DRA7XX_CLKACTIVITY_MLB_SYS_L3_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_MLB_SYS_L3_GFCLK_MASK		(1 << 19)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MMC1_GFCLK_SHIFT			15
#define DRA7XX_CLKACTIVITY_MMC1_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MMC1_GFCLK_MASK			(1 << 15)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MMC2_GFCLK_SHIFT			16
#define DRA7XX_CLKACTIVITY_MMC2_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MMC2_GFCLK_MASK			(1 << 16)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MMC3_GFCLK_SHIFT			22
#define DRA7XX_CLKACTIVITY_MMC3_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MMC3_GFCLK_MASK			(1 << 22)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MMC4_GFCLK_SHIFT			23
#define DRA7XX_CLKACTIVITY_MMC4_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MMC4_GFCLK_MASK			(1 << 23)

/* Used by CM_MPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_MPU_GCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_MPU_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_MPU_GCLK_MASK			(1 << 8)

/* Used by CM_PCIE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PCIE_32K_GFCLK_SHIFT			13
#define DRA7XX_CLKACTIVITY_PCIE_32K_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PCIE_32K_GFCLK_MASK			(1 << 13)

/* Used by CM_PCIE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PCIE_L3_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_PCIE_L3_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PCIE_L3_GICLK_MASK			(1 << 8)

/* Used by CM_PCIE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PCIE_PHY_DIV_GCLK_SHIFT		10
#define DRA7XX_CLKACTIVITY_PCIE_PHY_DIV_GCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_PCIE_PHY_DIV_GCLK_MASK		(1 << 10)

/* Used by CM_PCIE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PCIE_PHY_GCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_PCIE_PHY_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PCIE_PHY_GCLK_MASK			(1 << 9)

/* Used by CM_PCIE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PCIE_REF_GFCLK_SHIFT			11
#define DRA7XX_CLKACTIVITY_PCIE_REF_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PCIE_REF_GFCLK_MASK			(1 << 11)

/* Used by CM_PCIE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PCIE_SYS_GFCLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_PCIE_SYS_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PCIE_SYS_GFCLK_MASK			(1 << 12)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PER_12M_GFCLK_SHIFT			19
#define DRA7XX_CLKACTIVITY_PER_12M_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PER_12M_GFCLK_MASK			(1 << 19)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PER_192M_GFCLK_SHIFT			13
#define DRA7XX_CLKACTIVITY_PER_192M_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PER_192M_GFCLK_MASK			(1 << 13)

/* Renamed from CLKACTIVITY_PER_192M_GFCLK Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PER_192M_GFCLK_25_25_SHIFT		25
#define DRA7XX_CLKACTIVITY_PER_192M_GFCLK_25_25_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_PER_192M_GFCLK_25_25_MASK		(1 << 25)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PER_48M_GFCLK_SHIFT			20
#define DRA7XX_CLKACTIVITY_PER_48M_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PER_48M_GFCLK_MASK			(1 << 20)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_PER_96M_GFCLK_SHIFT			21
#define DRA7XX_CLKACTIVITY_PER_96M_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_PER_96M_GFCLK_MASK			(1 << 21)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_QSPI_GFCLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_QSPI_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_QSPI_GFCLK_MASK			(1 << 12)

/* Used by CM_GMAC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_RGMII_5MHZ_CLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_RGMII_5MHZ_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_RGMII_5MHZ_CLK_MASK			(1 << 9)

/* Used by CM_GMAC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_RMII_50MHZ_CLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_RMII_50MHZ_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_RMII_50MHZ_CLK_MASK			(1 << 10)

/* Used by CM_RTC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_RTC_AUX_CLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_RTC_AUX_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_RTC_AUX_CLK_MASK			(1 << 10)

/* Used by CM_RTC_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_RTC_L4_GICLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_RTC_L4_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_RTC_L4_GICLK_MASK			(1 << 8)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SATA_REF_GFCLK_SHIFT			24
#define DRA7XX_CLKACTIVITY_SATA_REF_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_SATA_REF_GFCLK_MASK			(1 << 24)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SDVENC_GFCLK_SHIFT			14
#define DRA7XX_CLKACTIVITY_SDVENC_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_SDVENC_GFCLK_MASK			(1 << 14)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SR_CORE_SYS_GFCLK_SHIFT		11
#define DRA7XX_CLKACTIVITY_SR_CORE_SYS_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_SR_CORE_SYS_GFCLK_MASK		(1 << 11)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_SHIFT		13
#define DRA7XX_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_MASK		(1 << 13)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SR_GPU_SYS_GFCLK_SHIFT		10
#define DRA7XX_CLKACTIVITY_SR_GPU_SYS_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_SR_GPU_SYS_GFCLK_MASK		(1 << 10)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_SHIFT		15
#define DRA7XX_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_MASK		(1 << 15)

/* Used by CM_COREAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SR_MPU_SYS_GFCLK_SHIFT		9
#define DRA7XX_CLKACTIVITY_SR_MPU_SYS_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_SR_MPU_SYS_GFCLK_MASK		(1 << 9)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SYS_CLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_SYS_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_SYS_CLK_MASK				(1 << 8)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SYS_CLK_ALL_SHIFT			15
#define DRA7XX_CLKACTIVITY_SYS_CLK_ALL_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_SYS_CLK_ALL_MASK			(1 << 15)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_SYS_CLK_FUNC_SHIFT			14
#define DRA7XX_CLKACTIVITY_SYS_CLK_FUNC_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_SYS_CLK_FUNC_MASK			(1 << 14)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER10_GFCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_TIMER10_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER10_GFCLK_MASK			(1 << 9)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER11_GFCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_TIMER11_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER11_GFCLK_MASK			(1 << 10)

/* Used by CM_L4PER3_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER13_GFCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_TIMER13_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER13_GFCLK_MASK			(1 << 9)

/* Used by CM_L4PER3_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER14_GFCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_TIMER14_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER14_GFCLK_MASK			(1 << 10)

/* Used by CM_L4PER3_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER15_GFCLK_SHIFT			11
#define DRA7XX_CLKACTIVITY_TIMER15_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER15_GFCLK_MASK			(1 << 11)

/* Used by CM_L4PER3_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER16_GFCLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_TIMER16_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER16_GFCLK_MASK			(1 << 12)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER1_GFCLK_SHIFT			17
#define DRA7XX_CLKACTIVITY_TIMER1_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER1_GFCLK_MASK			(1 << 17)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER2_GFCLK_SHIFT			11
#define DRA7XX_CLKACTIVITY_TIMER2_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER2_GFCLK_MASK			(1 << 11)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER3_GFCLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_TIMER3_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER3_GFCLK_MASK			(1 << 12)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER4_GFCLK_SHIFT			13
#define DRA7XX_CLKACTIVITY_TIMER4_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER4_GFCLK_MASK			(1 << 13)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER5_GFCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_TIMER5_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER5_GFCLK_MASK			(1 << 9)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER6_GFCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_TIMER6_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER6_GFCLK_MASK			(1 << 10)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER7_GFCLK_SHIFT			11
#define DRA7XX_CLKACTIVITY_TIMER7_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER7_GFCLK_MASK			(1 << 11)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER8_GFCLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_TIMER8_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER8_GFCLK_MASK			(1 << 12)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_TIMER9_GFCLK_SHIFT			14
#define DRA7XX_CLKACTIVITY_TIMER9_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_TIMER9_GFCLK_MASK			(1 << 14)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART10_GFCLK_SHIFT			18
#define DRA7XX_CLKACTIVITY_UART10_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART10_GFCLK_MASK			(1 << 18)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART1_GFCLK_SHIFT			15
#define DRA7XX_CLKACTIVITY_UART1_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART1_GFCLK_MASK			(1 << 15)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART2_GFCLK_SHIFT			16
#define DRA7XX_CLKACTIVITY_UART2_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART2_GFCLK_MASK			(1 << 16)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART3_GFCLK_SHIFT			17
#define DRA7XX_CLKACTIVITY_UART3_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART3_GFCLK_MASK			(1 << 17)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART4_GFCLK_SHIFT			18
#define DRA7XX_CLKACTIVITY_UART4_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART4_GFCLK_MASK			(1 << 18)

/* Used by CM_L4PER_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART5_GFCLK_SHIFT			26
#define DRA7XX_CLKACTIVITY_UART5_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART5_GFCLK_MASK			(1 << 26)

/* Used by CM_IPU_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART6_GFCLK_SHIFT			14
#define DRA7XX_CLKACTIVITY_UART6_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART6_GFCLK_MASK			(1 << 14)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART7_GFCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_UART7_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART7_GFCLK_MASK			(1 << 9)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART8_GFCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_UART8_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART8_GFCLK_MASK			(1 << 10)

/* Used by CM_L4PER2_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_UART9_GFCLK_SHIFT			11
#define DRA7XX_CLKACTIVITY_UART9_GFCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_UART9_GFCLK_MASK			(1 << 11)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_USB_DPLL_CLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_USB_DPLL_CLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_USB_DPLL_CLK_MASK			(1 << 12)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_USB_DPLL_HS_CLK_SHIFT		13
#define DRA7XX_CLKACTIVITY_USB_DPLL_HS_CLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_USB_DPLL_HS_CLK_MASK			(1 << 13)

/* Used by CM_L3INIT_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_USB_OTG_SS_REF_CLK_SHIFT		20
#define DRA7XX_CLKACTIVITY_USB_OTG_SS_REF_CLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_USB_OTG_SS_REF_CLK_MASK		(1 << 20)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_VIDEO1_DPLL_CLK_SHIFT		10
#define DRA7XX_CLKACTIVITY_VIDEO1_DPLL_CLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_VIDEO1_DPLL_CLK_MASK			(1 << 10)

/* Used by CM_DSS_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_VIDEO2_DPLL_CLK_SHIFT		12
#define DRA7XX_CLKACTIVITY_VIDEO2_DPLL_CLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_VIDEO2_DPLL_CLK_MASK			(1 << 12)

/* Used by CM_CAM_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_VIP1_GCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_VIP1_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_VIP1_GCLK_MASK			(1 << 8)

/* Used by CM_CAM_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_VIP2_GCLK_SHIFT			9
#define DRA7XX_CLKACTIVITY_VIP2_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_VIP2_GCLK_MASK			(1 << 9)

/* Used by CM_CAM_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_VIP3_GCLK_SHIFT			10
#define DRA7XX_CLKACTIVITY_VIP3_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_VIP3_GCLK_MASK			(1 << 10)

/* Used by CM_VPE_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_VPE_GCLK_SHIFT			8
#define DRA7XX_CLKACTIVITY_VPE_GCLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_VPE_GCLK_MASK			(1 << 8)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_WKUPAON_GICLK_SHIFT			12
#define DRA7XX_CLKACTIVITY_WKUPAON_GICLK_WIDTH			0x1
#define DRA7XX_CLKACTIVITY_WKUPAON_GICLK_MASK			(1 << 12)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_SHIFT	13
#define DRA7XX_CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_WIDTH	0x1
#define DRA7XX_CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_MASK		(1 << 13)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define DRA7XX_CLKACTIVITY_WKUPAON_SYS_GFCLK_SHIFT		11
#define DRA7XX_CLKACTIVITY_WKUPAON_SYS_GFCLK_WIDTH		0x1
#define DRA7XX_CLKACTIVITY_WKUPAON_SYS_GFCLK_MASK		(1 << 11)

/* Used by CM_CLKMODE_APLL_PCIE */
#define DRA7XX_CLKDIV_BYPASS_SHIFT				8
#define DRA7XX_CLKDIV_BYPASS_WIDTH				0x1
#define DRA7XX_CLKDIV_BYPASS_MASK				(1 << 8)

/* Used by CM_COREAON_IO_SRCOMP_CLKCTRL, CM_WKUPAON_IO_SRCOMP_CLKCTRL */
#define DRA7XX_CLKEN_SRCOMP_FCLK_SHIFT				8
#define DRA7XX_CLKEN_SRCOMP_FCLK_WIDTH				0x1
#define DRA7XX_CLKEN_SRCOMP_FCLK_MASK				(1 << 8)

/* Used by CM_DIV_M2_DPLL_PCIE_REF */
#define DRA7XX_CLKLDOST_SHIFT					10
#define DRA7XX_CLKLDOST_WIDTH					0x1
#define DRA7XX_CLKLDOST_MASK					(1 << 10)

/*
 * Used by CM_CLKSEL_ABE_CLK_DIV, CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX,
 * CM_CLKSEL_DSP_GFCLK_CLKOUTMUX, CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX,
 * CM_CLKSEL_EMU_CLK_CLKOUTMUX, CM_CLKSEL_EVE_GFCLK_CLKOUTMUX,
 * CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX, CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX,
 * CM_CLKSEL_GPU_GCLK_CLKOUTMUX, CM_CLKSEL_HDMI_CLK_CLKOUTMUX,
 * CM_CLKSEL_HDMI_MCASP_AUX, CM_CLKSEL_HDMI_TIMER,
 * CM_CLKSEL_IVA_GCLK_CLKOUTMUX, CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX,
 * CM_CLKSEL_MLBP_MCASP, CM_CLKSEL_MLB_MCASP, CM_CLKSEL_MPU_GCLK_CLKOUTMUX,
 * CM_CLKSEL_PCIE1_CLK_CLKOUTMUX, CM_CLKSEL_PCIE2_CLK_CLKOUTMUX,
 * CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX, CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX,
 * CM_CLKSEL_SATA_CLK_CLKOUTMUX, CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX,
 * CM_CLKSEL_SYS_CLK1_CLKOUTMUX, CM_CLKSEL_SYS_CLK2_CLKOUTMUX,
 * CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX, CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX,
 * CM_CLKSEL_VIDEO1_MCASP_AUX, CM_CLKSEL_VIDEO1_TIMER,
 * CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX, CM_CLKSEL_VIDEO2_MCASP_AUX,
 * CM_CLKSEL_VIDEO2_TIMER
 */
#define DRA7XX_CLKSEL_SHIFT					0
#define DRA7XX_CLKSEL_WIDTH					0x3
#define DRA7XX_CLKSEL_MASK					(0x7 << 0)

/*
 * Renamed from CLKSEL Used by CM_CLKSEL_ABE_24M, CM_CLKSEL_ABE_GICLK_DIV,
 * CM_CLKSEL_ABE_LP_CLK, CM_CLKSEL_ABE_PLL_BYPAS, CM_CLKSEL_ABE_PLL_REF,
 * CM_CLKSEL_ABE_PLL_SYS, CM_CLKSEL_ABE_SYS, CM_CLKSEL_AESS_FCLK_DIV,
 * CM_CLKSEL_EVE_CLK, CM_CLKSEL_HDMI_PLL_SYS, CM_CLKSEL_MCASP_SYS,
 * CM_CLKSEL_SYSCLK1, CM_CLKSEL_SYS_CLK1_32K, CM_CLKSEL_TIMER_SYS,
 * CM_CLKSEL_USB_60MHZ, CM_CLKSEL_VIDEO1_PLL_SYS, CM_CLKSEL_VIDEO2_PLL_SYS,
 * CM_CLKSEL_WKUPAON
 */
#define DRA7XX_CLKSEL_0_0_SHIFT					0
#define DRA7XX_CLKSEL_0_0_WIDTH					0x1
#define DRA7XX_CLKSEL_0_0_MASK					(1 << 0)

/*
 * Renamed from CLKSEL Used by CM_CAM_VIP1_CLKCTRL, CM_CAM_VIP2_CLKCTRL,
 * CM_CAM_VIP3_CLKCTRL, CM_IPU1_IPU1_CLKCTRL, CM_IPU_UART6_CLKCTRL,
 * CM_L4PER2_UART7_CLKCTRL, CM_L4PER2_UART8_CLKCTRL, CM_L4PER2_UART9_CLKCTRL,
 * CM_L4PER_UART1_CLKCTRL, CM_L4PER_UART2_CLKCTRL, CM_L4PER_UART3_CLKCTRL,
 * CM_L4PER_UART4_CLKCTRL, CM_L4PER_UART5_CLKCTRL, CM_WKUPAON_DCAN1_CLKCTRL,
 * CM_WKUPAON_UART10_CLKCTRL
 */
#define DRA7XX_CLKSEL_24_24_SHIFT				24
#define DRA7XX_CLKSEL_24_24_WIDTH				0x1
#define DRA7XX_CLKSEL_24_24_MASK				(1 << 24)

/*
 * Renamed from CLKSEL Used by CM_IPU_TIMER5_CLKCTRL, CM_IPU_TIMER6_CLKCTRL,
 * CM_IPU_TIMER7_CLKCTRL, CM_IPU_TIMER8_CLKCTRL, CM_L4PER3_TIMER13_CLKCTRL,
 * CM_L4PER3_TIMER14_CLKCTRL, CM_L4PER3_TIMER15_CLKCTRL,
 * CM_L4PER3_TIMER16_CLKCTRL, CM_L4PER_TIMER10_CLKCTRL,
 * CM_L4PER_TIMER11_CLKCTRL, CM_L4PER_TIMER2_CLKCTRL, CM_L4PER_TIMER3_CLKCTRL,
 * CM_L4PER_TIMER4_CLKCTRL, CM_L4PER_TIMER9_CLKCTRL, CM_WKUPAON_TIMER1_CLKCTRL
 */
#define DRA7XX_CLKSEL_24_27_SHIFT				24
#define DRA7XX_CLKSEL_24_27_WIDTH				0x4
#define DRA7XX_CLKSEL_24_27_MASK				(0xf << 24)

/*
 * Renamed from CLKSEL Used by CM_BYPCLK_DPLL_DSP, CM_BYPCLK_DPLL_EVE,
 * CM_BYPCLK_DPLL_IVA, CM_BYPCLK_DPLL_MPU, CM_CLKSEL_ADC_GFCLK
 */
#define DRA7XX_CLKSEL_0_1_SHIFT					0
#define DRA7XX_CLKSEL_0_1_WIDTH					0x2
#define DRA7XX_CLKSEL_0_1_MASK					(0x3 << 0)

/*
 * Renamed from CLKSEL Used by CM_CLKSEL_CLKOUTMUX0, CM_CLKSEL_CLKOUTMUX1,
 * CM_CLKSEL_CLKOUTMUX2
 */
#define DRA7XX_CLKSEL_0_4_SHIFT					0
#define DRA7XX_CLKSEL_0_4_WIDTH					0x5
#define DRA7XX_CLKSEL_0_4_MASK					(0x1f << 0)

/* Renamed from CLKSEL Used by CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL */
#define DRA7XX_CLKSEL_24_25_SHIFT				24
#define DRA7XX_CLKSEL_24_25_WIDTH				0x2
#define DRA7XX_CLKSEL_24_25_MASK				(0x3 << 24)

/* Used by CM_MPU_MPU_CLKCTRL */
#define DRA7XX_CLKSEL_ABE_DIV_MODE_SHIFT			26
#define DRA7XX_CLKSEL_ABE_DIV_MODE_WIDTH			0x1
#define DRA7XX_CLKSEL_ABE_DIV_MODE_MASK				(1 << 26)

/* Used by CM_IPU_MCASP1_CLKCTRL, CM_L4PER2_MCASP2_CLKCTRL */
#define DRA7XX_CLKSEL_AHCLKR_SHIFT				28
#define DRA7XX_CLKSEL_AHCLKR_WIDTH				0x4
#define DRA7XX_CLKSEL_AHCLKR_MASK				(0xf << 28)

/*
 * Used by CM_IPU_MCASP1_CLKCTRL, CM_L4PER2_MCASP2_CLKCTRL,
 * CM_L4PER2_MCASP3_CLKCTRL, CM_L4PER2_MCASP4_CLKCTRL,
 * CM_L4PER2_MCASP5_CLKCTRL, CM_L4PER2_MCASP6_CLKCTRL,
 * CM_L4PER2_MCASP7_CLKCTRL, CM_L4PER2_MCASP8_CLKCTRL
 */
#define DRA7XX_CLKSEL_AHCLKX_SHIFT				24
#define DRA7XX_CLKSEL_AHCLKX_WIDTH				0x4
#define DRA7XX_CLKSEL_AHCLKX_MASK				(0xf << 24)

/*
 * Used by CM_IPU_MCASP1_CLKCTRL, CM_L4PER2_MCASP2_CLKCTRL,
 * CM_L4PER2_MCASP3_CLKCTRL, CM_L4PER2_MCASP4_CLKCTRL,
 * CM_L4PER2_MCASP5_CLKCTRL, CM_L4PER2_MCASP6_CLKCTRL,
 * CM_L4PER2_MCASP7_CLKCTRL, CM_L4PER2_MCASP8_CLKCTRL
 */
#define DRA7XX_CLKSEL_AUX_CLK_SHIFT				22
#define DRA7XX_CLKSEL_AUX_CLK_WIDTH				0x2
#define DRA7XX_CLKSEL_AUX_CLK_MASK				(0x3 << 22)

/* Used by CM_GPU_GPU_CLKCTRL */
#define DRA7XX_CLKSEL_CORE_CLK_SHIFT				24
#define DRA7XX_CLKSEL_CORE_CLK_WIDTH				0x2
#define DRA7XX_CLKSEL_CORE_CLK_MASK				(0x3 << 24)

/*
 * Used by CM_L3INIT_MMC1_CLKCTRL, CM_L3INIT_MMC2_CLKCTRL,
 * CM_L4PER2_QSPI_CLKCTRL, CM_L4PER_MMC3_CLKCTRL, CM_L4PER_MMC4_CLKCTRL
 */
#define DRA7XX_CLKSEL_DIV_SHIFT					25
#define DRA7XX_CLKSEL_DIV_WIDTH					0x2
#define DRA7XX_CLKSEL_DIV_MASK					(0x3 << 25)

/* Used by CM_MPU_MPU_CLKCTRL */
#define DRA7XX_CLKSEL_EMIF_DIV_MODE_SHIFT			24
#define DRA7XX_CLKSEL_EMIF_DIV_MODE_WIDTH			0x2
#define DRA7XX_CLKSEL_EMIF_DIV_MODE_MASK			(0x3 << 24)

/* Used by CM_GPU_GPU_CLKCTRL */
#define DRA7XX_CLKSEL_HYD_CLK_SHIFT				26
#define DRA7XX_CLKSEL_HYD_CLK_WIDTH				0x2
#define DRA7XX_CLKSEL_HYD_CLK_MASK				(0x3 << 26)

/* Used by CM_CLKSEL_CORE */
#define DRA7XX_CLKSEL_L3_SHIFT					4
#define DRA7XX_CLKSEL_L3_WIDTH					0x1
#define DRA7XX_CLKSEL_L3_MASK					(1 << 4)

/* Renamed from CLKSEL_L3 Used by CM_SHADOW_FREQ_CONFIG2 */
#define DRA7XX_CLKSEL_L3_1_1_SHIFT				1
#define DRA7XX_CLKSEL_L3_1_1_WIDTH				0x1
#define DRA7XX_CLKSEL_L3_1_1_MASK				(1 << 1)

/* Used by CM_CLKSEL_CORE */
#define DRA7XX_CLKSEL_L4_SHIFT					8
#define DRA7XX_CLKSEL_L4_WIDTH					0x1
#define DRA7XX_CLKSEL_L4_MASK					(1 << 8)

/* Used by CM_EMIF_EMIF1_CLKCTRL */
#define DRA7XX_CLKSEL_LL_SHIFT					24
#define DRA7XX_CLKSEL_LL_WIDTH					0x1
#define DRA7XX_CLKSEL_LL_MASK					(1 << 24)

/* Used by CM_L4PER_MMC3_CLKCTRL, CM_L4PER_MMC4_CLKCTRL */
#define DRA7XX_CLKSEL_MUX_SHIFT					24
#define DRA7XX_CLKSEL_MUX_WIDTH					0x1
#define DRA7XX_CLKSEL_MUX_MASK					(1 << 24)

/* Used by CM_CLKSEL_ABE */
#define DRA7XX_CLKSEL_OPP_SHIFT					0
#define DRA7XX_CLKSEL_OPP_WIDTH					0x2
#define DRA7XX_CLKSEL_OPP_MASK					(0x3 << 0)

/* Used by CM_GMAC_GMAC_CLKCTRL */
#define DRA7XX_CLKSEL_REF_SHIFT					24
#define DRA7XX_CLKSEL_REF_WIDTH					0x1
#define DRA7XX_CLKSEL_REF_MASK					(1 << 24)

/* Used by CM_GMAC_GMAC_CLKCTRL */
#define DRA7XX_CLKSEL_RFT_SHIFT					25
#define DRA7XX_CLKSEL_RFT_WIDTH					0x3
#define DRA7XX_CLKSEL_RFT_MASK					(0x7 << 25)

/*
 * Used by CM_L3INIT_MMC1_CLKCTRL, CM_L3INIT_MMC2_CLKCTRL,
 * CM_L4PER2_QSPI_CLKCTRL
 */
#define DRA7XX_CLKSEL_SOURCE_SHIFT				24
#define DRA7XX_CLKSEL_SOURCE_WIDTH				0x1
#define DRA7XX_CLKSEL_SOURCE_MASK				(1 << 24)

/* Used by CM_ATL_ATL_CLKCTRL */
#define DRA7XX_CLKSEL_SOURCE1_SHIFT				24
#define DRA7XX_CLKSEL_SOURCE1_WIDTH				0x2
#define DRA7XX_CLKSEL_SOURCE1_MASK				(0x3 << 24)

/* Used by CM_ATL_ATL_CLKCTRL */
#define DRA7XX_CLKSEL_SOURCE2_SHIFT				26
#define DRA7XX_CLKSEL_SOURCE2_WIDTH				0x2
#define DRA7XX_CLKSEL_SOURCE2_MASK				(0x3 << 26)

/*
 * Used by CM_CLKVCOLDO_APLL_PCIE, CM_DIV_H11_DPLL_CORE, CM_DIV_H11_DPLL_DDR,
 * CM_DIV_H11_DPLL_GMAC, CM_DIV_H11_DPLL_PER, CM_DIV_H12_DPLL_CORE,
 * CM_DIV_H12_DPLL_GMAC, CM_DIV_H12_DPLL_PER, CM_DIV_H13_DPLL_CORE,
 * CM_DIV_H13_DPLL_GMAC, CM_DIV_H13_DPLL_PER, CM_DIV_H14_DPLL_CORE,
 * CM_DIV_H14_DPLL_GMAC, CM_DIV_H14_DPLL_PER, CM_DIV_H21_DPLL_CORE,
 * CM_DIV_H22_DPLL_CORE, CM_DIV_H23_DPLL_CORE, CM_DIV_H24_DPLL_CORE,
 * CM_DIV_M2_APLL_PCIE, CM_DIV_M2_DPLL_ABE, CM_DIV_M2_DPLL_CORE,
 * CM_DIV_M2_DPLL_DDR, CM_DIV_M2_DPLL_DSP, CM_DIV_M2_DPLL_EVE,
 * CM_DIV_M2_DPLL_GMAC, CM_DIV_M2_DPLL_GPU, CM_DIV_M2_DPLL_IVA,
 * CM_DIV_M2_DPLL_MPU, CM_DIV_M2_DPLL_PCIE_REF, CM_DIV_M2_DPLL_PER,
 * CM_DIV_M2_DPLL_USB, CM_DIV_M3_DPLL_ABE, CM_DIV_M3_DPLL_CORE,
 * CM_DIV_M3_DPLL_DDR, CM_DIV_M3_DPLL_DSP, CM_DIV_M3_DPLL_EVE,
 * CM_DIV_M3_DPLL_GMAC, CM_DIV_M3_DPLL_GPU, CM_DIV_M3_DPLL_IVA,
 * CM_DIV_M3_DPLL_PER
 */
#define DRA7XX_CLKST_SHIFT					9
#define DRA7XX_CLKST_WIDTH					0x1
#define DRA7XX_CLKST_MASK					(1 << 9)

/*
 * Used by CM_ATL_CLKSTCTRL, CM_CAM_CLKSTCTRL, CM_COREAON_CLKSTCTRL,
 * CM_CUSTEFUSE_CLKSTCTRL, CM_DMA_CLKSTCTRL, CM_DSP1_CLKSTCTRL,
 * CM_DSP2_CLKSTCTRL, CM_DSS_CLKSTCTRL, CM_EMIF_CLKSTCTRL, CM_EMU_CLKSTCTRL,
 * CM_EVE1_CLKSTCTRL, CM_EVE2_CLKSTCTRL, CM_EVE3_CLKSTCTRL, CM_EVE4_CLKSTCTRL,
 * CM_GMAC_CLKSTCTRL, CM_GPU_CLKSTCTRL, CM_IPU1_CLKSTCTRL, CM_IPU2_CLKSTCTRL,
 * CM_IPU_CLKSTCTRL, CM_IVA_CLKSTCTRL, CM_L3INIT_CLKSTCTRL,
 * CM_L3INSTR_CLKSTCTRL, CM_L3MAIN1_CLKSTCTRL, CM_L4CFG_CLKSTCTRL,
 * CM_L4PER2_CLKSTCTRL, CM_L4PER3_CLKSTCTRL, CM_L4PER_CLKSTCTRL,
 * CM_L4SEC_CLKSTCTRL, CM_MPU_CLKSTCTRL, CM_PCIE_CLKSTCTRL, CM_RTC_CLKSTCTRL,
 * CM_VPE_CLKSTCTRL, CM_WKUPAON_CLKSTCTRL
 */
#define DRA7XX_CLKTRCTRL_SHIFT					0
#define DRA7XX_CLKTRCTRL_WIDTH					0x2
#define DRA7XX_CLKTRCTRL_MASK					(0x3 << 0)

/* Used by CM_DIV_M2_DPLL_ABE, CM_DIV_M2_DPLL_PER */
#define DRA7XX_CLKX2ST_SHIFT					11
#define DRA7XX_CLKX2ST_WIDTH					0x1
#define DRA7XX_CLKX2ST_MASK					(1 << 11)

/* Used by CM_CLKVCOLDO_APLL_PCIE */
#define DRA7XX_CLK_DIVST_SHIFT					10
#define DRA7XX_CLK_DIVST_WIDTH					0x1
#define DRA7XX_CLK_DIVST_MASK					(1 << 10)

/* Used by CM_L4CFG_DYNAMICDEP */
#define DRA7XX_COREAON_DYNDEP_SHIFT				16
#define DRA7XX_COREAON_DYNDEP_WIDTH				0x1
#define DRA7XX_COREAON_DYNDEP_MASK				(1 << 16)

/*
 * Used by CM_DSP1_STATICDEP, CM_DSP2_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_COREAON_STATDEP_SHIFT				16
#define DRA7XX_COREAON_STATDEP_WIDTH				0x1
#define DRA7XX_COREAON_STATDEP_MASK				(1 << 16)

/* Used by CM_L4CFG_DYNAMICDEP */
#define DRA7XX_CUSTEFUSE_DYNDEP_SHIFT				17
#define DRA7XX_CUSTEFUSE_DYNDEP_WIDTH				0x1
#define DRA7XX_CUSTEFUSE_DYNDEP_MASK				(1 << 17)

/*
 * Used by CM_DSP1_STATICDEP, CM_DSP2_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_CUSTEFUSE_STATDEP_SHIFT				17
#define DRA7XX_CUSTEFUSE_STATDEP_WIDTH				0x1
#define DRA7XX_CUSTEFUSE_STATDEP_MASK				(1 << 17)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define DRA7XX_CUSTOM_SHIFT					6
#define DRA7XX_CUSTOM_WIDTH					0x2
#define DRA7XX_CUSTOM_MASK					(0x3 << 6)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_DDR,
 * CM_CLKSEL_DPLL_DSP, CM_CLKSEL_DPLL_EVE, CM_CLKSEL_DPLL_GMAC,
 * CM_CLKSEL_DPLL_GPU, CM_CLKSEL_DPLL_IVA, CM_CLKSEL_DPLL_MPU,
 * CM_CLKSEL_DPLL_PCIE_REF, CM_CLKSEL_DPLL_PER, CM_CLKSEL_DPLL_USB
 */
#define DRA7XX_DCC_EN_SHIFT					22
#define DRA7XX_DCC_EN_WIDTH					0x1
#define DRA7XX_DCC_EN_MASK					(1 << 22)

/*
 * Used by CM_SSC_DELTAMSTEP_DPLL_ABE, CM_SSC_DELTAMSTEP_DPLL_CORE,
 * CM_SSC_DELTAMSTEP_DPLL_DDR, CM_SSC_DELTAMSTEP_DPLL_DSP,
 * CM_SSC_DELTAMSTEP_DPLL_EVE, CM_SSC_DELTAMSTEP_DPLL_GMAC,
 * CM_SSC_DELTAMSTEP_DPLL_GPU, CM_SSC_DELTAMSTEP_DPLL_IVA,
 * CM_SSC_DELTAMSTEP_DPLL_MPU, CM_SSC_DELTAMSTEP_DPLL_PER
 */
#define DRA7XX_DELTAMSTEP_SHIFT					0
#define DRA7XX_DELTAMSTEP_WIDTH					0x14
#define DRA7XX_DELTAMSTEP_MASK					(0xfffff << 0)

/*
 * Renamed from DELTAMSTEP Used by CM_SSC_DELTAMSTEP_DPLL_PCIE_REF,
 * CM_SSC_DELTAMSTEP_DPLL_USB
 */
#define DRA7XX_DELTAMSTEP_0_20_SHIFT				0
#define DRA7XX_DELTAMSTEP_0_20_WIDTH				0x15
#define DRA7XX_DELTAMSTEP_0_20_MASK				(0x1fffff << 0)

/*
 * Used by CM_DIV_M2_DPLL_ABE, CM_DIV_M2_DPLL_CORE, CM_DIV_M2_DPLL_DDR,
 * CM_DIV_M2_DPLL_DSP, CM_DIV_M2_DPLL_EVE, CM_DIV_M2_DPLL_GMAC,
 * CM_DIV_M2_DPLL_GPU, CM_DIV_M2_DPLL_IVA, CM_DIV_M2_DPLL_MPU,
 * CM_DIV_M2_DPLL_PER, CM_DIV_M3_DPLL_ABE, CM_DIV_M3_DPLL_CORE,
 * CM_DIV_M3_DPLL_DDR, CM_DIV_M3_DPLL_DSP, CM_DIV_M3_DPLL_EVE,
 * CM_DIV_M3_DPLL_GMAC, CM_DIV_M3_DPLL_GPU, CM_DIV_M3_DPLL_IVA,
 * CM_DIV_M3_DPLL_PER
 */
#define DRA7XX_DIVHS_SHIFT					0
#define DRA7XX_DIVHS_WIDTH					0x5
#define DRA7XX_DIVHS_MASK					(0x1f << 0)

/*
 * Renamed from DIVHS Used by CM_DIV_H11_DPLL_CORE, CM_DIV_H11_DPLL_DDR,
 * CM_DIV_H11_DPLL_GMAC, CM_DIV_H11_DPLL_PER, CM_DIV_H12_DPLL_CORE,
 * CM_DIV_H12_DPLL_GMAC, CM_DIV_H12_DPLL_PER, CM_DIV_H13_DPLL_CORE,
 * CM_DIV_H13_DPLL_GMAC, CM_DIV_H13_DPLL_PER, CM_DIV_H14_DPLL_CORE,
 * CM_DIV_H14_DPLL_GMAC, CM_DIV_H14_DPLL_PER, CM_DIV_H21_DPLL_CORE,
 * CM_DIV_H22_DPLL_CORE, CM_DIV_H23_DPLL_CORE, CM_DIV_H24_DPLL_CORE
 */
#define DRA7XX_DIVHS_0_5_SHIFT					0
#define DRA7XX_DIVHS_0_5_WIDTH					0x6
#define DRA7XX_DIVHS_0_5_MASK					(0x3f << 0)

/*
 * Renamed from DIVHS Used by CM_DIV_M2_APLL_PCIE, CM_DIV_M2_DPLL_PCIE_REF,
 * CM_DIV_M2_DPLL_USB
 */
#define DRA7XX_DIVHS_0_6_SHIFT					0
#define DRA7XX_DIVHS_0_6_WIDTH					0x7
#define DRA7XX_DIVHS_0_6_MASK					(0x7f << 0)

/* Used by CM_DLL_CTRL */
#define DRA7XX_DLL_OVERRIDE_SHIFT				0
#define DRA7XX_DLL_OVERRIDE_WIDTH				0x1
#define DRA7XX_DLL_OVERRIDE_MASK				(1 << 0)

/* Renamed from DLL_OVERRIDE Used by CM_SHADOW_FREQ_CONFIG1 */
#define DRA7XX_DLL_OVERRIDE_2_2_SHIFT				2
#define DRA7XX_DLL_OVERRIDE_2_2_WIDTH				0x1
#define DRA7XX_DLL_OVERRIDE_2_2_MASK				(1 << 2)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define DRA7XX_DLL_RESET_SHIFT					3
#define DRA7XX_DLL_RESET_WIDTH					0x1
#define DRA7XX_DLL_RESET_MASK					(1 << 3)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_DDR,
 * CM_CLKSEL_DPLL_DSP, CM_CLKSEL_DPLL_EVE, CM_CLKSEL_DPLL_GMAC,
 * CM_CLKSEL_DPLL_GPU, CM_CLKSEL_DPLL_IVA, CM_CLKSEL_DPLL_MPU,
 * CM_CLKSEL_DPLL_PCIE_REF, CM_CLKSEL_DPLL_PER, CM_CLKSEL_DPLL_USB
 */
#define DRA7XX_DPLL_BYP_CLKSEL_SHIFT				23
#define DRA7XX_DPLL_BYP_CLKSEL_WIDTH				0x1
#define DRA7XX_DPLL_BYP_CLKSEL_MASK				(1 << 23)

/* Used by CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_GMAC, CM_CLKSEL_DPLL_GPU */
#define DRA7XX_DPLL_CLKOUTHIF_CLKSEL_SHIFT			20
#define DRA7XX_DPLL_CLKOUTHIF_CLKSEL_WIDTH			0x1
#define DRA7XX_DPLL_CLKOUTHIF_CLKSEL_MASK			(1 << 20)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define DRA7XX_DPLL_CORE_H12_DIV_SHIFT				2
#define DRA7XX_DPLL_CORE_H12_DIV_WIDTH				0x6
#define DRA7XX_DPLL_CORE_H12_DIV_MASK				(0x3f << 2)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define DRA7XX_DPLL_DDR_DPLL_EN_SHIFT				16
#define DRA7XX_DPLL_DDR_DPLL_EN_WIDTH				0x3
#define DRA7XX_DPLL_DDR_DPLL_EN_MASK				(0x7 << 16)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define DRA7XX_DPLL_DDR_M2_DIV_SHIFT				11
#define DRA7XX_DPLL_DDR_M2_DIV_WIDTH				0x5
#define DRA7XX_DPLL_DDR_M2_DIV_MASK				(0x1f << 11)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_DDR,
 * CM_CLKSEL_DPLL_DSP, CM_CLKSEL_DPLL_EVE, CM_CLKSEL_DPLL_GMAC,
 * CM_CLKSEL_DPLL_GPU, CM_CLKSEL_DPLL_IVA, CM_CLKSEL_DPLL_MPU,
 * CM_CLKSEL_DPLL_PER
 */
#define DRA7XX_DPLL_DIV_SHIFT					0
#define DRA7XX_DPLL_DIV_WIDTH					0x7
#define DRA7XX_DPLL_DIV_MASK					(0x7f << 0)

/* Renamed from DPLL_DIV Used by CM_CLKSEL_DPLL_PCIE_REF, CM_CLKSEL_DPLL_USB */
#define DRA7XX_DPLL_DIV_PCIE_REF_SHIFT				0
#define DRA7XX_DPLL_DIV_PCIE_REF_WIDTH				0x8
#define DRA7XX_DPLL_DIV_PCIE_REF_MASK				(0xff << 0)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR,
 * CM_CLKMODE_DPLL_DSP, CM_CLKMODE_DPLL_EVE, CM_CLKMODE_DPLL_GMAC,
 * CM_CLKMODE_DPLL_GPU, CM_CLKMODE_DPLL_IVA, CM_CLKMODE_DPLL_MPU,
 * CM_CLKMODE_DPLL_PER
 */
#define DRA7XX_DPLL_DRIFTGUARD_EN_SHIFT				8
#define DRA7XX_DPLL_DRIFTGUARD_EN_WIDTH				0x1
#define DRA7XX_DPLL_DRIFTGUARD_EN_MASK				(1 << 8)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR,
 * CM_CLKMODE_DPLL_DSP, CM_CLKMODE_DPLL_EVE, CM_CLKMODE_DPLL_GMAC,
 * CM_CLKMODE_DPLL_GPU, CM_CLKMODE_DPLL_IVA, CM_CLKMODE_DPLL_MPU,
 * CM_CLKMODE_DPLL_PCIE_REF, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_USB
 */
#define DRA7XX_DPLL_EN_SHIFT					0
#define DRA7XX_DPLL_EN_WIDTH					0x3
#define DRA7XX_DPLL_EN_MASK					(0x7 << 0)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR,
 * CM_CLKMODE_DPLL_DSP, CM_CLKMODE_DPLL_EVE, CM_CLKMODE_DPLL_GMAC,
 * CM_CLKMODE_DPLL_GPU, CM_CLKMODE_DPLL_IVA, CM_CLKMODE_DPLL_MPU,
 * CM_CLKMODE_DPLL_PER
 */
#define DRA7XX_DPLL_LPMODE_EN_SHIFT				10
#define DRA7XX_DPLL_LPMODE_EN_WIDTH				0x1
#define DRA7XX_DPLL_LPMODE_EN_MASK				(1 << 10)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_DDR,
 * CM_CLKSEL_DPLL_DSP, CM_CLKSEL_DPLL_EVE, CM_CLKSEL_DPLL_GMAC,
 * CM_CLKSEL_DPLL_GPU, CM_CLKSEL_DPLL_IVA, CM_CLKSEL_DPLL_MPU,
 * CM_CLKSEL_DPLL_PER
 */
#define DRA7XX_DPLL_MULT_SHIFT					8
#define DRA7XX_DPLL_MULT_WIDTH					0xb
#define DRA7XX_DPLL_MULT_MASK					(0x7ff << 8)

/* Renamed from DPLL_MULT Used by CM_CLKSEL_DPLL_PCIE_REF, CM_CLKSEL_DPLL_USB */
#define DRA7XX_DPLL_MULT_8_19_SHIFT				8
#define DRA7XX_DPLL_MULT_8_19_WIDTH				0xc
#define DRA7XX_DPLL_MULT_8_19_MASK				(0xfff << 8)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR,
 * CM_CLKMODE_DPLL_DSP, CM_CLKMODE_DPLL_EVE, CM_CLKMODE_DPLL_GMAC,
 * CM_CLKMODE_DPLL_GPU, CM_CLKMODE_DPLL_IVA, CM_CLKMODE_DPLL_MPU,
 * CM_CLKMODE_DPLL_PER
 */
#define DRA7XX_DPLL_REGM4XEN_SHIFT				11
#define DRA7XX_DPLL_REGM4XEN_WIDTH				0x1
#define DRA7XX_DPLL_REGM4XEN_MASK				(1 << 11)

/* Used by CM_CLKSEL_DPLL_PCIE_REF, CM_CLKSEL_DPLL_USB */
#define DRA7XX_DPLL_SD_DIV_SHIFT				24
#define DRA7XX_DPLL_SD_DIV_WIDTH				0x8
#define DRA7XX_DPLL_SD_DIV_MASK					(0xff << 24)

/* Used by CM_CLKSEL_DPLL_PCIE_REF, CM_CLKSEL_DPLL_USB */
#define DRA7XX_DPLL_SELFREQDCO_SHIFT				21
#define DRA7XX_DPLL_SELFREQDCO_WIDTH				0x1
#define DRA7XX_DPLL_SELFREQDCO_MASK				(1 << 21)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR,
 * CM_CLKMODE_DPLL_DSP, CM_CLKMODE_DPLL_EVE, CM_CLKMODE_DPLL_GMAC,
 * CM_CLKMODE_DPLL_GPU, CM_CLKMODE_DPLL_IVA, CM_CLKMODE_DPLL_MPU,
 * CM_CLKMODE_DPLL_PCIE_REF, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_USB
 */
#define DRA7XX_DPLL_SSC_ACK_SHIFT				13
#define DRA7XX_DPLL_SSC_ACK_WIDTH				0x1
#define DRA7XX_DPLL_SSC_ACK_MASK				(1 << 13)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR,
 * CM_CLKMODE_DPLL_DSP, CM_CLKMODE_DPLL_EVE, CM_CLKMODE_DPLL_GMAC,
 * CM_CLKMODE_DPLL_GPU, CM_CLKMODE_DPLL_IVA, CM_CLKMODE_DPLL_MPU,
 * CM_CLKMODE_DPLL_PCIE_REF, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_USB
 */
#define DRA7XX_DPLL_SSC_DOWNSPREAD_SHIFT			14
#define DRA7XX_DPLL_SSC_DOWNSPREAD_WIDTH			0x1
#define DRA7XX_DPLL_SSC_DOWNSPREAD_MASK				(1 << 14)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_DDR,
 * CM_CLKMODE_DPLL_DSP, CM_CLKMODE_DPLL_EVE, CM_CLKMODE_DPLL_GMAC,
 * CM_CLKMODE_DPLL_GPU, CM_CLKMODE_DPLL_IVA, CM_CLKMODE_DPLL_MPU,
 * CM_CLKMODE_DPLL_PCIE_REF, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_USB
 */
#define DRA7XX_DPLL_SSC_EN_SHIFT				12
#define DRA7XX_DPLL_SSC_EN_WIDTH				0x1
#define DRA7XX_DPLL_SSC_EN_MASK					(1 << 12)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_DSP1_DYNDEP_SHIFT				1
#define DRA7XX_DSP1_DYNDEP_WIDTH				0x1
#define DRA7XX_DSP1_DYNDEP_MASK					(1 << 1)

/*
 * Used by CM_DSP2_STATICDEP, CM_IPU1_STATICDEP, CM_IPU2_STATICDEP,
 * CM_L4PER2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_DSP1_STATDEP_SHIFT				1
#define DRA7XX_DSP1_STATDEP_WIDTH				0x1
#define DRA7XX_DSP1_STATDEP_MASK				(1 << 1)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_DSP2_DYNDEP_SHIFT				20
#define DRA7XX_DSP2_DYNDEP_WIDTH				0x1
#define DRA7XX_DSP2_DYNDEP_MASK					(1 << 20)

/*
 * Used by CM_DSP1_STATICDEP, CM_IPU1_STATICDEP, CM_IPU2_STATICDEP,
 * CM_L4PER2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_DSP2_STATDEP_SHIFT				18
#define DRA7XX_DSP2_STATDEP_WIDTH				0x1
#define DRA7XX_DSP2_STATDEP_MASK				(1 << 18)

/* Used by CM_L3MAIN1_DYNAMICDEP, CM_L4PER_DYNAMICDEP */
#define DRA7XX_DSS_DYNDEP_SHIFT					8
#define DRA7XX_DSS_DYNDEP_WIDTH					0x1
#define DRA7XX_DSS_DYNDEP_MASK					(1 << 8)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_DSS_STATDEP_SHIFT				8
#define DRA7XX_DSS_STATDEP_WIDTH				0x1
#define DRA7XX_DSS_STATDEP_MASK					(1 << 8)

/* Used by CM_L3MAIN1_DYNAMICDEP, CM_L4CFG_DYNAMICDEP, CM_MPU_DYNAMICDEP */
#define DRA7XX_EMIF_DYNDEP_SHIFT				4
#define DRA7XX_EMIF_DYNDEP_WIDTH				0x1
#define DRA7XX_EMIF_DYNDEP_MASK					(1 << 4)

/*
 * Used by CM_CAM_STATICDEP, CM_DMA_STATICDEP, CM_DSP1_STATICDEP,
 * CM_DSP2_STATICDEP, CM_DSS_STATICDEP, CM_EVE1_STATICDEP, CM_EVE2_STATICDEP,
 * CM_EVE3_STATICDEP, CM_EVE4_STATICDEP, CM_GMAC_STATICDEP, CM_GPU_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_IVA_STATICDEP, CM_L3INIT_STATICDEP,
 * CM_L4SEC_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP, CM_VPE_STATICDEP
 */
#define DRA7XX_EMIF_STATDEP_SHIFT				4
#define DRA7XX_EMIF_STATDEP_WIDTH				0x1
#define DRA7XX_EMIF_STATDEP_MASK				(1 << 4)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_EVE1_DYNDEP_SHIFT				28
#define DRA7XX_EVE1_DYNDEP_WIDTH				0x1
#define DRA7XX_EVE1_DYNDEP_MASK					(1 << 28)

/*
 * Used by CM_CAM_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_EVE2_STATICDEP, CM_EVE3_STATICDEP, CM_EVE4_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_EVE1_STATDEP_SHIFT				19
#define DRA7XX_EVE1_STATDEP_WIDTH				0x1
#define DRA7XX_EVE1_STATDEP_MASK				(1 << 19)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_EVE2_DYNDEP_SHIFT				29
#define DRA7XX_EVE2_DYNDEP_WIDTH				0x1
#define DRA7XX_EVE2_DYNDEP_MASK					(1 << 29)

/*
 * Used by CM_CAM_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_EVE1_STATICDEP, CM_EVE3_STATICDEP, CM_EVE4_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_EVE2_STATDEP_SHIFT				20
#define DRA7XX_EVE2_STATDEP_WIDTH				0x1
#define DRA7XX_EVE2_STATDEP_MASK				(1 << 20)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_EVE3_DYNDEP_SHIFT				30
#define DRA7XX_EVE3_DYNDEP_WIDTH				0x1
#define DRA7XX_EVE3_DYNDEP_MASK					(1 << 30)

/*
 * Used by CM_CAM_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_EVE1_STATICDEP, CM_EVE2_STATICDEP, CM_EVE4_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_EVE3_STATDEP_SHIFT				21
#define DRA7XX_EVE3_STATDEP_WIDTH				0x1
#define DRA7XX_EVE3_STATDEP_MASK				(1 << 21)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_EVE4_DYNDEP_SHIFT				31
#define DRA7XX_EVE4_DYNDEP_WIDTH				0x1
#define DRA7XX_EVE4_DYNDEP_MASK					(1 << 31)

/*
 * Used by CM_CAM_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_EVE1_STATICDEP, CM_EVE2_STATICDEP, CM_EVE3_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_EVE4_STATDEP_SHIFT				22
#define DRA7XX_EVE4_STATDEP_WIDTH				0x1
#define DRA7XX_EVE4_STATDEP_MASK				(1 << 22)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define DRA7XX_FREQ_UPDATE_SHIFT				0
#define DRA7XX_FREQ_UPDATE_WIDTH				0x1
#define DRA7XX_FREQ_UPDATE_MASK					(1 << 0)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define DRA7XX_FUNC_SHIFT					16
#define DRA7XX_FUNC_WIDTH					0xc
#define DRA7XX_FUNC_MASK					(0xfff << 16)

/* Used by CM_L4PER2_DYNAMICDEP */
#define DRA7XX_GMAC_DYNDEP_SHIFT				22
#define DRA7XX_GMAC_DYNDEP_WIDTH				0x1
#define DRA7XX_GMAC_DYNDEP_MASK					(1 << 22)

/*
 * Used by CM_CAM_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_GMAC_STATDEP_SHIFT				25
#define DRA7XX_GMAC_STATDEP_WIDTH				0x1
#define DRA7XX_GMAC_STATDEP_MASK				(1 << 25)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define DRA7XX_GPMC_FREQ_UPDATE_SHIFT				0
#define DRA7XX_GPMC_FREQ_UPDATE_WIDTH				0x1
#define DRA7XX_GPMC_FREQ_UPDATE_MASK				(1 << 0)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_GPU_DYNDEP_SHIFT					10
#define DRA7XX_GPU_DYNDEP_WIDTH					0x1
#define DRA7XX_GPU_DYNDEP_MASK					(1 << 10)

/*
 * Used by CM_DSP1_STATICDEP, CM_DSP2_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_GPU_STATDEP_SHIFT				10
#define DRA7XX_GPU_STATDEP_WIDTH				0x1
#define DRA7XX_GPU_STATDEP_MASK					(1 << 10)

/*
 * Used by CM_ATL_ATL_CLKCTRL, CM_CAM_CSI1_CLKCTRL, CM_CAM_CSI2_CLKCTRL,
 * CM_CAM_LVDSRX_CLKCTRL, CM_CAM_VIP1_CLKCTRL, CM_CAM_VIP2_CLKCTRL,
 * CM_CAM_VIP3_CLKCTRL, CM_CM_CORE_AON_PROFILING_CLKCTRL,
 * CM_CM_CORE_PROFILING_CLKCTRL, CM_COREAON_SMARTREFLEX_CORE_CLKCTRL,
 * CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL, CM_COREAON_SMARTREFLEX_GPU_CLKCTRL,
 * CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL, CM_COREAON_SMARTREFLEX_MPU_CLKCTRL,
 * CM_CUSTEFUSE_EFUSE_CTRL_CUST_CLKCTRL, CM_DMA_DMA_SYSTEM_CLKCTRL,
 * CM_DSP1_DSP1_CLKCTRL, CM_DSP2_DSP2_CLKCTRL, CM_DSS_BB2D_CLKCTRL,
 * CM_DSS_DSS_CLKCTRL, CM_DSS_SDVENC_CLKCTRL, CM_EMIF_DMM_CLKCTRL,
 * CM_EMIF_EMIF1_CLKCTRL, CM_EMIF_EMIF2_CLKCTRL, CM_EMIF_EMIF_OCP_FW_CLKCTRL,
 * CM_EMU_DEBUGSS_CLKCTRL, CM_EMU_MPU_EMU_DBG_CLKCTRL, CM_EVE1_EVE1_CLKCTRL,
 * CM_EVE2_EVE2_CLKCTRL, CM_EVE3_EVE3_CLKCTRL, CM_EVE4_EVE4_CLKCTRL,
 * CM_GMAC_GMAC_CLKCTRL, CM_GPU_GPU_CLKCTRL, CM_IPU1_IPU1_CLKCTRL,
 * CM_IPU2_IPU2_CLKCTRL, CM_IPU_I2C5_CLKCTRL, CM_IPU_MCASP1_CLKCTRL,
 * CM_IPU_TIMER5_CLKCTRL, CM_IPU_TIMER6_CLKCTRL, CM_IPU_TIMER7_CLKCTRL,
 * CM_IPU_TIMER8_CLKCTRL, CM_IPU_UART6_CLKCTRL, CM_IVA_IVA_CLKCTRL,
 * CM_IVA_SL2_CLKCTRL, CM_L3INIT_IEEE1500_2_OCP_CLKCTRL,
 * CM_L3INIT_MLB_SS_CLKCTRL, CM_L3INIT_MMC1_CLKCTRL, CM_L3INIT_MMC2_CLKCTRL,
 * CM_L3INIT_OCP2SCP1_CLKCTRL, CM_L3INIT_OCP2SCP3_CLKCTRL,
 * CM_L3INIT_SATA_CLKCTRL, CM_L3INIT_USB_OTG_SS1_CLKCTRL,
 * CM_L3INIT_USB_OTG_SS2_CLKCTRL, CM_L3INIT_USB_OTG_SS3_CLKCTRL,
 * CM_L3INIT_USB_OTG_SS4_CLKCTRL, CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL,
 * CM_L3INSTR_DLL_AGING_CLKCTRL, CM_L3INSTR_L3_INSTR_CLKCTRL,
 * CM_L3INSTR_L3_MAIN_2_CLKCTRL, CM_L3INSTR_OCP_WP_NOC_CLKCTRL,
 * CM_L3MAIN1_GPMC_CLKCTRL, CM_L3MAIN1_L3_MAIN_1_CLKCTRL,
 * CM_L3MAIN1_MMU_EDMA_CLKCTRL, CM_L3MAIN1_OCMC_RAM1_CLKCTRL,
 * CM_L3MAIN1_OCMC_RAM2_CLKCTRL, CM_L3MAIN1_OCMC_RAM3_CLKCTRL,
 * CM_L3MAIN1_OCMC_ROM_CLKCTRL, CM_L3MAIN1_SPARE_CME_CLKCTRL,
 * CM_L3MAIN1_SPARE_HDMI_CLKCTRL, CM_L3MAIN1_SPARE_ICM_CLKCTRL,
 * CM_L3MAIN1_SPARE_IVA2_CLKCTRL, CM_L3MAIN1_SPARE_SATA2_CLKCTRL,
 * CM_L3MAIN1_SPARE_UNKNOWN4_CLKCTRL, CM_L3MAIN1_SPARE_UNKNOWN5_CLKCTRL,
 * CM_L3MAIN1_SPARE_UNKNOWN6_CLKCTRL, CM_L3MAIN1_SPARE_VIDEOPLL1_CLKCTRL,
 * CM_L3MAIN1_SPARE_VIDEOPLL2_CLKCTRL, CM_L3MAIN1_SPARE_VIDEOPLL3_CLKCTRL,
 * CM_L3MAIN1_TPCC_CLKCTRL, CM_L3MAIN1_TPTC1_CLKCTRL, CM_L3MAIN1_TPTC2_CLKCTRL,
 * CM_L3MAIN1_VCP1_CLKCTRL, CM_L3MAIN1_VCP2_CLKCTRL,
 * CM_L4CFG_IO_DELAY_BLOCK_CLKCTRL, CM_L4CFG_L4_CFG_CLKCTRL,
 * CM_L4CFG_MAILBOX10_CLKCTRL, CM_L4CFG_MAILBOX11_CLKCTRL,
 * CM_L4CFG_MAILBOX12_CLKCTRL, CM_L4CFG_MAILBOX13_CLKCTRL,
 * CM_L4CFG_MAILBOX1_CLKCTRL, CM_L4CFG_MAILBOX2_CLKCTRL,
 * CM_L4CFG_MAILBOX3_CLKCTRL, CM_L4CFG_MAILBOX4_CLKCTRL,
 * CM_L4CFG_MAILBOX5_CLKCTRL, CM_L4CFG_MAILBOX6_CLKCTRL,
 * CM_L4CFG_MAILBOX7_CLKCTRL, CM_L4CFG_MAILBOX8_CLKCTRL,
 * CM_L4CFG_MAILBOX9_CLKCTRL, CM_L4CFG_OCP2SCP2_CLKCTRL,
 * CM_L4CFG_SAR_ROM_CLKCTRL, CM_L4CFG_SPARE_SMARTREFLEX_RTC_CLKCTRL,
 * CM_L4CFG_SPARE_SMARTREFLEX_SDRAM_CLKCTRL,
 * CM_L4CFG_SPARE_SMARTREFLEX_WKUP_CLKCTRL, CM_L4CFG_SPINLOCK_CLKCTRL,
 * CM_L4PER2_DCAN2_CLKCTRL, CM_L4PER2_L4_PER2_CLKCTRL,
 * CM_L4PER2_MCASP2_CLKCTRL, CM_L4PER2_MCASP3_CLKCTRL,
 * CM_L4PER2_MCASP4_CLKCTRL, CM_L4PER2_MCASP5_CLKCTRL,
 * CM_L4PER2_MCASP6_CLKCTRL, CM_L4PER2_MCASP7_CLKCTRL,
 * CM_L4PER2_MCASP8_CLKCTRL, CM_L4PER2_PRUSS1_CLKCTRL,
 * CM_L4PER2_PRUSS2_CLKCTRL, CM_L4PER2_PWMSS1_CLKCTRL,
 * CM_L4PER2_PWMSS2_CLKCTRL, CM_L4PER2_PWMSS3_CLKCTRL, CM_L4PER2_QSPI_CLKCTRL,
 * CM_L4PER2_UART7_CLKCTRL, CM_L4PER2_UART8_CLKCTRL, CM_L4PER2_UART9_CLKCTRL,
 * CM_L4PER3_L4_PER3_CLKCTRL, CM_L4PER3_TIMER13_CLKCTRL,
 * CM_L4PER3_TIMER14_CLKCTRL, CM_L4PER3_TIMER15_CLKCTRL,
 * CM_L4PER3_TIMER16_CLKCTRL, CM_L4PER_ELM_CLKCTRL, CM_L4PER_GPIO2_CLKCTRL,
 * CM_L4PER_GPIO3_CLKCTRL, CM_L4PER_GPIO4_CLKCTRL, CM_L4PER_GPIO5_CLKCTRL,
 * CM_L4PER_GPIO6_CLKCTRL, CM_L4PER_GPIO7_CLKCTRL, CM_L4PER_GPIO8_CLKCTRL,
 * CM_L4PER_HDQ1W_CLKCTRL, CM_L4PER_I2C1_CLKCTRL, CM_L4PER_I2C2_CLKCTRL,
 * CM_L4PER_I2C3_CLKCTRL, CM_L4PER_I2C4_CLKCTRL, CM_L4PER_L4_PER1_CLKCTRL,
 * CM_L4PER_MCSPI1_CLKCTRL, CM_L4PER_MCSPI2_CLKCTRL, CM_L4PER_MCSPI3_CLKCTRL,
 * CM_L4PER_MCSPI4_CLKCTRL, CM_L4PER_MMC3_CLKCTRL, CM_L4PER_MMC4_CLKCTRL,
 * CM_L4PER_TIMER10_CLKCTRL, CM_L4PER_TIMER11_CLKCTRL, CM_L4PER_TIMER2_CLKCTRL,
 * CM_L4PER_TIMER3_CLKCTRL, CM_L4PER_TIMER4_CLKCTRL, CM_L4PER_TIMER9_CLKCTRL,
 * CM_L4PER_UART1_CLKCTRL, CM_L4PER_UART2_CLKCTRL, CM_L4PER_UART3_CLKCTRL,
 * CM_L4PER_UART4_CLKCTRL, CM_L4PER_UART5_CLKCTRL, CM_L4SEC_AES1_CLKCTRL,
 * CM_L4SEC_AES2_CLKCTRL, CM_L4SEC_DES3DES_CLKCTRL,
 * CM_L4SEC_DMA_CRYPTO_CLKCTRL, CM_L4SEC_FPKA_CLKCTRL, CM_L4SEC_RNG_CLKCTRL,
 * CM_L4SEC_SHA2MD51_CLKCTRL, CM_L4SEC_SHA2MD52_CLKCTRL, CM_MPU_MPU_CLKCTRL,
 * CM_MPU_MPU_MPU_DBG_CLKCTRL, CM_RTC_RTCSS_CLKCTRL, CM_VPE_VPE_CLKCTRL,
 * CM_WKUPAON_ADC_CLKCTRL, CM_WKUPAON_COUNTER_32K_CLKCTRL,
 * CM_WKUPAON_DCAN1_CLKCTRL, CM_WKUPAON_GPIO1_CLKCTRL, CM_WKUPAON_KBD_CLKCTRL,
 * CM_WKUPAON_L4_WKUP_CLKCTRL, CM_WKUPAON_SAR_RAM_CLKCTRL,
 * CM_WKUPAON_SPARE_SAFETY1_CLKCTRL, CM_WKUPAON_SPARE_SAFETY2_CLKCTRL,
 * CM_WKUPAON_SPARE_SAFETY3_CLKCTRL, CM_WKUPAON_SPARE_SAFETY4_CLKCTRL,
 * CM_WKUPAON_SPARE_UNKNOWN2_CLKCTRL, CM_WKUPAON_SPARE_UNKNOWN3_CLKCTRL,
 * CM_WKUPAON_TIMER12_CLKCTRL, CM_WKUPAON_TIMER1_CLKCTRL,
 * CM_WKUPAON_UART10_CLKCTRL, CM_WKUPAON_WD_TIMER1_CLKCTRL,
 * CM_WKUPAON_WD_TIMER2_CLKCTRL
 */
#define DRA7XX_IDLEST_SHIFT					16
#define DRA7XX_IDLEST_WIDTH					0x2
#define DRA7XX_IDLEST_MASK					(0x3 << 16)

/* Used by CM_CLKMODE_APLL_PCIE */
#define DRA7XX_INPSEL_SHIFT					3
#define DRA7XX_INPSEL_WIDTH					0x3
#define DRA7XX_INPSEL_MASK					(0x7 << 3)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_IPU1_DYNDEP_SHIFT				18
#define DRA7XX_IPU1_DYNDEP_WIDTH				0x1
#define DRA7XX_IPU1_DYNDEP_MASK					(1 << 18)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU2_STATICDEP, CM_L4PER2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_IPU1_STATDEP_SHIFT				23
#define DRA7XX_IPU1_STATDEP_WIDTH				0x1
#define DRA7XX_IPU1_STATDEP_MASK				(1 << 23)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_IPU2_DYNDEP_SHIFT				0
#define DRA7XX_IPU2_DYNDEP_WIDTH				0x1
#define DRA7XX_IPU2_DYNDEP_MASK					(1 << 0)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_L4PER2_STATICDEP, CM_MPU_STATICDEP
 */
#define DRA7XX_IPU2_STATDEP_SHIFT				0
#define DRA7XX_IPU2_STATDEP_WIDTH				0x1
#define DRA7XX_IPU2_STATDEP_MASK				(1 << 0)

/*
 * Used by CM_L3MAIN1_DYNAMICDEP, CM_L4PER2_DYNAMICDEP, CM_L4PER3_DYNAMICDEP,
 * CM_L4PER_DYNAMICDEP
 */
#define DRA7XX_IPU_DYNDEP_SHIFT					3
#define DRA7XX_IPU_DYNDEP_WIDTH					0x1
#define DRA7XX_IPU_DYNDEP_MASK					(1 << 3)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_IPU_STATDEP_SHIFT				24
#define DRA7XX_IPU_STATDEP_WIDTH				0x1
#define DRA7XX_IPU_STATDEP_MASK					(1 << 24)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_IVA_DYNDEP_SHIFT					2
#define DRA7XX_IVA_DYNDEP_WIDTH					0x1
#define DRA7XX_IVA_DYNDEP_MASK					(1 << 2)

/*
 * Used by CM_CAM_STATICDEP, CM_DMA_STATICDEP, CM_DSP1_STATICDEP,
 * CM_DSP2_STATICDEP, CM_DSS_STATICDEP, CM_EVE1_STATICDEP, CM_EVE2_STATICDEP,
 * CM_EVE3_STATICDEP, CM_EVE4_STATICDEP, CM_GPU_STATICDEP, CM_IPU1_STATICDEP,
 * CM_IPU2_STATICDEP, CM_L3INIT_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_IVA_STATDEP_SHIFT				2
#define DRA7XX_IVA_STATDEP_WIDTH				0x1
#define DRA7XX_IVA_STATDEP_MASK					(1 << 2)

/*
 * Used by CM_L4CFG_DYNAMICDEP, CM_L4PER2_DYNAMICDEP, CM_L4PER3_DYNAMICDEP,
 * CM_L4PER_DYNAMICDEP
 */
#define DRA7XX_L3INIT_DYNDEP_SHIFT				7
#define DRA7XX_L3INIT_DYNDEP_WIDTH				0x1
#define DRA7XX_L3INIT_DYNDEP_MASK				(1 << 7)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_L3INIT_STATDEP_SHIFT				7
#define DRA7XX_L3INIT_STATDEP_WIDTH				0x1
#define DRA7XX_L3INIT_STATDEP_MASK				(1 << 7)

/*
 * Used by CM_DMA_DYNAMICDEP, CM_DSP1_DYNAMICDEP, CM_DSP2_DYNAMICDEP,
 * CM_DSS_DYNAMICDEP, CM_EMU_DYNAMICDEP, CM_GMAC_DYNAMICDEP,
 * CM_IPU1_DYNAMICDEP, CM_IPU2_DYNAMICDEP, CM_IVA_DYNAMICDEP,
 * CM_L3INIT_DYNAMICDEP, CM_L4CFG_DYNAMICDEP, CM_L4PER3_DYNAMICDEP,
 * CM_L4SEC_DYNAMICDEP, CM_MPU_DYNAMICDEP
 */
#define DRA7XX_L3MAIN1_DYNDEP_SHIFT				5
#define DRA7XX_L3MAIN1_DYNDEP_WIDTH				0x1
#define DRA7XX_L3MAIN1_DYNDEP_MASK				(1 << 5)

/* Renamed from L3MAIN1_DYNDEP Used by CM_GPU_DYNAMICDEP */
#define DRA7XX_L3MAIN1_DYNDEP_6_6_SHIFT				6
#define DRA7XX_L3MAIN1_DYNDEP_6_6_WIDTH				0x1
#define DRA7XX_L3MAIN1_DYNDEP_6_6_MASK				(1 << 6)

/*
 * Used by CM_CAM_STATICDEP, CM_DMA_STATICDEP, CM_DSP1_STATICDEP,
 * CM_DSP2_STATICDEP, CM_DSS_STATICDEP, CM_EVE1_STATICDEP, CM_EVE2_STATICDEP,
 * CM_EVE3_STATICDEP, CM_EVE4_STATICDEP, CM_GMAC_STATICDEP, CM_GPU_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_IVA_STATICDEP, CM_L3INIT_STATICDEP,
 * CM_L4PER2_STATICDEP, CM_L4SEC_STATICDEP, CM_MPU_STATICDEP, CM_VPE_STATICDEP
 */
#define DRA7XX_L3MAIN1_STATDEP_SHIFT				5
#define DRA7XX_L3MAIN1_STATDEP_WIDTH				0x1
#define DRA7XX_L3MAIN1_STATDEP_MASK				(1 << 5)

/* Used by CM_L3MAIN1_DYNAMICDEP, CM_L4PER2_DYNAMICDEP, CM_L4PER3_DYNAMICDEP */
#define DRA7XX_L4CFG_DYNDEP_SHIFT				12
#define DRA7XX_L4CFG_DYNDEP_WIDTH				0x1
#define DRA7XX_L4CFG_DYNDEP_MASK				(1 << 12)

/*
 * Used by CM_CAM_STATICDEP, CM_DMA_STATICDEP, CM_DSP1_STATICDEP,
 * CM_DSP2_STATICDEP, CM_IPU1_STATICDEP, CM_IPU2_STATICDEP,
 * CM_L3INIT_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_L4CFG_STATDEP_SHIFT				12
#define DRA7XX_L4CFG_STATDEP_WIDTH				0x1
#define DRA7XX_L4CFG_STATDEP_MASK				(1 << 12)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_L4PER2_DYNDEP_SHIFT				22
#define DRA7XX_L4PER2_DYNDEP_WIDTH				0x1
#define DRA7XX_L4PER2_DYNDEP_MASK				(1 << 22)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_GMAC_STATICDEP, CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP,
 * CM_PCIE_STATICDEP
 */
#define DRA7XX_L4PER2_STATDEP_SHIFT				26
#define DRA7XX_L4PER2_STATDEP_WIDTH				0x1
#define DRA7XX_L4PER2_STATDEP_MASK				(1 << 26)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_L4PER3_DYNDEP_SHIFT				23
#define DRA7XX_L4PER3_DYNDEP_WIDTH				0x1
#define DRA7XX_L4PER3_DYNDEP_MASK				(1 << 23)

/*
 * Used by CM_CAM_STATICDEP, CM_DMA_STATICDEP, CM_DSP1_STATICDEP,
 * CM_DSP2_STATICDEP, CM_IPU1_STATICDEP, CM_IPU2_STATICDEP,
 * CM_L3INIT_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP, CM_VPE_STATICDEP
 */
#define DRA7XX_L4PER3_STATDEP_SHIFT				27
#define DRA7XX_L4PER3_STATDEP_WIDTH				0x1
#define DRA7XX_L4PER3_STATDEP_MASK				(1 << 27)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_L4PER_DYNDEP_SHIFT				13
#define DRA7XX_L4PER_DYNDEP_WIDTH				0x1
#define DRA7XX_L4PER_DYNDEP_MASK				(1 << 13)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_L3INIT_STATICDEP,
 * CM_L4SEC_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_L4PER_STATDEP_SHIFT				13
#define DRA7XX_L4PER_STATDEP_WIDTH				0x1
#define DRA7XX_L4PER_STATDEP_MASK				(1 << 13)

/* Used by CM_L3MAIN1_DYNAMICDEP, CM_L4PER_DYNAMICDEP */
#define DRA7XX_L4SEC_DYNDEP_SHIFT				14
#define DRA7XX_L4SEC_DYNDEP_WIDTH				0x1
#define DRA7XX_L4SEC_DYNDEP_MASK				(1 << 14)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_L3INIT_STATICDEP, CM_MPU_STATICDEP,
 * CM_PCIE_STATICDEP
 */
#define DRA7XX_L4SEC_STATDEP_SHIFT				14
#define DRA7XX_L4SEC_STATDEP_WIDTH				0x1
#define DRA7XX_L4SEC_STATDEP_MASK				(1 << 14)

/* Used by CM_CLKMODE_APLL_PCIE */
#define DRA7XX_MODE_SHIFT					2
#define DRA7XX_MODE_WIDTH					0x1
#define DRA7XX_MODE_MASK					(1 << 2)

/* Used by CM_CLKMODE_APLL_PCIE */
#define DRA7XX_MODE_SELECT_SHIFT				0
#define DRA7XX_MODE_SELECT_WIDTH				0x2
#define DRA7XX_MODE_SELECT_MASK					(0x3 << 0)

/*
 * Used by CM_SSC_MODFREQDIV_DPLL_ABE, CM_SSC_MODFREQDIV_DPLL_CORE,
 * CM_SSC_MODFREQDIV_DPLL_DDR, CM_SSC_MODFREQDIV_DPLL_DSP,
 * CM_SSC_MODFREQDIV_DPLL_EVE, CM_SSC_MODFREQDIV_DPLL_GMAC,
 * CM_SSC_MODFREQDIV_DPLL_GPU, CM_SSC_MODFREQDIV_DPLL_IVA,
 * CM_SSC_MODFREQDIV_DPLL_MPU, CM_SSC_MODFREQDIV_DPLL_PCIE_REF,
 * CM_SSC_MODFREQDIV_DPLL_PER, CM_SSC_MODFREQDIV_DPLL_USB
 */
#define DRA7XX_MODFREQDIV_EXPONENT_SHIFT			8
#define DRA7XX_MODFREQDIV_EXPONENT_WIDTH			0x3
#define DRA7XX_MODFREQDIV_EXPONENT_MASK				(0x7 << 8)

/*
 * Used by CM_SSC_MODFREQDIV_DPLL_ABE, CM_SSC_MODFREQDIV_DPLL_CORE,
 * CM_SSC_MODFREQDIV_DPLL_DDR, CM_SSC_MODFREQDIV_DPLL_DSP,
 * CM_SSC_MODFREQDIV_DPLL_EVE, CM_SSC_MODFREQDIV_DPLL_GMAC,
 * CM_SSC_MODFREQDIV_DPLL_GPU, CM_SSC_MODFREQDIV_DPLL_IVA,
 * CM_SSC_MODFREQDIV_DPLL_MPU, CM_SSC_MODFREQDIV_DPLL_PCIE_REF,
 * CM_SSC_MODFREQDIV_DPLL_PER, CM_SSC_MODFREQDIV_DPLL_USB
 */
#define DRA7XX_MODFREQDIV_MANTISSA_SHIFT			0
#define DRA7XX_MODFREQDIV_MANTISSA_WIDTH			0x7
#define DRA7XX_MODFREQDIV_MANTISSA_MASK				(0x7f << 0)

/*
 * Used by CM_ATL_ATL_CLKCTRL, CM_CAM_CSI1_CLKCTRL, CM_CAM_CSI2_CLKCTRL,
 * CM_CAM_LVDSRX_CLKCTRL, CM_CAM_VIP1_CLKCTRL, CM_CAM_VIP2_CLKCTRL,
 * CM_CAM_VIP3_CLKCTRL, CM_CM_CORE_AON_PROFILING_CLKCTRL,
 * CM_CM_CORE_PROFILING_CLKCTRL, CM_COREAON_SMARTREFLEX_CORE_CLKCTRL,
 * CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL, CM_COREAON_SMARTREFLEX_GPU_CLKCTRL,
 * CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL, CM_COREAON_SMARTREFLEX_MPU_CLKCTRL,
 * CM_CUSTEFUSE_EFUSE_CTRL_CUST_CLKCTRL, CM_DMA_DMA_SYSTEM_CLKCTRL,
 * CM_DSP1_DSP1_CLKCTRL, CM_DSP2_DSP2_CLKCTRL, CM_DSS_BB2D_CLKCTRL,
 * CM_DSS_DSS_CLKCTRL, CM_DSS_SDVENC_CLKCTRL, CM_EMIF_DMM_CLKCTRL,
 * CM_EMIF_EMIF1_CLKCTRL, CM_EMIF_EMIF2_CLKCTRL, CM_EMIF_EMIF_OCP_FW_CLKCTRL,
 * CM_EMU_DEBUGSS_CLKCTRL, CM_EMU_MPU_EMU_DBG_CLKCTRL, CM_EVE1_EVE1_CLKCTRL,
 * CM_EVE2_EVE2_CLKCTRL, CM_EVE3_EVE3_CLKCTRL, CM_EVE4_EVE4_CLKCTRL,
 * CM_GMAC_GMAC_CLKCTRL, CM_GPU_GPU_CLKCTRL, CM_IPU1_IPU1_CLKCTRL,
 * CM_IPU2_IPU2_CLKCTRL, CM_IPU_I2C5_CLKCTRL, CM_IPU_MCASP1_CLKCTRL,
 * CM_IPU_TIMER5_CLKCTRL, CM_IPU_TIMER6_CLKCTRL, CM_IPU_TIMER7_CLKCTRL,
 * CM_IPU_TIMER8_CLKCTRL, CM_IPU_UART6_CLKCTRL, CM_IVA_IVA_CLKCTRL,
 * CM_IVA_SL2_CLKCTRL, CM_L3INIT_IEEE1500_2_OCP_CLKCTRL,
 * CM_L3INIT_MLB_SS_CLKCTRL, CM_L3INIT_MMC1_CLKCTRL, CM_L3INIT_MMC2_CLKCTRL,
 * CM_L3INIT_OCP2SCP1_CLKCTRL, CM_L3INIT_OCP2SCP3_CLKCTRL,
 * CM_L3INIT_SATA_CLKCTRL, CM_L3INIT_USB_OTG_SS1_CLKCTRL,
 * CM_L3INIT_USB_OTG_SS2_CLKCTRL, CM_L3INIT_USB_OTG_SS3_CLKCTRL,
 * CM_L3INIT_USB_OTG_SS4_CLKCTRL, CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL,
 * CM_L3INSTR_DLL_AGING_CLKCTRL, CM_L3INSTR_L3_INSTR_CLKCTRL,
 * CM_L3INSTR_L3_MAIN_2_CLKCTRL, CM_L3INSTR_OCP_WP_NOC_CLKCTRL,
 * CM_L3MAIN1_GPMC_CLKCTRL, CM_L3MAIN1_L3_MAIN_1_CLKCTRL,
 * CM_L3MAIN1_MMU_EDMA_CLKCTRL, CM_L3MAIN1_OCMC_RAM1_CLKCTRL,
 * CM_L3MAIN1_OCMC_RAM2_CLKCTRL, CM_L3MAIN1_OCMC_RAM3_CLKCTRL,
 * CM_L3MAIN1_OCMC_ROM_CLKCTRL, CM_L3MAIN1_SPARE_CME_CLKCTRL,
 * CM_L3MAIN1_SPARE_HDMI_CLKCTRL, CM_L3MAIN1_SPARE_ICM_CLKCTRL,
 * CM_L3MAIN1_SPARE_IVA2_CLKCTRL, CM_L3MAIN1_SPARE_SATA2_CLKCTRL,
 * CM_L3MAIN1_SPARE_UNKNOWN4_CLKCTRL, CM_L3MAIN1_SPARE_UNKNOWN5_CLKCTRL,
 * CM_L3MAIN1_SPARE_UNKNOWN6_CLKCTRL, CM_L3MAIN1_SPARE_VIDEOPLL1_CLKCTRL,
 * CM_L3MAIN1_SPARE_VIDEOPLL2_CLKCTRL, CM_L3MAIN1_SPARE_VIDEOPLL3_CLKCTRL,
 * CM_L3MAIN1_TPCC_CLKCTRL, CM_L3MAIN1_TPTC1_CLKCTRL, CM_L3MAIN1_TPTC2_CLKCTRL,
 * CM_L3MAIN1_VCP1_CLKCTRL, CM_L3MAIN1_VCP2_CLKCTRL,
 * CM_L4CFG_IO_DELAY_BLOCK_CLKCTRL, CM_L4CFG_L4_CFG_CLKCTRL,
 * CM_L4CFG_MAILBOX10_CLKCTRL, CM_L4CFG_MAILBOX11_CLKCTRL,
 * CM_L4CFG_MAILBOX12_CLKCTRL, CM_L4CFG_MAILBOX13_CLKCTRL,
 * CM_L4CFG_MAILBOX1_CLKCTRL, CM_L4CFG_MAILBOX2_CLKCTRL,
 * CM_L4CFG_MAILBOX3_CLKCTRL, CM_L4CFG_MAILBOX4_CLKCTRL,
 * CM_L4CFG_MAILBOX5_CLKCTRL, CM_L4CFG_MAILBOX6_CLKCTRL,
 * CM_L4CFG_MAILBOX7_CLKCTRL, CM_L4CFG_MAILBOX8_CLKCTRL,
 * CM_L4CFG_MAILBOX9_CLKCTRL, CM_L4CFG_OCP2SCP2_CLKCTRL,
 * CM_L4CFG_SAR_ROM_CLKCTRL, CM_L4CFG_SPARE_SMARTREFLEX_RTC_CLKCTRL,
 * CM_L4CFG_SPARE_SMARTREFLEX_SDRAM_CLKCTRL,
 * CM_L4CFG_SPARE_SMARTREFLEX_WKUP_CLKCTRL, CM_L4CFG_SPINLOCK_CLKCTRL,
 * CM_L4PER2_DCAN2_CLKCTRL, CM_L4PER2_L4_PER2_CLKCTRL,
 * CM_L4PER2_MCASP2_CLKCTRL, CM_L4PER2_MCASP3_CLKCTRL,
 * CM_L4PER2_MCASP4_CLKCTRL, CM_L4PER2_MCASP5_CLKCTRL,
 * CM_L4PER2_MCASP6_CLKCTRL, CM_L4PER2_MCASP7_CLKCTRL,
 * CM_L4PER2_MCASP8_CLKCTRL, CM_L4PER2_PRUSS1_CLKCTRL,
 * CM_L4PER2_PRUSS2_CLKCTRL, CM_L4PER2_PWMSS1_CLKCTRL,
 * CM_L4PER2_PWMSS2_CLKCTRL, CM_L4PER2_PWMSS3_CLKCTRL, CM_L4PER2_QSPI_CLKCTRL,
 * CM_L4PER2_UART7_CLKCTRL, CM_L4PER2_UART8_CLKCTRL, CM_L4PER2_UART9_CLKCTRL,
 * CM_L4PER3_L4_PER3_CLKCTRL, CM_L4PER3_TIMER13_CLKCTRL,
 * CM_L4PER3_TIMER14_CLKCTRL, CM_L4PER3_TIMER15_CLKCTRL,
 * CM_L4PER3_TIMER16_CLKCTRL, CM_L4PER_ELM_CLKCTRL, CM_L4PER_GPIO2_CLKCTRL,
 * CM_L4PER_GPIO3_CLKCTRL, CM_L4PER_GPIO4_CLKCTRL, CM_L4PER_GPIO5_CLKCTRL,
 * CM_L4PER_GPIO6_CLKCTRL, CM_L4PER_GPIO7_CLKCTRL, CM_L4PER_GPIO8_CLKCTRL,
 * CM_L4PER_HDQ1W_CLKCTRL, CM_L4PER_I2C1_CLKCTRL, CM_L4PER_I2C2_CLKCTRL,
 * CM_L4PER_I2C3_CLKCTRL, CM_L4PER_I2C4_CLKCTRL, CM_L4PER_L4_PER1_CLKCTRL,
 * CM_L4PER_MCSPI1_CLKCTRL, CM_L4PER_MCSPI2_CLKCTRL, CM_L4PER_MCSPI3_CLKCTRL,
 * CM_L4PER_MCSPI4_CLKCTRL, CM_L4PER_MMC3_CLKCTRL, CM_L4PER_MMC4_CLKCTRL,
 * CM_L4PER_TIMER10_CLKCTRL, CM_L4PER_TIMER11_CLKCTRL, CM_L4PER_TIMER2_CLKCTRL,
 * CM_L4PER_TIMER3_CLKCTRL, CM_L4PER_TIMER4_CLKCTRL, CM_L4PER_TIMER9_CLKCTRL,
 * CM_L4PER_UART1_CLKCTRL, CM_L4PER_UART2_CLKCTRL, CM_L4PER_UART3_CLKCTRL,
 * CM_L4PER_UART4_CLKCTRL, CM_L4PER_UART5_CLKCTRL, CM_L4SEC_AES1_CLKCTRL,
 * CM_L4SEC_AES2_CLKCTRL, CM_L4SEC_DES3DES_CLKCTRL,
 * CM_L4SEC_DMA_CRYPTO_CLKCTRL, CM_L4SEC_FPKA_CLKCTRL, CM_L4SEC_RNG_CLKCTRL,
 * CM_L4SEC_SHA2MD51_CLKCTRL, CM_L4SEC_SHA2MD52_CLKCTRL, CM_MPU_MPU_CLKCTRL,
 * CM_MPU_MPU_MPU_DBG_CLKCTRL, CM_RTC_RTCSS_CLKCTRL, CM_VPE_VPE_CLKCTRL,
 * CM_WKUPAON_ADC_CLKCTRL, CM_WKUPAON_COUNTER_32K_CLKCTRL,
 * CM_WKUPAON_DCAN1_CLKCTRL, CM_WKUPAON_GPIO1_CLKCTRL, CM_WKUPAON_KBD_CLKCTRL,
 * CM_WKUPAON_L4_WKUP_CLKCTRL, CM_WKUPAON_SAR_RAM_CLKCTRL,
 * CM_WKUPAON_SPARE_SAFETY1_CLKCTRL, CM_WKUPAON_SPARE_SAFETY2_CLKCTRL,
 * CM_WKUPAON_SPARE_SAFETY3_CLKCTRL, CM_WKUPAON_SPARE_SAFETY4_CLKCTRL,
 * CM_WKUPAON_SPARE_UNKNOWN2_CLKCTRL, CM_WKUPAON_SPARE_UNKNOWN3_CLKCTRL,
 * CM_WKUPAON_TIMER12_CLKCTRL, CM_WKUPAON_TIMER1_CLKCTRL,
 * CM_WKUPAON_UART10_CLKCTRL, CM_WKUPAON_WD_TIMER1_CLKCTRL,
 * CM_WKUPAON_WD_TIMER2_CLKCTRL
 */
#define DRA7XX_MODULEMODE_SHIFT					0
#define DRA7XX_MODULEMODE_WIDTH					0x2
#define DRA7XX_MODULEMODE_MASK					(0x3 << 0)

/* Used by CM_L4CFG_DYNAMICDEP */
#define DRA7XX_MPU_DYNDEP_SHIFT					19
#define DRA7XX_MPU_DYNDEP_WIDTH					0x1
#define DRA7XX_MPU_DYNDEP_MASK					(1 << 19)

/* Used by CM_DSS_DSS_CLKCTRL */
#define DRA7XX_OPTFCLKEN_32KHZ_CLK_SHIFT			11
#define DRA7XX_OPTFCLKEN_32KHZ_CLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_32KHZ_CLK_MASK				(1 << 11)

/* Used by CM_DSS_DSS_CLKCTRL */
#define DRA7XX_OPTFCLKEN_48MHZ_CLK_SHIFT			9
#define DRA7XX_OPTFCLKEN_48MHZ_CLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_48MHZ_CLK_MASK				(1 << 9)

/* Used by CM_COREAON_DUMMY_MODULE4_CLKCTRL */
#define DRA7XX_OPTFCLKEN_ABE_GICLK_SHIFT			8
#define DRA7XX_OPTFCLKEN_ABE_GICLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_ABE_GICLK_MASK				(1 << 8)

/*
 * Used by CM_COREAON_USB_PHY1_CORE_CLKCTRL, CM_COREAON_USB_PHY2_CORE_CLKCTRL,
 * CM_COREAON_USB_PHY3_CORE_CLKCTRL, CM_L3INIT_MMC1_CLKCTRL,
 * CM_L3INIT_MMC2_CLKCTRL, CM_L4PER_MMC3_CLKCTRL, CM_L4PER_MMC4_CLKCTRL
 */
#define DRA7XX_OPTFCLKEN_CLK32K_SHIFT				8
#define DRA7XX_OPTFCLKEN_CLK32K_WIDTH				0x1
#define DRA7XX_OPTFCLKEN_CLK32K_MASK				(1 << 8)

/* Used by CM_COREAON_DUMMY_MODULE1_CLKCTRL */
#define DRA7XX_OPTFCLKEN_CLKOUTMUX1_CLK_SHIFT			8
#define DRA7XX_OPTFCLKEN_CLKOUTMUX1_CLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_CLKOUTMUX1_CLK_MASK			(1 << 8)

/* Used by CM_COREAON_DUMMY_MODULE2_CLKCTRL */
#define DRA7XX_OPTFCLKEN_CLKOUTMUX2_CLK_SHIFT			8
#define DRA7XX_OPTFCLKEN_CLKOUTMUX2_CLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_CLKOUTMUX2_CLK_MASK			(1 << 8)

/*
 * Used by CM_L4PER_GPIO2_CLKCTRL, CM_L4PER_GPIO3_CLKCTRL,
 * CM_L4PER_GPIO4_CLKCTRL, CM_L4PER_GPIO5_CLKCTRL, CM_L4PER_GPIO6_CLKCTRL,
 * CM_L4PER_GPIO7_CLKCTRL, CM_L4PER_GPIO8_CLKCTRL, CM_WKUPAON_GPIO1_CLKCTRL
 */
#define DRA7XX_OPTFCLKEN_DBCLK_SHIFT				8
#define DRA7XX_OPTFCLKEN_DBCLK_WIDTH				0x1
#define DRA7XX_OPTFCLKEN_DBCLK_MASK				(1 << 8)

/* Used by CM_EMIF_EMIF_DLL_CLKCTRL */
#define DRA7XX_OPTFCLKEN_DLL_CLK_SHIFT				8
#define DRA7XX_OPTFCLKEN_DLL_CLK_WIDTH				0x1
#define DRA7XX_OPTFCLKEN_DLL_CLK_MASK				(1 << 8)

/* Used by CM_DSS_DSS_CLKCTRL */
#define DRA7XX_OPTFCLKEN_DSSCLK_SHIFT				8
#define DRA7XX_OPTFCLKEN_DSSCLK_WIDTH				0x1
#define DRA7XX_OPTFCLKEN_DSSCLK_MASK				(1 << 8)

/* Used by CM_DSS_DSS_CLKCTRL */
#define DRA7XX_OPTFCLKEN_HDMI_CLK_SHIFT				10
#define DRA7XX_OPTFCLKEN_HDMI_CLK_WIDTH				0x1
#define DRA7XX_OPTFCLKEN_HDMI_CLK_MASK				(1 << 10)

/* Used by CM_COREAON_DUMMY_MODULE3_CLKCTRL */
#define DRA7XX_OPTFCLKEN_L3INIT_60M_GFCLK_SHIFT			8
#define DRA7XX_OPTFCLKEN_L3INIT_60M_GFCLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_L3INIT_60M_GFCLK_MASK			(1 << 8)

/* Used by CM_L3INIT_USB_OTG_SS1_CLKCTRL, CM_L3INIT_USB_OTG_SS2_CLKCTRL */
#define DRA7XX_OPTFCLKEN_REFCLK960M_SHIFT			8
#define DRA7XX_OPTFCLKEN_REFCLK960M_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_REFCLK960M_MASK			(1 << 8)

/* Used by CM_L3INIT_SATA_CLKCTRL */
#define DRA7XX_OPTFCLKEN_REF_CLK_SHIFT				8
#define DRA7XX_OPTFCLKEN_REF_CLK_WIDTH				0x1
#define DRA7XX_OPTFCLKEN_REF_CLK_MASK				(1 << 8)

/* Used by CM_WKUPAON_SCRM_CLKCTRL */
#define DRA7XX_OPTFCLKEN_SCRM_CORE_SHIFT			8
#define DRA7XX_OPTFCLKEN_SCRM_CORE_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_SCRM_CORE_MASK				(1 << 8)

/* Used by CM_WKUPAON_SCRM_CLKCTRL */
#define DRA7XX_OPTFCLKEN_SCRM_PER_SHIFT				9
#define DRA7XX_OPTFCLKEN_SCRM_PER_WIDTH				0x1
#define DRA7XX_OPTFCLKEN_SCRM_PER_MASK				(1 << 9)

/* Used by CM_DSS_DSS_CLKCTRL */
#define DRA7XX_OPTFCLKEN_VIDEO1_CLK_SHIFT			12
#define DRA7XX_OPTFCLKEN_VIDEO1_CLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_VIDEO1_CLK_MASK			(1 << 12)

/* Used by CM_DSS_DSS_CLKCTRL */
#define DRA7XX_OPTFCLKEN_VIDEO2_CLK_SHIFT			13
#define DRA7XX_OPTFCLKEN_VIDEO2_CLK_WIDTH			0x1
#define DRA7XX_OPTFCLKEN_VIDEO2_CLK_MASK			(1 << 13)

/* Used by CM_CORE_AON_DEBUG_OUT */
#define DRA7XX_OUTPUT_SHIFT					0
#define DRA7XX_OUTPUT_WIDTH					0x20
#define DRA7XX_OUTPUT_MASK					(0xffffffff << 0)

/* Used by CM_CLKSEL_ABE */
#define DRA7XX_PAD_CLKS_GATE_SHIFT				8
#define DRA7XX_PAD_CLKS_GATE_WIDTH				0x1
#define DRA7XX_PAD_CLKS_GATE_MASK				(1 << 8)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_PCIE_DYNDEP_SHIFT				21
#define DRA7XX_PCIE_DYNDEP_WIDTH				0x1
#define DRA7XX_PCIE_DYNDEP_MASK					(1 << 21)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP
 */
#define DRA7XX_PCIE_STATDEP_SHIFT				29
#define DRA7XX_PCIE_STATDEP_WIDTH				0x1
#define DRA7XX_PCIE_STATDEP_MASK				(1 << 29)

/* Used by CM_RESTORE_ST */
#define DRA7XX_PHASE1_COMPLETED_SHIFT				0
#define DRA7XX_PHASE1_COMPLETED_WIDTH				0x1
#define DRA7XX_PHASE1_COMPLETED_MASK				(1 << 0)

/* Used by CM_RESTORE_ST */
#define DRA7XX_PHASE2A_COMPLETED_SHIFT				1
#define DRA7XX_PHASE2A_COMPLETED_WIDTH				0x1
#define DRA7XX_PHASE2A_COMPLETED_MASK				(1 << 1)

/* Used by CM_RESTORE_ST */
#define DRA7XX_PHASE2B_COMPLETED_SHIFT				2
#define DRA7XX_PHASE2B_COMPLETED_WIDTH				0x1
#define DRA7XX_PHASE2B_COMPLETED_MASK				(1 << 2)

/* Used by CM_DYN_DEP_PRESCAL */
#define DRA7XX_PRESCAL_SHIFT					0
#define DRA7XX_PRESCAL_WIDTH					0x6
#define DRA7XX_PRESCAL_MASK					(0x3f << 0)

/* Used by CM_CLKMODE_APLL_PCIE */
#define DRA7XX_REFSEL_SHIFT					7
#define DRA7XX_REFSEL_WIDTH					0x1
#define DRA7XX_REFSEL_MASK					(1 << 7)

/* Used by CM_L4PER3_DYNAMICDEP */
#define DRA7XX_RTC_DYNDEP_SHIFT					23
#define DRA7XX_RTC_DYNDEP_WIDTH					0x1
#define DRA7XX_RTC_DYNDEP_MASK					(1 << 23)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define DRA7XX_R_RTL_SHIFT					11
#define DRA7XX_R_RTL_WIDTH					0x5
#define DRA7XX_R_RTL_MASK					(0x1f << 11)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define DRA7XX_SCHEME_SHIFT					30
#define DRA7XX_SCHEME_WIDTH					0x2
#define DRA7XX_SCHEME_MASK					(0x3 << 30)

/* Used by CM_L4CFG_DYNAMICDEP */
#define DRA7XX_SDMA_DYNDEP_SHIFT				11
#define DRA7XX_SDMA_DYNDEP_WIDTH				0x1
#define DRA7XX_SDMA_DYNDEP_MASK					(1 << 11)

/*
 * Used by CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP,
 * CM_PCIE_STATICDEP
 */
#define DRA7XX_SDMA_STATDEP_SHIFT				11
#define DRA7XX_SDMA_STATDEP_WIDTH				0x1
#define DRA7XX_SDMA_STATDEP_MASK				(1 << 11)

/* Used by CM_CORE_AON_DEBUG_CFG0 */
#define DRA7XX_SEL0_SHIFT					0
#define DRA7XX_SEL0_WIDTH					0xa
#define DRA7XX_SEL0_MASK					(0x3ff << 0)

/* Renamed from SEL0 Used by CM_CORE_DEBUG_CFG */
#define DRA7XX_SEL0_CORE_DEBUG_CFG_SHIFT			0
#define DRA7XX_SEL0_CORE_DEBUG_CFG_WIDTH			0x8
#define DRA7XX_SEL0_CORE_DEBUG_CFG_MASK				(0xff << 0)

/* Used by CM_CORE_AON_DEBUG_CFG1 */
#define DRA7XX_SEL1_SHIFT					0
#define DRA7XX_SEL1_WIDTH					0xa
#define DRA7XX_SEL1_MASK					(0x3ff << 0)

/* Renamed from SEL1 Used by CM_CORE_DEBUG_CFG */
#define DRA7XX_SEL1_CORE_DEBUG_CFG_SHIFT			8
#define DRA7XX_SEL1_CORE_DEBUG_CFG_WIDTH			0x8
#define DRA7XX_SEL1_CORE_DEBUG_CFG_MASK				(0xff << 8)

/* Used by CM_CORE_AON_DEBUG_CFG2 */
#define DRA7XX_SEL2_SHIFT					0
#define DRA7XX_SEL2_WIDTH					0xa
#define DRA7XX_SEL2_MASK					(0x3ff << 0)

/* Renamed from SEL2 Used by CM_CORE_DEBUG_CFG */
#define DRA7XX_SEL2_CORE_DEBUG_CFG_SHIFT			16
#define DRA7XX_SEL2_CORE_DEBUG_CFG_WIDTH			0x8
#define DRA7XX_SEL2_CORE_DEBUG_CFG_MASK				(0xff << 16)

/* Used by CM_CORE_AON_DEBUG_CFG3 */
#define DRA7XX_SEL3_SHIFT					0
#define DRA7XX_SEL3_WIDTH					0xa
#define DRA7XX_SEL3_MASK					(0x3ff << 0)

/* Renamed from SEL3 Used by CM_CORE_DEBUG_CFG */
#define DRA7XX_SEL3_24_31_SHIFT					24
#define DRA7XX_SEL3_24_31_WIDTH					0x8
#define DRA7XX_SEL3_24_31_MASK					(0xff << 24)

/* Used by CM_CLKSEL_ABE */
#define DRA7XX_SLIMBUS1_CLK_GATE_SHIFT				10
#define DRA7XX_SLIMBUS1_CLK_GATE_WIDTH				0x1
#define DRA7XX_SLIMBUS1_CLK_GATE_MASK				(1 << 10)

/*
 * Used by CM_CAM_CSI1_CLKCTRL, CM_CAM_CSI2_CLKCTRL, CM_CAM_VIP1_CLKCTRL,
 * CM_CAM_VIP2_CLKCTRL, CM_CAM_VIP3_CLKCTRL, CM_DMA_DMA_SYSTEM_CLKCTRL,
 * CM_DSP1_DSP1_CLKCTRL, CM_DSP2_DSP2_CLKCTRL, CM_DSS_BB2D_CLKCTRL,
 * CM_DSS_DSS_CLKCTRL, CM_EMU_DEBUGSS_CLKCTRL, CM_EVE1_EVE1_CLKCTRL,
 * CM_EVE2_EVE2_CLKCTRL, CM_EVE3_EVE3_CLKCTRL, CM_EVE4_EVE4_CLKCTRL,
 * CM_GMAC_GMAC_CLKCTRL, CM_GPU_GPU_CLKCTRL, CM_IPU1_IPU1_CLKCTRL,
 * CM_IPU2_IPU2_CLKCTRL, CM_IVA_IVA_CLKCTRL, CM_L3INIT_IEEE1500_2_OCP_CLKCTRL,
 * CM_L3INIT_MLB_SS_CLKCTRL, CM_L3INIT_MMC1_CLKCTRL, CM_L3INIT_MMC2_CLKCTRL,
 * CM_L3INIT_SATA_CLKCTRL, CM_L3INIT_USB_OTG_SS1_CLKCTRL,
 * CM_L3INIT_USB_OTG_SS2_CLKCTRL, CM_L3INIT_USB_OTG_SS3_CLKCTRL,
 * CM_L3INIT_USB_OTG_SS4_CLKCTRL, CM_L3MAIN1_TPTC1_CLKCTRL,
 * CM_L3MAIN1_TPTC2_CLKCTRL, CM_L4PER2_PRUSS1_CLKCTRL,
 * CM_L4PER2_PRUSS2_CLKCTRL, CM_L4SEC_DMA_CRYPTO_CLKCTRL, CM_MPU_MPU_CLKCTRL,
 * CM_VPE_VPE_CLKCTRL
 */
#define DRA7XX_STBYST_SHIFT					18
#define DRA7XX_STBYST_WIDTH					0x1
#define DRA7XX_STBYST_MASK					(1 << 18)

/* Used by CM_IDLEST_APLL_PCIE */
#define DRA7XX_ST_APLL_CLK_SHIFT				0
#define DRA7XX_ST_APLL_CLK_WIDTH				0x1
#define DRA7XX_ST_APLL_CLK_MASK					(1 << 0)

/*
 * Used by CM_IDLEST_DPLL_ABE, CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_DDR,
 * CM_IDLEST_DPLL_DSP, CM_IDLEST_DPLL_EVE, CM_IDLEST_DPLL_GMAC,
 * CM_IDLEST_DPLL_GPU, CM_IDLEST_DPLL_IVA, CM_IDLEST_DPLL_MPU,
 * CM_IDLEST_DPLL_PCIE_REF, CM_IDLEST_DPLL_PER, CM_IDLEST_DPLL_USB
 */
#define DRA7XX_ST_DPLL_CLK_SHIFT				0
#define DRA7XX_ST_DPLL_CLK_WIDTH				0x1
#define DRA7XX_ST_DPLL_CLK_MASK					(1 << 0)

/* Used by CM_CLKDCOLDO_DPLL_USB */
#define DRA7XX_ST_DPLL_CLKDCOLDO_SHIFT				9
#define DRA7XX_ST_DPLL_CLKDCOLDO_WIDTH				0x1
#define DRA7XX_ST_DPLL_CLKDCOLDO_MASK				(1 << 9)

/*
 * Used by CM_IDLEST_DPLL_ABE, CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_DDR,
 * CM_IDLEST_DPLL_DSP, CM_IDLEST_DPLL_EVE, CM_IDLEST_DPLL_GMAC,
 * CM_IDLEST_DPLL_GPU, CM_IDLEST_DPLL_IVA, CM_IDLEST_DPLL_MPU,
 * CM_IDLEST_DPLL_PCIE_REF, CM_IDLEST_DPLL_PER, CM_IDLEST_DPLL_USB
 */
#define DRA7XX_ST_DPLL_INIT_SHIFT				4
#define DRA7XX_ST_DPLL_INIT_WIDTH				0x1
#define DRA7XX_ST_DPLL_INIT_MASK				(1 << 4)

/*
 * Used by CM_IDLEST_DPLL_ABE, CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_DDR,
 * CM_IDLEST_DPLL_DSP, CM_IDLEST_DPLL_EVE, CM_IDLEST_DPLL_GMAC,
 * CM_IDLEST_DPLL_GPU, CM_IDLEST_DPLL_IVA, CM_IDLEST_DPLL_MPU,
 * CM_IDLEST_DPLL_PCIE_REF, CM_IDLEST_DPLL_PER, CM_IDLEST_DPLL_USB
 */
#define DRA7XX_ST_DPLL_MODE_SHIFT				1
#define DRA7XX_ST_DPLL_MODE_WIDTH				0x3
#define DRA7XX_ST_DPLL_MODE_MASK				(0x7 << 1)

/* Used by CM_CLKSEL_SYS */
#define DRA7XX_SYS_CLKSEL_SHIFT					0
#define DRA7XX_SYS_CLKSEL_WIDTH					0x3
#define DRA7XX_SYS_CLKSEL_MASK					(0x7 << 0)

/* Used by CM_L4PER3_DYNAMICDEP */
#define DRA7XX_VPE_DYNDEP_SHIFT					31
#define DRA7XX_VPE_DYNDEP_WIDTH					0x1
#define DRA7XX_VPE_DYNDEP_MASK					(1 << 31)

/*
 * Used by CM_CAM_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_MPU_STATICDEP, CM_PCIE_STATICDEP
 */
#define DRA7XX_VPE_STATDEP_SHIFT				28
#define DRA7XX_VPE_STATDEP_WIDTH				0x1
#define DRA7XX_VPE_STATDEP_MASK					(1 << 28)

/*
 * Used by CM_DSP1_DYNAMICDEP, CM_DSP2_DYNAMICDEP, CM_EMU_DYNAMICDEP,
 * CM_IPU1_DYNAMICDEP, CM_IPU2_DYNAMICDEP, CM_L3MAIN1_DYNAMICDEP,
 * CM_L4CFG_DYNAMICDEP, CM_L4PER2_DYNAMICDEP, CM_L4PER3_DYNAMICDEP,
 * CM_L4PER_DYNAMICDEP, CM_MPU_DYNAMICDEP
 */
#define DRA7XX_WINDOWSIZE_SHIFT					24
#define DRA7XX_WINDOWSIZE_WIDTH					0x4
#define DRA7XX_WINDOWSIZE_MASK					(0xf << 24)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define DRA7XX_WKUPAON_DYNDEP_SHIFT				15
#define DRA7XX_WKUPAON_DYNDEP_WIDTH				0x1
#define DRA7XX_WKUPAON_DYNDEP_MASK				(1 << 15)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP1_STATICDEP, CM_DSP2_STATICDEP,
 * CM_IPU1_STATICDEP, CM_IPU2_STATICDEP, CM_L3INIT_STATICDEP, CM_MPU_STATICDEP
 */
#define DRA7XX_WKUPAON_STATDEP_SHIFT				15
#define DRA7XX_WKUPAON_STATDEP_WIDTH				0x1
#define DRA7XX_WKUPAON_STATDEP_MASK				(1 << 15)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define DRA7XX_X_MAJOR_SHIFT					8
#define DRA7XX_X_MAJOR_WIDTH					0x3
#define DRA7XX_X_MAJOR_MASK					(0x7 << 8)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define DRA7XX_Y_MINOR_SHIFT					0
#define DRA7XX_Y_MINOR_WIDTH					0x6
#define DRA7XX_Y_MINOR_MASK					(0x3f << 0)
#endif
