INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/ArithmeticLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/EightBit2to1Mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBit2to1Mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/EightBit4to1Mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBit4to1Mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FiveBit2to1Mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FiveBit2to1Mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FourBit2to1Mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBit2to1Mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FourBit4to1Mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBit4to1Mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/OneBit2to1Mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneBit2to1Mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2458] undeclared symbol juniorPC, assumed default net type wire [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv:104]
INFO: [VRFC 10-2458] undeclared symbol nextPC, assumed default net type wire [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv:104]
INFO: [VRFC 10-2458] undeclared symbol incrementedPC, assumed default net type wire [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SixteenBit2to1Mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBit2to1Mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sim_1/new/TestSingleCycleProcessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestSingleCycleProcessor
