// Seed: 1060419546
module module_0;
  wire id_2;
  wire id_3, id_4;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    output tri1 id_8,
    output wor id_9
    , id_17,
    output tri id_10,
    input tri1 id_11
    , id_18,
    input tri0 id_12,
    input wor id_13,
    input wor id_14,
    output supply1 id_15
);
  wire id_19;
  module_0 modCall_1 ();
  wire id_20;
  id_21(
      .id_0(id_17), .id_1(id_2)
  );
  xnor primCall (id_0, id_1, id_11, id_12, id_13, id_14, id_17, id_18, id_19, id_4, id_6);
endmodule
