Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jan 12 12:38:22 2020
| Host         : Laptop-Puvvada running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_nexys4_verilog_timing_summary_routed.rpt -pb test_nexys4_verilog_timing_summary_routed.pb -rpx test_nexys4_verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : test_nexys4_verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.200        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             7.200        0.000                      0                   28        0.324        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    divclk_reg[20]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.096 r  divclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.096    divclk_reg[24]_i_1_n_6
    SLICE_X0Y124         FDCE                                         r  divclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.572    14.994    board_clk
    SLICE_X0Y124         FDCE                                         r  divclk_reg[25]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.062    15.296    divclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.013ns (72.544%)  route 0.762ns (27.456%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    divclk_reg[20]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.075 r  divclk_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.075    divclk_reg[24]_i_1_n_4
    SLICE_X0Y124         FDCE                                         r  divclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.572    14.994    board_clk
    SLICE_X0Y124         FDCE                                         r  divclk_reg[27]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.062    15.296    divclk_reg[27]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    divclk_reg[20]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  divclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.001    divclk_reg[24]_i_1_n_5
    SLICE_X0Y124         FDCE                                         r  divclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.572    14.994    board_clk
    SLICE_X0Y124         FDCE                                         r  divclk_reg[26]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.062    15.296    divclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  divclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    divclk_reg[20]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.985 r  divclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.985    divclk_reg[24]_i_1_n_7
    SLICE_X0Y124         FDCE                                         r  divclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.572    14.994    board_clk
    SLICE_X0Y124         FDCE                                         r  divclk_reg[24]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.062    15.296    divclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.982 r  divclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.982    divclk_reg[20]_i_1_n_6
    SLICE_X0Y123         FDCE                                         r  divclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.574    14.996    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[21]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    divclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.961 r  divclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.961    divclk_reg[20]_i_1_n_4
    SLICE_X0Y123         FDCE                                         r  divclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.574    14.996    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[23]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    divclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.887 r  divclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.887    divclk_reg[20]_i_1_n_5
    SLICE_X0Y123         FDCE                                         r  divclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.574    14.996    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[22]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    divclk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  divclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.648    divclk_reg[16]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.871 r  divclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.871    divclk_reg[20]_i_1_n_7
    SLICE_X0Y123         FDCE                                         r  divclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.574    14.996    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[20]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    divclk_reg[20]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.868 r  divclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.868    divclk_reg[16]_i_1_n_6
    SLICE_X0Y122         FDCE                                         r  divclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.575    14.997    board_clk
    SLICE_X0Y122         FDCE                                         r  divclk_reg[17]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y122         FDCE (Setup_fdce_C_D)        0.062    15.299    divclk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 divclk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.698     5.300    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  divclk_reg[1]/Q
                         net (fo=1, routed)           0.762     6.518    divclk_reg_n_0_[1]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.192 r  divclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    divclk_reg[0]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  divclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    divclk_reg[4]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  divclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    divclk_reg[8]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  divclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.534    divclk_reg[12]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.847 r  divclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.847    divclk_reg[16]_i_1_n_4
    SLICE_X0Y122         FDCE                                         r  divclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          1.575    14.997    board_clk
    SLICE_X0Y122         FDCE                                         r  divclk_reg[19]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y122         FDCE (Setup_fdce_C_D)        0.062    15.299    divclk_reg[19]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  7.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.591     1.510    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  divclk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.824    divclk_reg_n_0_[0]
    SLICE_X0Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  divclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.869    divclk[0]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  divclk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    divclk_reg[0]_i_1_n_7
    SLICE_X0Y118         FDCE                                         r  divclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.862     2.027    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[0]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y118         FDCE (Hold_fdce_C_D)         0.105     1.615    divclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.589     1.508    board_clk
    SLICE_X0Y120         FDCE                                         r  divclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  divclk_reg[8]/Q
                         net (fo=1, routed)           0.176     1.826    divclk_reg_n_0_[8]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.941 r  divclk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.941    divclk_reg[8]_i_1_n_7
    SLICE_X0Y120         FDCE                                         r  divclk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.860     2.025    board_clk
    SLICE_X0Y120         FDCE                                         r  divclk_reg[8]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDCE (Hold_fdce_C_D)         0.105     1.613    divclk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.586     1.505    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  divclk_reg[20]/Q
                         net (fo=1, routed)           0.176     1.823    divclk_reg_n_0_[20]
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.938 r  divclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    divclk_reg[20]_i_1_n_7
    SLICE_X0Y123         FDCE                                         r  divclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.855     2.021    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[20]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.105     1.610    divclk_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.588     1.507    board_clk
    SLICE_X0Y121         FDCE                                         r  divclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  divclk_reg[12]/Q
                         net (fo=1, routed)           0.176     1.825    divclk_reg_n_0_[12]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.940 r  divclk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    divclk_reg[12]_i_1_n_7
    SLICE_X0Y121         FDCE                                         r  divclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.859     2.024    board_clk
    SLICE_X0Y121         FDCE                                         r  divclk_reg[12]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDCE (Hold_fdce_C_D)         0.105     1.612    divclk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.590     1.509    board_clk
    SLICE_X0Y119         FDCE                                         r  divclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  divclk_reg[4]/Q
                         net (fo=1, routed)           0.176     1.827    divclk_reg_n_0_[4]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.942 r  divclk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    divclk_reg[4]_i_1_n_7
    SLICE_X0Y119         FDCE                                         r  divclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.860     2.026    board_clk
    SLICE_X0Y119         FDCE                                         r  divclk_reg[4]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y119         FDCE (Hold_fdce_C_D)         0.105     1.614    divclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 divclk_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.402%)  route 0.190ns (42.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.585     1.504    board_clk
    SLICE_X0Y124         FDCE                                         r  divclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  divclk_reg[24]/Q
                         net (fo=17, routed)          0.190     1.835    slow_bits[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  divclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    divclk_reg[24]_i_1_n_7
    SLICE_X0Y124         FDCE                                         r  divclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.855     2.020    board_clk
    SLICE_X0Y124         FDCE                                         r  divclk_reg[24]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.609    divclk_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 divclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.402%)  route 0.190ns (42.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.588     1.507    board_clk
    SLICE_X0Y122         FDCE                                         r  divclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  divclk_reg[16]/Q
                         net (fo=16, routed)          0.190     1.838    p_0_in7_in
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  divclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    divclk_reg[16]_i_1_n_7
    SLICE_X0Y122         FDCE                                         r  divclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.858     2.023    board_clk
    SLICE_X0Y122         FDCE                                         r  divclk_reg[16]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X0Y122         FDCE (Hold_fdce_C_D)         0.105     1.612    divclk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.591     1.510    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  divclk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.824    divclk_reg_n_0_[0]
    SLICE_X0Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  divclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.869    divclk[0]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.975 r  divclk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    divclk_reg[0]_i_1_n_6
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.862     2.027    board_clk
    SLICE_X0Y118         FDCE                                         r  divclk_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y118         FDCE (Hold_fdce_C_D)         0.105     1.615    divclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.589     1.508    board_clk
    SLICE_X0Y120         FDCE                                         r  divclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  divclk_reg[8]/Q
                         net (fo=1, routed)           0.176     1.826    divclk_reg_n_0_[8]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.977 r  divclk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.977    divclk_reg[8]_i_1_n_6
    SLICE_X0Y120         FDCE                                         r  divclk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.860     2.025    board_clk
    SLICE_X0Y120         FDCE                                         r  divclk_reg[9]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDCE (Hold_fdce_C_D)         0.105     1.613    divclk_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divclk_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.586     1.505    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  divclk_reg[20]/Q
                         net (fo=1, routed)           0.176     1.823    divclk_reg_n_0_[20]
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.974 r  divclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.974    divclk_reg[20]_i_1_n_6
    SLICE_X0Y123         FDCE                                         r  divclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=28, routed)          0.855     2.021    board_clk
    SLICE_X0Y123         FDCE                                         r  divclk_reg[21]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.105     1.610    divclk_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y118    divclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    divclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    divclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    divclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    divclk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    divclk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    divclk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    divclk_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    divclk_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123    divclk_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123    divclk_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123    divclk_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123    divclk_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118    divclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    divclk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    divclk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    divclk_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    divclk_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    divclk_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118    divclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118    divclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    divclk_reg[11]/C



