Processor,Designer,Transistor Count,Year,Process,Show
"Intel 4004 (4-bit, 16-pin)",Intel,"2,250",1971,10000,
"Intel 8008 (8-bit, 18-pin)",Intel,"3,500",1972,10000,
"NEC μCOM-4 (4-bit, 42-pin)",NEC,"2,500[18][19]",1973,7500,
Toshiba TLCS-12 (12-bit),Toshiba,"11,000+[21]",1973,6000,
"Intel 4040 (4-bit, 16-pin)",Intel,"3,000",1974,10000,
"Motorola 6800 (8-bit, 40-pin)",Motorola,"4,100",1974,6000,
"Intel 8080 (8-bit, 40-pin)",Intel,"6,000",1974,6000,1
"TMS 1000 (4-bit, 28-pin)",Texas Instruments,"8,000[b]",1974,8000,
"MOS Technology 6502 (8-bit, 40-pin)",MOS Technology,"4,528[c][23]",1975,8000,
"RCA 1802 (8-bit, 40-pin)",RCA,"5,000",1976,5000,
"Zilog Z80 (8-bit, 4-bit ALU, 40-pin)",Zilog,"8,500[d]",1976,4000,
"Intel 8085 (8-bit, 40-pin)",Intel,"6,500",1976,3000,
Bellmac-8 (8-bit),Bell Labs,"7,000",1977,5000,
"Motorola 6809 (8-bit with some 16-bit features, 40-pin)",Motorola,"9,000",1978,5000,
"Intel 8086 (16-bit, 40-pin)",Intel,"29,000[24]",1978,3000,1
"Intel 8088 (16-bit, 8-bit data bus)",Intel,"29,000",1979,3000,
"Motorola 68000 (16/32-bit, 32-bit registers, 16-bit ALU)",Motorola,"68,000[26]",1979,3500,
WDC 65C02,WDC,"11,500[27]",1981,3000,
ROMP (32-bit),IBM,"45,000",1981,2000,
"Intel 80186 (16-bit, 68-pin)",Intel,"55,000",1982,3000,
"Intel 80286 (16-bit, 68-pin)",Intel,"134,000",1982,1500,1
WDC 65C816 (8/16-bit),WDC,"22,000[28]",1983,3000,
Motorola 68020 (32-bit; 114 pins used),Motorola,"190,000[30]",1984,2000,
"Intel 80386 (32-bit, 132-pin; no cache)",Intel,"275,000",1985,1500,1
ARM 1 (32-bit; no cache),Acorn,"25,000[30]",1985,3000,
Novix NC4016 (16-bit),Harris Corporation,"16,000[31]",1985,3000,
SPARC MB86900 (32-bit; no cache),Fujitsu,"110,000[34]",1986,1200,
NEC V60[35] (32-bit; no cache),NEC,"375,000",1986,1500,
"ARM 2 (32-bit, 84-pin; no cache)",Acorn,"27,000[36][30]",1986,2000,
NEC V70[35] (32-bit; no cache),NEC,"385,000",1987,1500,
Hitachi Gmicro/200[37],Hitachi,"730,000",1987,1000,
"Motorola 68030 (32-bit, very small caches)",Motorola,"273,000",1987,800,
TI Explorer's 32-bit Lisp machine chip,Texas Instruments,"553,000[38]",1987,2000,
DEC WRL MultiTitan,DEC WRL,"180,000[40]",1988,1500,
"Intel i960 (32-bit, 33-bit memory subsystem, no cache)",Intel,"250,000[41]",1988,1500,
"Intel i960CA (32-bit, cache)",Intel,"600,000[42]",1989,800,
"Intel 80486 (32-bit, 8 KB cache)",Intel,"1,180,235",1989,1000,1
"ARM 3 (32-bit, 4 KB cache)",Acorn,"310,000",1989,1500,
"POWER1 (9-chip module, 72 kB of cache)",IBM,"6,900,000[44]",1990,1000,
"Motorola 68040 (32-bit, 8 KB caches)",Motorola,"1,200,000",1990,650,
"R4000 (64-bit, 16 KB of caches)",MIPS,"1,350,000",1991,1000,
"ARM 6 (32-bit, no cache for this 60 variant)",ARM,"35,000",1991,800,
"Hitachi SH-1 (32-bit, no cache)",Hitachi,"600,000[45]",1992,800,
"Alpha 21064 (64-bit, 290-pin; 16 KB of caches)",DEC,"1,680,000",1992,750,
"Hitachi HARP-1 (32-bit, cache)",Hitachi,"2,800,000[47]",1993,500,
"Pentium (32-bit, 16 KB of caches)",Intel,"3,100,000",1993,800,1
"POWER2 (8-chip module, 288 kB of cache)",IBM,"23,037,000[48]",1993,720,
ARM700 (32-bit; 8 KB cache),ARM,"578,977[49]",1994,700,
"MuP21 (21-bit,[50] 40-pin; includes video)",Offete Enterprises,"7,000[51]",1994,1200,
"Motorola 68060 (32-bit, 16 KB of caches)",Motorola,"2,500,000",1994,600,
"PowerPC 601 (32-bit, 32 KB of caches)","Apple, IBM, Motorola","2,800,000[52]",1994,600,
"PowerPC 603 (32-bit, 16 KB of caches)","Apple, IBM, Motorola","1,600,000[53]",1994,500,
"PowerPC 603e (32-bit, 32 KB of caches)","Apple, IBM, Motorola","2,600,000[54]",1995,500,
"Alpha 21164 EV5 (64-bit, 112 kB cache)",DEC,"9,300,000[55]",1995,500,
"SA-110 (32-bit, 32 KB of caches)","Acorn, DEC, Apple","2,500,000[30]",1995,350,
"Pentium Pro (32-bit, 16 KB of caches;[56] L2 cache on-package, but on separate die)",Intel,"5,500,000[57]",1995,500,
"PA-8000 64-bit, no cache",HP,"3,800,000[58]",1995,500,
"Alpha 21164A EV56 (64-bit, 112 kB cache)",DEC,"9,660,000[59]",1996,350,
"AMD K5 (32-bit, caches)",AMD,"4,300,000",1996,500,
"Pentium II Klamath (32-bit, 64-bit SIMD, caches)",Intel,"7,500,000",1997,350,1
"AMD K6 (32-bit, caches)",AMD,"8,800,000",1997,350,
"Pentium II Deschutes (32-bit, large cache)",Intel,"7,500,000",1998,250,
Alpha 21264 EV6 (64-bit),DEC,"15,200,000[61]",1998,350,
"Alpha 21164PC PCA57 (64-bit, 48 kB cache)",Samsung,"5,700,000",1998,280,
"Hitachi SH-4 (32-bit, caches)[62]",Hitachi,"3,200,000[63]",1998,250,
"ARM 9TDMI (32-bit, no cache)",Acorn,"111,000[30]",1999,350,
"Pentium III Katmai (32-bit, 128-bit SIMD, caches)",Intel,"9,500,000",1999,250,
"Emotion Engine (64-bit, 128-bit SIMD, cache)","Sony, Toshiba","10,500,000[64]

– 13,500,000[65]",1999,250,
"Pentium II Mobile Dixon (32-bit, caches)",Intel,"27,400,000",1999,180,
"AMD K6-III (32-bit, caches)",AMD,"21,300,000",1999,250,
"AMD K7 (32-bit, caches)",AMD,"22,000,000",1999,250,
"Gekko (32-bit, large cache)","IBM, Nintendo","21,000,000[66]",2000,180,
"Pentium III Coppermine (32-bit, large cache)",Intel,"21,000,000",2000,180,1
"Pentium 4 Willamette (32-bit, large cache)",Intel,"42,000,000",2000,180,
"SPARC64 V (64-bit, large cache)",Fujitsu,"191,000,000[67]",2001,130,
"Pentium III Tualatin (32-bit, large cache)",Intel,"45,000,000",2001,130,
"Pentium 4 Northwood (32-bit, large cache)",Intel,"55,000,000",2002,130,
"Itanium 2 McKinley (64-bit, large cache)",Intel,"220,000,000",2002,180,
"Alpha 21364 (64-bit, 946-pin, SIMD, very large caches)",DEC,"152,000,000[14]",2003,180,
"AMD K7 Barton (32-bit, large cache)",AMD,"54,300,000",2003,130,
"AMD K8 (64-bit, large cache)",AMD,"105,900,000",2003,130,
Pentium M Banias (32-bit),Intel,"77,000,000[69]",2003,130,
Itanium 2 Madison 6M (64-bit),Intel,"410,000,000",2003,130,
PlayStation 2 single chip (CPU + GPU),"Sony, Toshiba","53,500,000[70]",2003,90,
"Pentium 4 Prescott (32-bit, large cache)",Intel,"112,000,000",2004,90,
Pentium M Dothan (32-bit),Intel,"144,000,000[75]",2004,90,
"SPARC64 V+ (64-bit, large cache)",Fujitsu,"400,000,000[76]",2004,90,
Itanium 2 (64-bit;9 MB cache),Intel,"592,000,000",2004,130,
"Pentium 4 Prescott-2M (32-bit, large cache)",Intel,"169,000,000",2005,90,1
"Pentium D Smithfield (64-bit, large cache)",Intel,"228,000,000",2005,90,
"Xenon (64-bit, 128-bit SIMD, large cache)",IBM,"165,000,000",2005,90,
"Cell (32-bit, cache)","Sony, IBM, Toshiba","250,000,000[77]",2005,90,
"Pentium 4 Cedar Mill (32-bit, large cache)",Intel,"184,000,000",2006,65,
"Pentium D Presler (64-bit, large cache)",Intel,"362,000,000 [78]",2006,65,
"Core 2 Duo Conroe (dual-core 64-bit, large caches)",Intel,"291,000,000",2006,65,
"Dual-core Itanium 2 (64-bit, SIMD, large caches)",Intel,"1,700,000,000[79]",2006,90,
"AMD K10 quad-core 2M L3 (64-bit, large caches)",AMD,"463,000,000[80]",2007,65,
"ARM Cortex-A9 (32-bit, (optional) SIMD, caches)",ARM,"26,000,000[81]",2007,45,
"Core 2 Duo Wolfdale (dual-core 64-bit, SIMD, caches)",Intel,"411,000,000",2007,45,1
"POWER6 (64-bit, large caches)",IBM,"789,000,000",2007,65,
"Core 2 Duo Allendale (dual-core 64-bit, SIMD, large caches)",Intel,"169,000,000",2007,65,
Uniphier,Matsushita,"250,000,000[82]",2007,45,
"SPARC64 VI (64-bit, SIMD, large caches)",Fujitsu,"540,000,000",2007,90,
"Core 2 Duo Wolfdale 3M (dual-core 64-bit, SIMD, large caches)",Intel,"230,000,000",2008,45,
"Core i7 (quad-core 64-bit, SIMD, large caches)",Intel,"731,000,000",2008,45,1
"AMD K10 quad-core 6M L3 (64-bit, SIMD, large caches)",AMD,"758,000,000[80]",2008,45,
"Atom (32-bit, large cache)",Intel,"47,000,000",2008,45,
"SPARC64 VII (64-bit, SIMD, large caches)",Fujitsu,"600,000,000",2008,65,
"Six-core Xeon 7400 (64-bit, SIMD, large caches)",Intel,"1,900,000,000",2008,45,
"Six-core Opteron 2400 (64-bit, SIMD, large caches)",AMD,"904,000,000",2009,45,
"SPARC64 VIIIfx (64-bit, SIMD, large caches)",Fujitsu,"760,000,000[85]",2009,45,
"Atom (Pineview) 64-bit, 1-core, 512 kB L2 cache",Intel,"123,000,000[86]",2010,45,
"Atom (Pineview) 64-bit, 2-core, 1 MB L2 cache",Intel,"176,000,000[87]",2010,45,
"SPARC T3 (16-core 64-bit, SIMD, large caches)",Sun/Oracle,"1,000,000,000[88]",2010,40,
Six-core Core i7 (Gulftown),Intel,"1,170,000,000",2010,32,
"POWER7 32M L3 (8-core 64-bit, SIMD, large caches)",IBM,"1,200,000,000",2010,45,
"Quad-core z196[89] (64-bit, very large caches)",IBM,"1,400,000,000",2010,45,
"Quad-core Itanium Tukwila (64-bit, SIMD, large caches)",Intel,"2,000,000,000[90]",2010,65,
"Xeon Nehalem-EX (8-core 64-bit, SIMD, large caches)",Intel,"2,300,000,000[91]",2010,45,
"SPARC64 IXfx (64-bit, SIMD, large caches)",Fujitsu,"1,870,000,000[92]",2011,40,
"Quad-core + GPU Core i7 (64-bit, SIMD, large caches)",Intel,"1,160,000,000",2011,32,
"Six-core Core i7/8-core Xeon E5

 (Sandy Bridge-E/EP) (64-bit, SIMD, large caches)",Intel,"2,270,000,000[93]",2011,32,
"Xeon Westmere-EX (10-core 64-bit, SIMD, large caches)",Intel,"2,600,000,000",2011,32,
"Atom ""Medfield"" (64-bit)",Intel,"432,000,000[94]",2012,32,
"SPARC64 X (64-bit, SIMD, caches)",Fujitsu,"2,990,000,000[95]",2012,28,
"AMD Bulldozer (8-core 64-bit, SIMD, caches)",AMD,"1,200,000,000[96]",2012,32,
"Quad-core + GPU AMD Trinity (64-bit, SIMD, caches)",AMD,"1,303,000,000",2012,32,
"Quad-core + GPU Core i7 Ivy Bridge (64-bit, SIMD, caches)",Intel,"1,400,000,000",2012,22,
"POWER7+ (8-core 64-bit, SIMD, 80 MB L3 cache)",IBM,"2,100,000,000",2012,32,
"Six-core zEC12 (64-bit, SIMD, large caches)",IBM,"2,750,000,000",2012,32,
"Itanium Poulson (8-core 64-bit, SIMD, caches)",Intel,"3,100,000,000",2012,32,
"Xeon Phi (61-core 32-bit, 512-bit SIMD, caches)",Intel,"5,000,000,000[97]",2012,22,
"Apple A7 (dual-core 64/32-bit ARM64, ""mobile SoC"", SIMD, caches)",Apple,"1,000,000,000",2013,28,
"Six-core Core i7 Ivy Bridge E (64-bit, SIMD, caches)",Intel,"1,860,000,000",2013,22,
"POWER8 (12-core 64-bit, SIMD, caches)",IBM,"4,200,000,000",2013,22,
"Xbox One main SoC (64-bit, SIMD, caches)","Microsoft, AMD","5,000,000,000",2013,28,
"Quad-core + GPU Core i7 Haswell (64-bit, SIMD, caches)",Intel,"1,400,000,000[98]",2014,22,
"Apple A8 (dual-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"2,000,000,000",2014,20,
"Core i7 Haswell-E (8-core 64-bit, SIMD, caches)",Intel,"2,600,000,000[99]",2014,22,
"Apple A8X (tri-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"3,000,000,000[100]",2014,20,
"Xeon Ivy Bridge-EX (15-core 64-bit, SIMD, caches)",Intel,"4,310,000,000[101]",2014,22,
"Xeon Haswell-E5 (18-core 64-bit, SIMD, caches)",Intel,"5,560,000,000[102]",2014,22,
"Quad-core + GPU GT2 Core i7 Skylake K (64-bit, SIMD, caches)",Intel,"1,750,000,000",2015,14,
"Dual-core + GPU Iris Core i7 Broadwell-U (64-bit, SIMD, caches)",Intel,"1,900,000,000[103]",2015,14,
"Apple A9 (dual-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"2,000,000,000+",2015,14,1
"Apple A9X (dual core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"3,000,000,000+",2015,16,
"IBM z13 (64-bit, caches)",IBM,"3,990,000,000",2015,22,
IBM z13 Storage Controller,IBM,"7,100,000,000",2015,22,
"SPARC M7 (32-core 64-bit, SIMD, caches)",Oracle,"10,000,000,000[104]",2015,20,
"Core i7 Broadwell-E (10-core 64-bit, SIMD, caches)",Intel,"3,200,000,000[105]",2016,14,
"Apple A10 Fusion (quad-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"3,300,000,000",2016,16,
"HiSilicon Kirin 960 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Huawei,"4,000,000,000[107]",2016,16,
"Xeon Broadwell-E5 (22-core 64-bit, SIMD, caches)",Intel,"7,200,000,000[108]",2016,14,
"Xeon Phi (72-core 64-bit, 512-bit SIMD, caches)",Intel,"8,000,000,000",2016,14,
"Qualcomm Snapdragon 835 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Qualcomm,"3,000,000,000[110][111]",2016,10,
"Apple A11 Bionic (hexa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"4,300,000,000",2017,10,
"AMD Zen CCX (core complex unit: 4 cores, 8 MB L3 cache)",AMD,"1,400,000,000[112]",2017,14,
"AMD Zeppelin SoC Ryzen (64-bit, SIMD, caches)",AMD,"4,800,000,000[113]",2017,14,
"AMD Ryzen 5 1600 Ryzen (64-bit, SIMD, caches)",AMD,"4,800,000,000[114]",2017,14,1
"IBM z14 (64-bit, SIMD, caches)",IBM,"6,100,000,000",2017,14,
IBM z14 Storage Controller (64-bit),IBM,"9,700,000,000",2017,14,
"HiSilicon Kirin 970 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Huawei,"5,500,000,000[115]",2017,10,
"Xbox One X (Project Scorpio) main SoC (64-bit, SIMD, caches)","Microsoft, AMD","7,000,000,000[116]",2017,16,
"Xeon Platinum 8180 (28-core 64-bit, SIMD, caches)",Intel,"8,000,000,000[117]",2017,14,
Xeon (unspecified),Intel,"7,100,000,000[118]",2017,14,
"POWER9 (64-bit, SIMD, caches)",IBM,"8,000,000,000",2017,14,
"Freedom U500 Base Platform Chip (E51, 4×U54) RISC-V (64-bit, caches)",SiFive,"250,000,000[119]",2017,28,
"SPARC64 XII (12-core 64-bit, SIMD, caches)",Fujitsu,"5,450,000,000[120]",2017,20,
"Apple A10X Fusion (hexa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"4,300,000,000[121]",2017,10,
"Centriq 2400 (64/32-bit, SIMD, caches)",Qualcomm,"18,000,000,000[122]",2017,10,
"AMD Epyc (32-core 64-bit, SIMD, caches)",AMD,"19,200,000,000",2017,14,
"Qualcomm Snapdragon 845 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Qualcomm,"5,300,000,000[123]",2017,10,
"Qualcomm Snapdragon 850 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Qualcomm,"5,300,000,000[124]",2017,10,
"HiSilicon Kirin 710 (octa-core ARM64 ""mobile SoC"", SIMD, caches)",Huawei,"5,500,000,000[125]",2018,12,
"Apple A12 Bionic (hexa-core ARM64 ""mobile SoC"", SIMD, caches)",Apple,"6,900,000,000

[126][127]",2018,7,
"HiSilicon Kirin 980 (octa-core ARM64 ""mobile SoC"", SIMD, caches)",Huawei,"6,900,000,000[128]",2018,7,
"Qualcomm Snapdragon 8cx / SCX8180 (octa-core ARM64 ""mobile SoC"", SIMD, caches)",Qualcomm,"8,500,000,000[129]",2018,7,
"Apple A12X Bionic (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"10,000,000,000[130]",2018,7,
"Fujitsu A64FX (64/32-bit, SIMD, caches)",Fujitsu,"8,786,000,000[131]",2018,7,
Tegra Xavier SoC (64/32-bit),Nvidia,"9,000,000,000[133]",2018,12,
"Qualcomm Snapdragon 855 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Qualcomm,"6,700,000,000[134]",2018,7,
AMD Zen 2 core (0.5 MB L2 + 4 MB L3 cache),AMD,"475,000,000[135]",2019,7,
"AMD Zen 2 CCX (core complex: 4 cores, 16 MB L3 cache)",AMD,"1,900,000,000[135]",2019,7,
"AMD Zen 2 CCD (core complex die: 8 cores, 32 MB L3 cache)",AMD,"3,800,000,000[135]",2019,7,
AMD Zen 2 client I/O die,AMD,"2,090,000,000[135]",2019,12,
AMD Zen 2 server I/O die,AMD,"8,340,000,000[135]",2019,12,
AMD Zen 2 Renoir die,AMD,"9,800,000,000[135]",2019,7,
"AMD Ryzen 7 3700X (64-bit, SIMD, caches, I/O die)",AMD,"5,990,000,000[136][e]",2019,7,
HiSilicon Kirin 990 4G,Huawei,"8,000,000,000[137]",2019,7,
"Apple A13 (hexa-core 64-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"8,500,000,000

[138][139]",2019,7,
"IBM z15 CP chip (12 cores, 256 MB L3 cache)",IBM,"9,200,000,000[140]",2019,14,
IBM z15 SC chip (960 MB L4 cache),IBM,"12,200,000,000",2019,14,
"AMD Ryzen 9 3900X (64-bit, SIMD, caches, I/O die)",AMD,"9,890,000,000

[141][142]",2019,7,
HiSilicon Kirin 990 5G,Huawei,"10,300,000,000[143]",2019,7,
"AWS Graviton2 (64-bit, 64-core ARM-based, SIMD, caches)[144][145]",Amazon,"30,000,000,000",2019,7,
"AMD Epyc Rome (64-bit, SIMD, caches)",AMD,"39,540,000,000

[141][142]",2019,7,
"Qualcomm Snapdragon 865 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)",Qualcomm,"10,300,000,000[146]",2019,7,1
"TI Jacinto TDA4VM (ARM A72, DSP, SRAM)",Texas Instruments,"3,500,000,000[148]",2020,16,
"Apple A14 Bionic (hexa-core 64-bit ARM64 ""mobile SoC"", SIMD, caches)",Apple,"11,800,000,000[149]",2020,5,
"Apple M1 (octa-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"16,000,000,000[150]",2020,5,
HiSilicon Kirin 9000,Huawei,"15,300,000,000

[151][152]",2020,5,
"AMD Zen 3 CCX (core complex unit: 8 cores, 32 MB L3 cache)",AMD,"4,080,000,000[153]",2020,7,
AMD Zen 3 CCD (core complex die),AMD,"4,150,000,000[153]",2020,7,
"Core 11th gen Rocket Lake (8-core 64-bit, SIMD, large caches)",Intel,"6,000,000,000+ [154]",2021,14,
"AMD Ryzen 7 5800H (64-bit, SIMD, caches, I/O and GPU)",AMD,"10,700,000,000[157]",2021,7,
"AMD Epyc 7763 (Milan) (64-core, 64-bit)",AMD,?,2021,7,
Apple A15,Apple,"15,000,000,000

[159][160]",2021,5,
"Apple M1 Pro (10-core, 64-bit)",Apple,"33,700,000,000[161]",2021,5,1
"Apple M1 Max (10-core, 64-bit)",Apple,"57,000,000,000

[163][161]",2021,5,
Power10 dual-chip module (30 SMT8 cores or 60 SMT4 cores),IBM,"36,000,000,000[165]",2021,7,
Dimensity 9000 (ARM64 SoC),Mediatek,"15,300,000,000

[166][167]",2021,4,
Apple A16 (ARM64 SoC),Apple,"16,000,000,000

[168][169][170]",2022,4,
"Apple M1 Ultra (dual-chip module, 2×10 cores)",Apple,"114,000,000,000

[171][172]",2022,5,
"AMD Epyc 7773X (Milan-X) (multi-chip module, 64 cores, 768 MB L3 cache)",AMD,"26,000,000,000 + Milan[173]",2022,7,
"IBM Telum dual-chip module (2×8 cores, 2×256 MB cache)",IBM,"45,000,000,000

[174][175]",2022,7,
"Apple M2 (deca-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"20,000,000,000[176]",2022,5,
Dimensity 9200 (ARM64 SoC),Mediatek,"17,000,000,000

[177][178][179]",2022,4,
"Qualcomm Snapdragon 8 Gen 2 (octa-core ARM64 ""mobile SoC"", SIMD, caches)",Qualcomm,"16,000,000,000",2022,4,
AMD EPYC Genoa (4th gen/9004 series) 13-chip module (up to 96 cores and 384 MB (L3) + 96 MB (L2) cache)[180],AMD,"90,000,000,000

[181][182]",2022,5,
HiSilicon Kirin 9000s,Huawei,"9,510,000,000[185]",2023,7,
"Apple M3 (octa-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"25,000,000,000[187]",2023,3,
"Apple M3 Pro (dodeca-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"37,000,000,000[187]",2023,3,
"Apple M3 Max (hexadeca-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"92,000,000,000[187]",2023,3,
Apple A17,Apple,"19,000,000,000

[188]",2023,3,
Sapphire Rapids quad-chip module (up to 60 cores and 112.5 MB of cache)[189],Intel,"44,000,000,000–

48,000,000,000[190]",2023,10,
"Apple M2 Pro (12-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"40,000,000,000[191]",2023,5,
"Apple M2 Max (12-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"67,000,000,000[191]",2023,5,
Apple M2 Ultra (two M2 Max dies),Apple,"134,000,000,000[7]",2023,5,
AMD Epyc Bergamo (4th gen/97X4 series) 9-chip module (up to 128 cores and 256 MB (L3) + 128 MB (L2) cache),AMD,"82,000,000,000[192]",2023,5,
"AMD Instinct MI300A (multi-chip module, 24 cores, 128 GB GPU memory + 256 MB (LLC/L3) cache)",AMD,"146,000,000,000[193][194]",2023,5,
"Apple M4 (deca-core 64-bit ARM64 SoC, SIMD, caches)",Apple,"28,000,000,000[186]",2024,3,