vhdl xil_defaultlib  \
"../../../bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/sim/TDCsystem_rst_ps7_0_100M_0.vhd" \
"../../../bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/sim/TDCsystem_axi_dma_0_0.vhd" \
"../../../bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/sim/axi_gpio_0.vhd" \
"../../../bd/TDCsystem/ipshared/0977/src/MyPkg.vhd" \
"../../../bd/TDCsystem/ipshared/0977/src/risingEdgeDetector.vhd" \
"../../../bd/TDCsystem/ipshared/0977/src/delayLine.vhd" \
"../../../bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd" \
"../../../bd/TDCsystem/ipshared/0977/src/encoder.vhd" \
"../../../bd/TDCsystem/ipshared/0977/src/counter.vhd" \
"../../../bd/TDCsystem/ipshared/0977/src/TDCchannel2.vhd" \
"../../../bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/sim/TDCsystem_AXITDC_bm_0_0.vhd" \
"../../../bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/sim/TDCsystem_AXITDC_bm_0_1.vhd" \
"../../../bd/TDCsystem/ip/TDCsystem_c_counter_binary_0_0/sim/TDCsystem_c_counter_binary_0_0.vhd" \
"../../../bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/sim/TDCsystem_axi_gpio_0_0.vhd" \
"../../../bd/TDCsystem/ip/TDCsystem_native2axis_v2_0_0/sim/TDCsystem_native2axis_v2_0_0.vhd" \
"../../../bd/TDCsystem/sim/TDCsystem.vhd" \

# Do not sort compile order
nosort
