{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 11:18:13 2017 " "Info: Processing started: Wed Aug 30 11:18:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ask -c ask --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ask -c ask --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 112 16 184 128 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fenpin:inst1\|74161:inst5\|f74161:sub\|110 " "Info: Detected ripple clock \"fenpin:inst1\|74161:inst5\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin:inst1\|74161:inst5\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mxulie:inst2\|inst " "Info: Detected ripple clock \"mxulie:inst2\|inst\" as buffer" {  } { { "mxulie.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/mxulie.bdf" { { 160 744 808 240 "inst" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "mxulie:inst2\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fenpin:inst\|74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"fenpin:inst\|74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin:inst\|74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fenpin:inst1\|74161:inst\|f74161:sub\|87 register fenpin:inst1\|74161:inst5\|f74161:sub\|99 193.84 MHz 5.159 ns Internal " "Info: Clock \"clk\" has Internal fmax of 193.84 MHz between source register \"fenpin:inst1\|74161:inst\|f74161:sub\|87\" and destination register \"fenpin:inst1\|74161:inst5\|f74161:sub\|99\" (period= 5.159 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns + Longest register register " "Info: + Longest register to register delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fenpin:inst1\|74161:inst\|f74161:sub\|87 1 REG LC_X53_Y22_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X53_Y22_N5; Fanout = 3; REG Node = 'fenpin:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.432 ns) 1.161 ns fenpin:inst1\|74161:inst\|f74161:sub\|85~COUT1_5 2 COMB LC_X52_Y22_N1 2 " "Info: 2: + IC(0.729 ns) + CELL(0.432 ns) = 1.161 ns; Loc. = LC_X52_Y22_N1; Fanout = 2; COMB Node = 'fenpin:inst1\|74161:inst\|f74161:sub\|85~COUT1_5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { fenpin:inst1|74161:inst|f74161:sub|87 fenpin:inst1|74161:inst|f74161:sub|85~COUT1_5 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.241 ns fenpin:inst1\|74161:inst\|f74161:sub\|95~COUT1_4 3 COMB LC_X52_Y22_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.241 ns; Loc. = LC_X52_Y22_N2; Fanout = 2; COMB Node = 'fenpin:inst1\|74161:inst\|f74161:sub\|95~COUT1_4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { fenpin:inst1|74161:inst|f74161:sub|85~COUT1_5 fenpin:inst1|74161:inst|f74161:sub|95~COUT1_4 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 672 432 480 704 "95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.321 ns fenpin:inst1\|74161:inst\|f74161:sub\|105~COUT1_4 4 COMB LC_X52_Y22_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.321 ns; Loc. = LC_X52_Y22_N3; Fanout = 1; COMB Node = 'fenpin:inst1\|74161:inst\|f74161:sub\|105~COUT1_4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { fenpin:inst1|74161:inst|f74161:sub|95~COUT1_4 fenpin:inst1|74161:inst|f74161:sub|105~COUT1_4 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 880 432 480 912 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 1.929 ns fenpin:inst1\|74161:inst5\|f74161:sub\|82~1 5 COMB LC_X52_Y22_N4 9 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 1.929 ns; Loc. = LC_X52_Y22_N4; Fanout = 9; COMB Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|82~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { fenpin:inst1|74161:inst|f74161:sub|105~COUT1_4 fenpin:inst1|74161:inst5|f74161:sub|82~1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 40 432 480 72 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.292 ns) 2.703 ns fenpin:inst1\|74161:inst5\|f74161:sub\|80 6 COMB LC_X52_Y22_N0 2 " "Info: 6: + IC(0.482 ns) + CELL(0.292 ns) = 2.703 ns; Loc. = LC_X52_Y22_N0; Fanout = 2; COMB Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { fenpin:inst1|74161:inst5|f74161:sub|82~1 fenpin:inst1|74161:inst5|f74161:sub|80 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.114 ns) 3.244 ns fenpin:inst1\|74161:inst5\|f74161:sub\|84 7 COMB LC_X52_Y22_N5 2 " "Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 3.244 ns; Loc. = LC_X52_Y22_N5; Fanout = 2; COMB Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|84'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { fenpin:inst1|74161:inst5|f74161:sub|80 fenpin:inst1|74161:inst5|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.540 ns fenpin:inst1\|74161:inst5\|f74161:sub\|94 8 COMB LC_X52_Y22_N6 2 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 3.540 ns; Loc. = LC_X52_Y22_N6; Fanout = 2; COMB Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { fenpin:inst1|74161:inst5|f74161:sub|84 fenpin:inst1|74161:inst5|f74161:sub|94 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.836 ns fenpin:inst1\|74161:inst5\|f74161:sub\|104 9 COMB LC_X52_Y22_N7 4 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 3.836 ns; Loc. = LC_X52_Y22_N7; Fanout = 4; COMB Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { fenpin:inst1|74161:inst5|f74161:sub|94 fenpin:inst1|74161:inst5|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.309 ns) 4.898 ns fenpin:inst1\|74161:inst5\|f74161:sub\|99 10 REG LC_X53_Y22_N2 2 " "Info: 10: + IC(0.753 ns) + CELL(0.309 ns) = 4.898 ns; Loc. = LC_X53_Y22_N2; Fanout = 2; REG Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { fenpin:inst1|74161:inst5|f74161:sub|104 fenpin:inst1|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.143 ns ( 43.75 % ) " "Info: Total cell delay = 2.143 ns ( 43.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.755 ns ( 56.25 % ) " "Info: Total interconnect delay = 2.755 ns ( 56.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { fenpin:inst1|74161:inst|f74161:sub|87 fenpin:inst1|74161:inst|f74161:sub|85~COUT1_5 fenpin:inst1|74161:inst|f74161:sub|95~COUT1_4 fenpin:inst1|74161:inst|f74161:sub|105~COUT1_4 fenpin:inst1|74161:inst5|f74161:sub|82~1 fenpin:inst1|74161:inst5|f74161:sub|80 fenpin:inst1|74161:inst5|f74161:sub|84 fenpin:inst1|74161:inst5|f74161:sub|94 fenpin:inst1|74161:inst5|f74161:sub|104 fenpin:inst1|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { fenpin:inst1|74161:inst|f74161:sub|87 {} fenpin:inst1|74161:inst|f74161:sub|85~COUT1_5 {} fenpin:inst1|74161:inst|f74161:sub|95~COUT1_4 {} fenpin:inst1|74161:inst|f74161:sub|105~COUT1_4 {} fenpin:inst1|74161:inst5|f74161:sub|82~1 {} fenpin:inst1|74161:inst5|f74161:sub|80 {} fenpin:inst1|74161:inst5|f74161:sub|84 {} fenpin:inst1|74161:inst5|f74161:sub|94 {} fenpin:inst1|74161:inst5|f74161:sub|104 {} fenpin:inst1|74161:inst5|f74161:sub|99 {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.482ns 0.427ns 0.182ns 0.182ns 0.753ns } { 0.000ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 112 16 184 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns fenpin:inst1\|74161:inst5\|f74161:sub\|99 2 REG LC_X53_Y22_N2 2 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X53_Y22_N2; Fanout = 2; REG Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|99 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 112 16 184 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns fenpin:inst1\|74161:inst\|f74161:sub\|87 2 REG LC_X53_Y22_N5 3 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X53_Y22_N5; Fanout = 3; REG Node = 'fenpin:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk fenpin:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk fenpin:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|99 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk fenpin:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { fenpin:inst1|74161:inst|f74161:sub|87 fenpin:inst1|74161:inst|f74161:sub|85~COUT1_5 fenpin:inst1|74161:inst|f74161:sub|95~COUT1_4 fenpin:inst1|74161:inst|f74161:sub|105~COUT1_4 fenpin:inst1|74161:inst5|f74161:sub|82~1 fenpin:inst1|74161:inst5|f74161:sub|80 fenpin:inst1|74161:inst5|f74161:sub|84 fenpin:inst1|74161:inst5|f74161:sub|94 fenpin:inst1|74161:inst5|f74161:sub|104 fenpin:inst1|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { fenpin:inst1|74161:inst|f74161:sub|87 {} fenpin:inst1|74161:inst|f74161:sub|85~COUT1_5 {} fenpin:inst1|74161:inst|f74161:sub|95~COUT1_4 {} fenpin:inst1|74161:inst|f74161:sub|105~COUT1_4 {} fenpin:inst1|74161:inst5|f74161:sub|82~1 {} fenpin:inst1|74161:inst5|f74161:sub|80 {} fenpin:inst1|74161:inst5|f74161:sub|84 {} fenpin:inst1|74161:inst5|f74161:sub|94 {} fenpin:inst1|74161:inst5|f74161:sub|104 {} fenpin:inst1|74161:inst5|f74161:sub|99 {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.482ns 0.427ns 0.182ns 0.182ns 0.753ns } { 0.000ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|99 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk fenpin:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated\|q_a\[6\] lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\] clk 3.878 ns " "Info: Found hold time violation between source  pin or register \"lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated\|q_a\[6\]\" and destination pin or register \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\]\" for clock \"clk\" (Hold time is 3.878 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.219 ns + Largest " "Info: + Largest clock skew is 6.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 112 16 184 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.935 ns) 3.340 ns fenpin:inst1\|74161:inst5\|f74161:sub\|110 2 REG LC_X52_Y22_N8 7 " "Info: 2: + IC(0.936 ns) + CELL(0.935 ns) = 3.340 ns; Loc. = LC_X52_Y22_N8; Fanout = 7; REG Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.598 ns) + CELL(0.935 ns) 9.873 ns mxulie:inst2\|inst 3 REG LC_X8_Y16_N6 9 " "Info: 3: + IC(5.598 ns) + CELL(0.935 ns) = 9.873 ns; Loc. = LC_X8_Y16_N6; Fanout = 9; REG Node = 'mxulie:inst2\|inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { fenpin:inst1|74161:inst5|f74161:sub|110 mxulie:inst2|inst } "NODE_NAME" } } { "mxulie.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/mxulie.bdf" { { 160 744 808 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.224 ns) + CELL(0.114 ns) 14.211 ns lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\] 4 REG LC_X48_Y16_N2 2 " "Info: 4: + IC(4.224 ns) + CELL(0.114 ns) = 14.211 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.338 ns" { mxulie:inst2|inst lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.453 ns ( 24.30 % ) " "Info: Total cell delay = 3.453 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.758 ns ( 75.70 % ) " "Info: Total interconnect delay = 10.758 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.211 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|110 mxulie:inst2|inst lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.211 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|110 {} mxulie:inst2|inst {} lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 0.936ns 5.598ns 4.224ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.992 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 7.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 112 16 184 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.935 ns) 3.398 ns fenpin:inst\|74161:inst\|f74161:sub\|99 2 REG LC_X9_Y16_N2 17 " "Info: 2: + IC(0.994 ns) + CELL(0.935 ns) = 3.398 ns; Loc. = LC_X9_Y16_N2; Fanout = 17; REG Node = 'fenpin:inst\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { clk fenpin:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.886 ns) + CELL(0.708 ns) 7.992 ns lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated\|q_a\[6\] 3 MEM M4K_X49_Y14 1 " "Info: 3: + IC(3.886 ns) + CELL(0.708 ns) = 7.992 ns; Loc. = M4K_X49_Y14; Fanout = 1; MEM Node = 'lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { fenpin:inst|74161:inst|f74161:sub|99 lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_hl21.tdf" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/db/altsyncram_hl21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.112 ns ( 38.94 % ) " "Info: Total cell delay = 3.112 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.880 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.880 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.992 ns" { clk fenpin:inst|74161:inst|f74161:sub|99 lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.992 ns" { clk {} clk~out0 {} fenpin:inst|74161:inst|f74161:sub|99 {} lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.994ns 3.886ns } { 0.000ns 1.469ns 0.935ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.211 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|110 mxulie:inst2|inst lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.211 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|110 {} mxulie:inst2|inst {} lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 0.936ns 5.598ns 4.224ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.992 ns" { clk fenpin:inst|74161:inst|f74161:sub|99 lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.992 ns" { clk {} clk~out0 {} fenpin:inst|74161:inst|f74161:sub|99 {} lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.994ns 3.886ns } { 0.000ns 1.469ns 0.935ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns - " "Info: - Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_hl21.tdf" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/db/altsyncram_hl21.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.691 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated\|q_a\[6\] 1 MEM M4K_X49_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X49_Y14; Fanout = 1; MEM Node = 'lpm_rom1:inst7\|altsyncram:altsyncram_component\|altsyncram_hl21:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_hl21.tdf" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/db/altsyncram_hl21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.442 ns) 1.691 ns lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\] 2 REG LC_X48_Y16_N2 2 " "Info: 2: + IC(1.145 ns) + CELL(0.442 ns) = 1.691 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 32.29 % ) " "Info: Total cell delay = 0.546 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 67.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.691 ns" { lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] {} lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 1.145ns } { 0.104ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_hl21.tdf" "" { Text "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/db/altsyncram_hl21.tdf" 31 2 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.211 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|110 mxulie:inst2|inst lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.211 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|110 {} mxulie:inst2|inst {} lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 0.936ns 5.598ns 4.224ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.992 ns" { clk fenpin:inst|74161:inst|f74161:sub|99 lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.992 ns" { clk {} clk~out0 {} fenpin:inst|74161:inst|f74161:sub|99 {} lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.994ns 3.886ns } { 0.000ns 1.469ns 0.935ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.691 ns" { lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] {} lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 1.145ns } { 0.104ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk 2_ask\[6\] lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\] 23.197 ns register " "Info: tco from clock \"clk\" to destination pin \"2_ask\[6\]\" through register \"lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\]\" is 23.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 112 16 184 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.935 ns) 3.340 ns fenpin:inst1\|74161:inst5\|f74161:sub\|110 2 REG LC_X52_Y22_N8 7 " "Info: 2: + IC(0.936 ns) + CELL(0.935 ns) = 3.340 ns; Loc. = LC_X52_Y22_N8; Fanout = 7; REG Node = 'fenpin:inst1\|74161:inst5\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.598 ns) + CELL(0.935 ns) 9.873 ns mxulie:inst2\|inst 3 REG LC_X8_Y16_N6 9 " "Info: 3: + IC(5.598 ns) + CELL(0.935 ns) = 9.873 ns; Loc. = LC_X8_Y16_N6; Fanout = 9; REG Node = 'mxulie:inst2\|inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { fenpin:inst1|74161:inst5|f74161:sub|110 mxulie:inst2|inst } "NODE_NAME" } } { "mxulie.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/mxulie.bdf" { { 160 744 808 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.224 ns) + CELL(0.114 ns) 14.211 ns lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\] 4 REG LC_X48_Y16_N2 2 " "Info: 4: + IC(4.224 ns) + CELL(0.114 ns) = 14.211 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.338 ns" { mxulie:inst2|inst lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.453 ns ( 24.30 % ) " "Info: Total cell delay = 3.453 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.758 ns ( 75.70 % ) " "Info: Total interconnect delay = 10.758 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.211 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|110 mxulie:inst2|inst lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.211 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|110 {} mxulie:inst2|inst {} lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 0.936ns 5.598ns 4.224ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.986 ns + Longest register pin " "Info: + Longest register to pin delay is 8.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\] 1 REG LC_X48_Y16_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.862 ns) + CELL(2.124 ns) 8.986 ns 2_ask\[6\] 2 PIN PIN_G2 0 " "Info: 2: + IC(6.862 ns) + CELL(2.124 ns) = 8.986 ns; Loc. = PIN_G2; Fanout = 0; PIN Node = '2_ask\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.986 ns" { lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] 2_ask[6] } "NODE_NAME" } } { "twoask.bdf" "" { Schematic "C:/Users/Administrator/Desktop/实验课助教/FPGA/ASK/twoask.bdf" { { 280 1224 1400 296 "2_ask\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 23.64 % ) " "Info: Total cell delay = 2.124 ns ( 23.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.862 ns ( 76.36 % ) " "Info: Total interconnect delay = 6.862 ns ( 76.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.986 ns" { lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] 2_ask[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.986 ns" { lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} 2_ask[6] {} } { 0.000ns 6.862ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.211 ns" { clk fenpin:inst1|74161:inst5|f74161:sub|110 mxulie:inst2|inst lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.211 ns" { clk {} clk~out0 {} fenpin:inst1|74161:inst5|f74161:sub|110 {} mxulie:inst2|inst {} lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 0.936ns 5.598ns 4.224ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.986 ns" { lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] 2_ask[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.986 ns" { lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] {} 2_ask[6] {} } { 0.000ns 6.862ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 11:18:15 2017 " "Info: Processing ended: Wed Aug 30 11:18:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
