//Monica
//3 june 2008

csl_unit a{
  csl_port p1(input,4);
  csl_port p2(output,4);
  csl_port p_clk(input);
  a(){
    p_clk.set_attr(clock);
 }
};

csl_unit top{
  csl_port in1_reg(input,4);
  csl_port in2_reg(input,4);
  csl_port out1(output,4);
  csl_port out2(output,4);
  csl_port clk(input);
  csl_signal op_res;
  csl_signal op_en; 
  a a0(.p1(in1_reg),.p2(out1),.p_clk(clk));
  a a1(.p1(in2_reg),.p2(out2),.p_clk(clk));
  top(){
    clk.set_attr(clock);
    set_clock(clk);
    register_ios(input,.reset_(op_res),0,.en(op_en));
    op_res = op_en;
  }
};

