<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-647-956  </DOCNO><DOCID>08 647 956.andO;</DOCID><JOURNAL>Computer Design  June 1 1990 v29 n11 p34(2).andM;</JOURNAL><TITLE>New PC chip sets take on multiprocessing. (Chips and Technologies'M/PAX multiprocessing architecture and S3's Advanced ChipInterconnect system) (product announcement)</TITLE><AUTHOR>Wilson, Ron.andM;</AUTHOR><TEXT><ABSTRACT>Chips and Technologies and S3 introduce multiprocessingarchitectures for high-end microcomputers.andP;  Chips' M/PAXmultiprocessing architecture is based on a proprietary128-bit-wide, 128Mbyte-per-second multiprocessing backbone bus towhich integrated processor modules are attached with the CPU,cache control and cache SRAM.andP;  A synthetic 80386 port on the CPUchip set provides PC compatibility and provides users with a placeto attach a standard 386 core-logic chip set; all the peripheraland I/O functions required for strict PC compatibility areincluded in the chip set.andP;  S3's Advanced Chip Interconnect uses aslower 32-bit design based on the Intel 80386/80486 CPU buses; itrepresents a compromise between the needs of multiprocessing andPC compatibility.andP;  CPUs attach to the backbone as completeCPU-plus-cache modules, as in M/PAX, but a single-chip combinationcache and main memory controller option is provided, which allowsa complete processor-and-memory complex to be offered in auniprocessor system.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Chips and Technologies Inc. (product introduction)S3 Inc. (product introduction).andO;Ticker:    CHPS.andO;Product:   Chips and Technologies M/PAX (Semiconductor device) (productintroduction)S3 Advanced Chip Interconnect (Microprocessor) (productintroduction).andO;Topic:     Product IntroductionChip SetsCPUMultiprocessingMicroprocessorsComputer DesignNew TechniqueBuses.andO;Feature:   illustrationphotograph.andM;</DESCRIPT></DOC>