Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 26 15:08:30 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file pwm_led_wrapper_timing_summary_routed.rpt -pb pwm_led_wrapper_timing_summary_routed.pb -rpx pwm_led_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_led_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.893        0.000                      0                 1556        0.051        0.000                      0                 1556        9.146        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.893        0.000                      0                 1556        0.051        0.000                      0                 1556        9.146        0.000                       0                   701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.560ns (14.340%)  route 3.345ns (85.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.561     2.640    pwm_led_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.433     3.073 f  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.840     3.913    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aresetn
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.127     4.040 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/axi_awready_i_1/O
                         net (fo=203, routed)         2.505     6.545    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/clear
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.235    22.218    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.586    21.438    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.560ns (14.340%)  route 3.345ns (85.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.561     2.640    pwm_led_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.433     3.073 f  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.840     3.913    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aresetn
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.127     4.040 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/axi_awready_i_1/O
                         net (fo=203, routed)         2.505     6.545    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/clear
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.235    22.218    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.586    21.438    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.560ns (14.340%)  route 3.345ns (85.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.561     2.640    pwm_led_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.433     3.073 f  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.840     3.913    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aresetn
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.127     4.040 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/axi_awready_i_1/O
                         net (fo=203, routed)         2.505     6.545    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/clear
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.235    22.218    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.586    21.438    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.560ns (14.340%)  route 3.345ns (85.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.561     2.640    pwm_led_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.433     3.073 f  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.840     3.913    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aresetn
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.127     4.040 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/axi_awready_i_1/O
                         net (fo=203, routed)         2.505     6.545    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/clear
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.235    22.218    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.586    21.438    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.964ns  (required time - arrival time)
  Source:                 pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.560ns (14.340%)  route 3.345ns (85.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.561     2.640    pwm_led_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.433     3.073 f  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.840     3.913    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aresetn
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.127     4.040 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/axi_awready_i_1/O
                         net (fo=203, routed)         2.505     6.545    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/clear
    SLICE_X35Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.235    22.218    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.515    21.509    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 14.964    

Slack (MET) :             14.964ns  (required time - arrival time)
  Source:                 pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.560ns (14.340%)  route 3.345ns (85.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.561     2.640    pwm_led_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.433     3.073 f  pwm_led_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.840     3.913    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aresetn
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.127     4.040 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/axi_awready_i_1/O
                         net (fo=203, routed)         2.505     6.545    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/clear
    SLICE_X35Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.235    22.218    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.515    21.509    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 14.964    

Slack (MET) :             15.057ns  (required time - arrival time)
  Source:                 pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.612ns (34.499%)  route 3.061ns (65.501%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.390     2.469    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/Q
                         net (fo=7, routed)           1.160     4.008    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.105     4.113 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17/O
                         net (fo=1, routed)           0.802     4.915    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17_n_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.020 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16/O
                         net (fo=16, routed)          1.098     6.119    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.105     6.224 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10/O
                         net (fo=1, routed)           0.000     6.224    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.681 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.681    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.779 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.142 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.142    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1_n_6
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.236    22.219    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[13]/C
                         clock pessimism              0.223    22.442    
                         clock uncertainty           -0.302    22.140    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)        0.059    22.199    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[13]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 15.057    

Slack (MET) :             15.062ns  (required time - arrival time)
  Source:                 pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.607ns (34.429%)  route 3.061ns (65.571%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.390     2.469    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/Q
                         net (fo=7, routed)           1.160     4.008    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.105     4.113 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17/O
                         net (fo=1, routed)           0.802     4.915    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17_n_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.020 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16/O
                         net (fo=16, routed)          1.098     6.119    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.105     6.224 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10/O
                         net (fo=1, routed)           0.000     6.224    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.681 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.681    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.779 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.137 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.137    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1_n_4
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.236    22.219    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[15]/C
                         clock pessimism              0.223    22.442    
                         clock uncertainty           -0.302    22.140    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)        0.059    22.199    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[15]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 15.062    

Slack (MET) :             15.122ns  (required time - arrival time)
  Source:                 pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.547ns (33.575%)  route 3.061ns (66.425%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.390     2.469    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/Q
                         net (fo=7, routed)           1.160     4.008    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.105     4.113 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17/O
                         net (fo=1, routed)           0.802     4.915    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17_n_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.020 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16/O
                         net (fo=16, routed)          1.098     6.119    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.105     6.224 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10/O
                         net (fo=1, routed)           0.000     6.224    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.681 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.681    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.779 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.077 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.077    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1_n_5
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.236    22.219    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[14]/C
                         clock pessimism              0.223    22.442    
                         clock uncertainty           -0.302    22.140    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)        0.059    22.199    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[14]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 15.122    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.528ns (33.300%)  route 3.061ns (66.700%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.390     2.469    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]/Q
                         net (fo=7, routed)           1.160     4.008    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.105     4.113 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17/O
                         net (fo=1, routed)           0.802     4.915    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_17_n_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.020 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16/O
                         net (fo=16, routed)          1.098     6.119    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_16_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.105     6.224 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10/O
                         net (fo=1, routed)           0.000     6.224    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle[0]_i_10_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.681 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.681    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[0]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.779 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[4]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.877    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[8]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.058 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.058    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]_i_1_n_7
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.236    22.219    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]/C
                         clock pessimism              0.223    22.442    
                         clock uncertainty           -0.302    22.140    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)        0.059    22.199    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/u_pwm_ip/duty_cycle_reg[12]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 15.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.574     0.910    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y97         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.108     1.159    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y96         SRLC32E                                      r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.843     1.209    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.177%)  route 0.317ns (57.823%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.559     0.895    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=6, routed)           0.102     1.138    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[1]
    SLICE_X32Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.183 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__0/O
                         net (fo=5, routed)           0.215     1.397    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.442 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.442    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__0_n_0
    SLICE_X32Y100        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.912     1.278    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     1.364    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.220%)  route 0.170ns (47.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.656     0.992    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.170     1.303    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2[27]
    SLICE_X27Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.348 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.348    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X27Y99         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.844     1.210    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y99         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.023%)  route 0.319ns (57.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.559     0.895    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=6, routed)           0.102     1.138    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[1]
    SLICE_X32Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.183 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_2__0/O
                         net (fo=5, routed)           0.217     1.399    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.444 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.444    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X32Y100        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.912     1.278    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.363    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.046%)  route 0.151ns (41.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.641     0.977    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=6, routed)           0.151     1.292    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/Q[0]
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.337 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.337    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0_n_0
    SLICE_X33Y99         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.826     1.192    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.885%)  route 0.152ns (42.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.641     0.977    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=6, routed)           0.152     1.293    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/Q[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.338 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.338    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[1]_i_1__0_n_0
    SLICE_X33Y99         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.826     1.192    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.321%)  route 0.170ns (54.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.568     0.904    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y80         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.170     1.215    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y81         SRL16E                                       r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.834     1.200    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y81         SRL16E                                       r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X26Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.119    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.015%)  route 0.172ns (54.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.572     0.908    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.172     1.221    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y87         SRLC32E                                      r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.839     1.205    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.900%)  route 0.173ns (55.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.557     0.893    pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pwm_led_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.173     1.207    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.824     1.190    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.189ns (32.508%)  route 0.392ns (67.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.573     0.909    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y95         FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.392     1.442    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y102        LUT3 (Prop_lut3_I1_O)        0.048     1.490 r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.490    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X26Y102        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_led_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.930     1.296    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.131     1.392    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pwm_led_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  pwm_led_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y85    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y85    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y85    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y85    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y86    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y89    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X30Y101   pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X30Y101   pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X26Y81    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X26Y81    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X26Y81    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X26Y81    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X34Y101   pwm_led_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y89    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y89    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y87    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X30Y101   pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X30Y101   pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X26Y81    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         10.000      9.146      SLICE_X26Y81    pwm_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



