// Seed: 4028817607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  wor id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  tri0 id_6;
  assign id_5 = 1;
  assign id_6 = 1;
  wire id_7;
endmodule
module module_2;
  wand id_1 = 1 === id_1;
  assign id_1 = id_1;
endmodule
module module_3 (
    input  wand id_0,
    input  wor  id_1,
    output tri0 id_2,
    input  wire id_3,
    input  wor  id_4
);
  reg id_6 = 1'b0, id_7;
  assign id_6 = 1 == 1;
  module_2();
  assign id_7 = id_0 - 1;
  always id_6 <= id_0 ? 1 : 1'h0;
  reg id_8 = id_6;
endmodule
