#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005D0818 .scope module, "exemplo0071" "exemplo0071" 2 26;
 .timescale 0 0;
v0062DA60_0 .var "addr", 0 0;
v0062DAB8_0 .var "clk", 0 0;
v0062DB10_0 .var "clr", 0 0;
v0062DB68_0 .var "in", 0 0;
RS_005FD434 .resolv tri, L_00649D28, L_00649D80, L_00649DD8, L_00649E30;
v0062DBC0_0 .net8 "out", 3 0, RS_005FD434; 4 drivers
v0062DC18_0 .var "preset", 0 0;
v0062DC70_0 .var "rw", 0 0;
S_005CFE00 .scope module, "memo1_4" "memoria1x4" 2 33, 2 13, S_005D0818;
 .timescale 0 0;
v0062D7F8_0 .net "addr", 0 0, v0062DA60_0; 1 drivers
v0062D850_0 .net "clk", 0 0, v0062DAB8_0; 1 drivers
v0062D8A8_0 .net "clr", 0 0, v0062DB10_0; 1 drivers
v0062D900_0 .net "in", 0 0, v0062DB68_0; 1 drivers
v0062D958_0 .alias "out", 3 0, v0062DBC0_0;
v0062D9B0_0 .net "preset", 0 0, v0062DC18_0; 1 drivers
v0062DA08_0 .net "rw", 0 0, v0062DC70_0; 1 drivers
L_00649D28 .part/pv L_0064A240, 3, 1, 4;
L_00649D80 .part/pv L_0064A3C8, 2, 1, 4;
L_00649DD8 .part/pv L_0064A518, 1, 1, 4;
L_00649E30 .part/pv L_0064A630, 0, 1, 4;
S_005CFF10 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_005CFE00;
 .timescale 0 0;
L_0064A198 .functor AND 1, v0062DAB8_0, v0062DA60_0, v0062DC70_0, C4<1>;
L_0064A208 .functor OR 1, v0062DC70_0, v0062DB68_0, C4<0>, C4<0>;
L_0064A240 .functor AND 1, v0062DA60_0, v0062D350_0, C4<1>, C4<1>;
v0062D400_0 .alias "addr", 0 0, v0062D7F8_0;
v0062D458_0 .alias "clock", 0 0, v0062D850_0;
v0062D4B0_0 .alias "clr", 0 0, v0062D8A8_0;
v0062D508_0 .alias "in", 0 0, v0062D900_0;
v0062D560_0 .net "out", 0 0, L_0064A240; 1 drivers
v0062D5E8_0 .alias "preset", 0 0, v0062D9B0_0;
v0062D640_0 .net "q", 0 0, v0062D350_0; 1 drivers
v0062D698_0 .net "qnot", 0 0, v0062D3A8_0; 1 drivers
v0062D6F0_0 .alias "rw", 0 0, v0062DA08_0;
v0062D748_0 .net "s0", 0 0, L_0064A198; 1 drivers
v0062D7A0_0 .net "s1", 0 0, L_0064A208; 1 drivers
S_005D0790 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005CFF10;
 .timescale 0 0;
v0062D198_0 .alias "clear", 0 0, v0062D8A8_0;
v0062D1F0_0 .alias "clk", 0 0, v0062D748_0;
v0062D248_0 .alias "j", 0 0, v0062D7A0_0;
v0062D2A0_0 .alias "k", 0 0, v0062D7A0_0;
v0062D2F8_0 .alias "preset", 0 0, v0062D9B0_0;
v0062D350_0 .var "q", 0 0;
v0062D3A8_0 .var "qnot", 0 0;
E_005EF218 .event posedge, v0062D1F0_0;
S_005D0020 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_005CFE00;
 .timescale 0 0;
L_0064A320 .functor AND 1, v0062DAB8_0, v0062DA60_0, v0062DC70_0, C4<1>;
L_0064A390 .functor OR 1, v0062DC70_0, v0062DB68_0, C4<0>, C4<0>;
L_0064A3C8 .functor AND 1, v0062DA60_0, v0062CD20_0, C4<1>, C4<1>;
v0062CDD0_0 .alias "addr", 0 0, v0062D7F8_0;
v0062CE28_0 .alias "clock", 0 0, v0062D850_0;
v0062CE80_0 .alias "clr", 0 0, v0062D8A8_0;
v0062CED8_0 .alias "in", 0 0, v0062D900_0;
v0062CF30_0 .net "out", 0 0, L_0064A3C8; 1 drivers
v0062CF88_0 .alias "preset", 0 0, v0062D9B0_0;
v0062CFE0_0 .net "q", 0 0, v0062CD20_0; 1 drivers
v0062D038_0 .net "qnot", 0 0, v0062CD78_0; 1 drivers
v0062D090_0 .alias "rw", 0 0, v0062DA08_0;
v0062D0E8_0 .net "s0", 0 0, L_0064A320; 1 drivers
v0062D140_0 .net "s1", 0 0, L_0064A390; 1 drivers
S_005CFF98 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005D0020;
 .timescale 0 0;
v0062CB68_0 .alias "clear", 0 0, v0062D8A8_0;
v0062CBC0_0 .alias "clk", 0 0, v0062D0E8_0;
v0062CC18_0 .alias "j", 0 0, v0062D140_0;
v0062CC70_0 .alias "k", 0 0, v0062D140_0;
v0062CCC8_0 .alias "preset", 0 0, v0062D9B0_0;
v0062CD20_0 .var "q", 0 0;
v0062CD78_0 .var "qnot", 0 0;
E_005F04B8 .event posedge, v0062CBC0_0;
S_005CFC68 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_005CFE00;
 .timescale 0 0;
L_0064A470 .functor AND 1, v0062DAB8_0, v0062DA60_0, v0062DC70_0, C4<1>;
L_0064A4E0 .functor OR 1, v0062DC70_0, v0062DB68_0, C4<0>, C4<0>;
L_0064A518 .functor AND 1, v0062DA60_0, v0062C6F0_0, C4<1>, C4<1>;
v0062C7A0_0 .alias "addr", 0 0, v0062D7F8_0;
v0062C7F8_0 .alias "clock", 0 0, v0062D850_0;
v0062C850_0 .alias "clr", 0 0, v0062D8A8_0;
v0062C8A8_0 .alias "in", 0 0, v0062D900_0;
v0062C900_0 .net "out", 0 0, L_0064A518; 1 drivers
v0062C958_0 .alias "preset", 0 0, v0062D9B0_0;
v0062C9B0_0 .net "q", 0 0, v0062C6F0_0; 1 drivers
v0062CA08_0 .net "qnot", 0 0, v0062C748_0; 1 drivers
v0062CA60_0 .alias "rw", 0 0, v0062DA08_0;
v0062CAB8_0 .net "s0", 0 0, L_0064A470; 1 drivers
v0062CB10_0 .net "s1", 0 0, L_0064A4E0; 1 drivers
S_005D00A8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005CFC68;
 .timescale 0 0;
v005F3D38_0 .alias "clear", 0 0, v0062D8A8_0;
v005F3D90_0 .alias "clk", 0 0, v0062CAB8_0;
v0062C5E8_0 .alias "j", 0 0, v0062CB10_0;
v0062C640_0 .alias "k", 0 0, v0062CB10_0;
v0062C698_0 .alias "preset", 0 0, v0062D9B0_0;
v0062C6F0_0 .var "q", 0 0;
v0062C748_0 .var "qnot", 0 0;
E_005EF498 .event posedge, v005F3D90_0;
S_005CFD78 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_005CFE00;
 .timescale 0 0;
L_0064A588 .functor AND 1, v0062DAB8_0, v0062DA60_0, v0062DC70_0, C4<1>;
L_0064A5F8 .functor OR 1, v0062DC70_0, v0062DB68_0, C4<0>, C4<0>;
L_0064A630 .functor AND 1, v0062DA60_0, v005F38C0_0, C4<1>, C4<1>;
v005F3970_0 .alias "addr", 0 0, v0062D7F8_0;
v005F39C8_0 .alias "clock", 0 0, v0062D850_0;
v005F3A20_0 .alias "clr", 0 0, v0062D8A8_0;
v005F3A78_0 .alias "in", 0 0, v0062D900_0;
v005F3AD0_0 .net "out", 0 0, L_0064A630; 1 drivers
v005F3B28_0 .alias "preset", 0 0, v0062D9B0_0;
v005F3B80_0 .net "q", 0 0, v005F38C0_0; 1 drivers
v005F3BD8_0 .net "qnot", 0 0, v005F3918_0; 1 drivers
v005F3C30_0 .alias "rw", 0 0, v0062DA08_0;
v005F3C88_0 .net "s0", 0 0, L_0064A588; 1 drivers
v005F3CE0_0 .net "s1", 0 0, L_0064A5F8; 1 drivers
S_005CFCF0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005CFD78;
 .timescale 0 0;
v005F3708_0 .alias "clear", 0 0, v0062D8A8_0;
v005F3760_0 .alias "clk", 0 0, v005F3C88_0;
v005F37B8_0 .alias "j", 0 0, v005F3CE0_0;
v005F3810_0 .alias "k", 0 0, v005F3CE0_0;
v005F3868_0 .alias "preset", 0 0, v0062D9B0_0;
v005F38C0_0 .var "q", 0 0;
v005F3918_0 .var "qnot", 0 0;
E_005EF478 .event posedge, v005F3760_0;
S_005CFE88 .scope begin, "start" "start" 2 36, 2 36, S_005D0818;
 .timescale 0 0;
S_005D0130 .scope begin, "main" "main" 2 46, 2 46, S_005D0818;
 .timescale 0 0;
S_005D0240 .scope module, "exemplo0073" "exemplo0073" 5 25;
 .timescale 0 0;
v00632240_0 .var "addr", 0 0;
v00632298_0 .var "clk", 0 0;
v006322F0_0 .var "clr", 0 0;
v00632348_0 .var "in", 0 0;
RS_005FD8CC .resolv tri, L_0064B048, L_0064B200, C4<zzzzzzzz>, C4<zzzzzzzz>;
v006323A0_0 .net8 "out", 7 0, RS_005FD8CC; 2 drivers
v006323F8_0 .var "preset", 0 0;
v00632450_0 .var "rw", 0 0;
S_005D03D8 .scope module, "memo1_8" "memoria1x8" 5 32, 5 13, S_005D0240;
 .timescale 0 0;
v00631FA8_0 .net "addr", 0 0, v00632240_0; 1 drivers
v00632000_0 .net "clk", 0 0, v00632298_0; 1 drivers
v00632058_0 .net "clr", 0 0, v006322F0_0; 1 drivers
v006320B0_0 .net "in", 0 0, v00632348_0; 1 drivers
v00632108_0 .alias "out", 7 0, v006323A0_0;
v00632160_0 .net "preset", 0 0, v006323F8_0; 1 drivers
v006321E8_0 .net "rw", 0 0, v00632450_0; 1 drivers
RS_005FD8B4 .resolv tri, L_00649E88, L_00649EE0, L_00649F38, L_00649F90;
L_0064B048 .part/pv RS_005FD8B4, 4, 4, 8;
RS_005FD6BC .resolv tri, L_0064B0A0, L_0064B0F8, L_0064B150, L_0064B1A8;
L_0064B200 .part/pv RS_005FD6BC, 0, 4, 8;
S_005D09B0 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_005D03D8;
 .timescale 0 0;
v00631D40_0 .alias "addr", 0 0, v00631FA8_0;
v00631D98_0 .alias "clk", 0 0, v00632000_0;
v00631DF0_0 .alias "clr", 0 0, v00632058_0;
v00631E48_0 .alias "in", 0 0, v006320B0_0;
v00631EA0_0 .net8 "out", 3 0, RS_005FD8B4; 4 drivers
v00631EF8_0 .alias "preset", 0 0, v00632160_0;
v00631F50_0 .alias "rw", 0 0, v006321E8_0;
L_00649E88 .part/pv L_0064A780, 3, 1, 4;
L_00649EE0 .part/pv L_0064A8F0, 2, 1, 4;
L_00649F38 .part/pv L_0064AA78, 1, 1, 4;
L_00649F90 .part/pv L_0064ABC8, 0, 1, 4;
S_005CF718 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_005D09B0;
 .timescale 0 0;
L_0064A6D8 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064A748 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064A780 .functor AND 1, v00632240_0, v006318C8_0, C4<1>, C4<1>;
v00631978_0 .alias "addr", 0 0, v00631FA8_0;
v006319D0_0 .alias "clock", 0 0, v00632000_0;
v00631A28_0 .alias "clr", 0 0, v00632058_0;
v00631A80_0 .alias "in", 0 0, v006320B0_0;
v00631AD8_0 .net "out", 0 0, L_0064A780; 1 drivers
v00631B30_0 .alias "preset", 0 0, v00632160_0;
v00631B88_0 .net "q", 0 0, v006318C8_0; 1 drivers
v00631BE0_0 .net "qnot", 0 0, v00631920_0; 1 drivers
v00631C38_0 .alias "rw", 0 0, v006321E8_0;
v00631C90_0 .net "s0", 0 0, L_0064A6D8; 1 drivers
v00631CE8_0 .net "s1", 0 0, L_0064A748; 1 drivers
S_005CFB58 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005CF718;
 .timescale 0 0;
v00631710_0 .alias "clear", 0 0, v00632058_0;
v00631768_0 .alias "clk", 0 0, v00631C90_0;
v006317C0_0 .alias "j", 0 0, v00631CE8_0;
v00631818_0 .alias "k", 0 0, v00631CE8_0;
v00631870_0 .alias "preset", 0 0, v00632160_0;
v006318C8_0 .var "q", 0 0;
v00631920_0 .var "qnot", 0 0;
E_005F0A38 .event posedge, v00631768_0;
S_005CF828 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_005D09B0;
 .timescale 0 0;
L_0064A848 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064A8B8 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064A8F0 .functor AND 1, v00632240_0, v00631298_0, C4<1>, C4<1>;
v00631348_0 .alias "addr", 0 0, v00631FA8_0;
v006313A0_0 .alias "clock", 0 0, v00632000_0;
v006313F8_0 .alias "clr", 0 0, v00632058_0;
v00631450_0 .alias "in", 0 0, v006320B0_0;
v006314A8_0 .net "out", 0 0, L_0064A8F0; 1 drivers
v00631500_0 .alias "preset", 0 0, v00632160_0;
v00631558_0 .net "q", 0 0, v00631298_0; 1 drivers
v006315B0_0 .net "qnot", 0 0, v006312F0_0; 1 drivers
v00631608_0 .alias "rw", 0 0, v006321E8_0;
v00631660_0 .net "s0", 0 0, L_0064A848; 1 drivers
v006316B8_0 .net "s1", 0 0, L_0064A8B8; 1 drivers
S_005CF7A0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005CF828;
 .timescale 0 0;
v006310B0_0 .alias "clear", 0 0, v00632058_0;
v00631108_0 .alias "clk", 0 0, v00631660_0;
v00631160_0 .alias "j", 0 0, v006316B8_0;
v006311E8_0 .alias "k", 0 0, v006316B8_0;
v00631240_0 .alias "preset", 0 0, v00632160_0;
v00631298_0 .var "q", 0 0;
v006312F0_0 .var "qnot", 0 0;
E_005F09B8 .event posedge, v00631108_0;
S_005CF938 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_005D09B0;
 .timescale 0 0;
L_0064A9D0 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064AA40 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064AA78 .functor AND 1, v00632240_0, v00630C38_0, C4<1>, C4<1>;
v00630CE8_0 .alias "addr", 0 0, v00631FA8_0;
v00630D40_0 .alias "clock", 0 0, v00632000_0;
v00630D98_0 .alias "clr", 0 0, v00632058_0;
v00630DF0_0 .alias "in", 0 0, v006320B0_0;
v00630E48_0 .net "out", 0 0, L_0064AA78; 1 drivers
v00630EA0_0 .alias "preset", 0 0, v00632160_0;
v00630EF8_0 .net "q", 0 0, v00630C38_0; 1 drivers
v00630F50_0 .net "qnot", 0 0, v00630C90_0; 1 drivers
v00630FA8_0 .alias "rw", 0 0, v006321E8_0;
v00631000_0 .net "s0", 0 0, L_0064A9D0; 1 drivers
v00631058_0 .net "s1", 0 0, L_0064AA40; 1 drivers
S_005CF8B0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005CF938;
 .timescale 0 0;
v00630A80_0 .alias "clear", 0 0, v00632058_0;
v00630AD8_0 .alias "clk", 0 0, v00631000_0;
v00630B30_0 .alias "j", 0 0, v00631058_0;
v00630B88_0 .alias "k", 0 0, v00631058_0;
v00630BE0_0 .alias "preset", 0 0, v00632160_0;
v00630C38_0 .var "q", 0 0;
v00630C90_0 .var "qnot", 0 0;
E_005F0438 .event posedge, v00630AD8_0;
S_005D0928 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_005D09B0;
 .timescale 0 0;
L_0064AB20 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064AB90 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064ABC8 .functor AND 1, v00632240_0, v00630608_0, C4<1>, C4<1>;
v006306B8_0 .alias "addr", 0 0, v00631FA8_0;
v00630710_0 .alias "clock", 0 0, v00632000_0;
v00630768_0 .alias "clr", 0 0, v00632058_0;
v006307C0_0 .alias "in", 0 0, v006320B0_0;
v00630818_0 .net "out", 0 0, L_0064ABC8; 1 drivers
v00630870_0 .alias "preset", 0 0, v00632160_0;
v006308C8_0 .net "q", 0 0, v00630608_0; 1 drivers
v00630920_0 .net "qnot", 0 0, v00630660_0; 1 drivers
v00630978_0 .alias "rw", 0 0, v006321E8_0;
v006309D0_0 .net "s0", 0 0, L_0064AB20; 1 drivers
v00630A28_0 .net "s1", 0 0, L_0064AB90; 1 drivers
S_005CFBE0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005D0928;
 .timescale 0 0;
v00630450_0 .alias "clear", 0 0, v00632058_0;
v006304A8_0 .alias "clk", 0 0, v006309D0_0;
v00630500_0 .alias "j", 0 0, v00630A28_0;
v00630558_0 .alias "k", 0 0, v00630A28_0;
v006305B0_0 .alias "preset", 0 0, v00632160_0;
v00630608_0 .var "q", 0 0;
v00630660_0 .var "qnot", 0 0;
E_005F0018 .event posedge, v006304A8_0;
S_005D0350 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_005D03D8;
 .timescale 0 0;
v006301E8_0 .alias "addr", 0 0, v00631FA8_0;
v00630240_0 .alias "clk", 0 0, v00632000_0;
v00630298_0 .alias "clr", 0 0, v00632058_0;
v006302F0_0 .alias "in", 0 0, v006320B0_0;
v00630348_0 .net8 "out", 3 0, RS_005FD6BC; 4 drivers
v006303A0_0 .alias "preset", 0 0, v00632160_0;
v006303F8_0 .alias "rw", 0 0, v006321E8_0;
L_0064B0A0 .part/pv L_0064AD18, 3, 1, 4;
L_0064B0F8 .part/pv L_0064AE68, 2, 1, 4;
L_0064B150 .part/pv L_0064AFF0, 1, 1, 4;
L_0064B1A8 .part/pv L_0064D470, 0, 1, 4;
S_005D0AC0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_005D0350;
 .timescale 0 0;
L_0064AC70 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064ACE0 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064AD18 .functor AND 1, v00632240_0, v0062F940_0, C4<1>, C4<1>;
v0062F9F0_0 .alias "addr", 0 0, v00631FA8_0;
v0062FA48_0 .alias "clock", 0 0, v00632000_0;
v0062FAA0_0 .alias "clr", 0 0, v00632058_0;
v0062FAF8_0 .alias "in", 0 0, v006320B0_0;
v0062FB50_0 .net "out", 0 0, L_0064AD18; 1 drivers
v0062FBA8_0 .alias "preset", 0 0, v00632160_0;
v0062FC00_0 .net "q", 0 0, v0062F940_0; 1 drivers
v0062FC58_0 .net "qnot", 0 0, v0062F998_0; 1 drivers
v0062FCB0_0 .alias "rw", 0 0, v006321E8_0;
v0062FD08_0 .net "s0", 0 0, L_0064AC70; 1 drivers
v0062FD60_0 .net "s1", 0 0, L_0064ACE0; 1 drivers
S_005D0A38 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005D0AC0;
 .timescale 0 0;
v0062F788_0 .alias "clear", 0 0, v00632058_0;
v0062F7E0_0 .alias "clk", 0 0, v0062FD08_0;
v0062F838_0 .alias "j", 0 0, v0062FD60_0;
v0062F890_0 .alias "k", 0 0, v0062FD60_0;
v0062F8E8_0 .alias "preset", 0 0, v00632160_0;
v0062F940_0 .var "q", 0 0;
v0062F998_0 .var "qnot", 0 0;
E_005F03D8 .event posedge, v0062F7E0_0;
S_005D0570 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_005D0350;
 .timescale 0 0;
L_0064ADC0 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064AE30 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064AE68 .functor AND 1, v00632240_0, v0062F310_0, C4<1>, C4<1>;
v0062F3C0_0 .alias "addr", 0 0, v00631FA8_0;
v0062F418_0 .alias "clock", 0 0, v00632000_0;
v0062F470_0 .alias "clr", 0 0, v00632058_0;
v0062F4C8_0 .alias "in", 0 0, v006320B0_0;
v0062F520_0 .net "out", 0 0, L_0064AE68; 1 drivers
v0062F578_0 .alias "preset", 0 0, v00632160_0;
v0062F5D0_0 .net "q", 0 0, v0062F310_0; 1 drivers
v0062F628_0 .net "qnot", 0 0, v0062F368_0; 1 drivers
v0062F680_0 .alias "rw", 0 0, v006321E8_0;
v0062F6D8_0 .net "s0", 0 0, L_0064ADC0; 1 drivers
v0062F730_0 .net "s1", 0 0, L_0064AE30; 1 drivers
S_005D0B48 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005D0570;
 .timescale 0 0;
v0062F158_0 .alias "clear", 0 0, v00632058_0;
v0062F1B0_0 .alias "clk", 0 0, v0062F6D8_0;
v0062F208_0 .alias "j", 0 0, v0062F730_0;
v0062F260_0 .alias "k", 0 0, v0062F730_0;
v0062F2B8_0 .alias "preset", 0 0, v00632160_0;
v0062F310_0 .var "q", 0 0;
v0062F368_0 .var "qnot", 0 0;
E_005EFC58 .event posedge, v0062F1B0_0;
S_005D0680 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_005D0350;
 .timescale 0 0;
L_0064AF48 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064AFB8 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064AFF0 .functor AND 1, v00632240_0, v0062E4B0_0, C4<1>, C4<1>;
v0062E560_0 .alias "addr", 0 0, v00631FA8_0;
v0062EDE8_0 .alias "clock", 0 0, v00632000_0;
v0062EE40_0 .alias "clr", 0 0, v00632058_0;
v0062EE98_0 .alias "in", 0 0, v006320B0_0;
v0062EEF0_0 .net "out", 0 0, L_0064AFF0; 1 drivers
v0062EF48_0 .alias "preset", 0 0, v00632160_0;
v0062EFA0_0 .net "q", 0 0, v0062E4B0_0; 1 drivers
v0062EFF8_0 .net "qnot", 0 0, v0062E508_0; 1 drivers
v0062F050_0 .alias "rw", 0 0, v006321E8_0;
v0062F0A8_0 .net "s0", 0 0, L_0064AF48; 1 drivers
v0062F100_0 .net "s1", 0 0, L_0064AFB8; 1 drivers
S_005D05F8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005D0680;
 .timescale 0 0;
v0062E2F8_0 .alias "clear", 0 0, v00632058_0;
v0062E350_0 .alias "clk", 0 0, v0062F0A8_0;
v0062E3A8_0 .alias "j", 0 0, v0062F100_0;
v0062E400_0 .alias "k", 0 0, v0062F100_0;
v0062E458_0 .alias "preset", 0 0, v00632160_0;
v0062E4B0_0 .var "q", 0 0;
v0062E508_0 .var "qnot", 0 0;
E_005EEE58 .event posedge, v0062E350_0;
S_005D02C8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_005D0350;
 .timescale 0 0;
L_0064D3C8 .functor AND 1, v00632298_0, v00632240_0, v00632450_0, C4<1>;
L_0064D438 .functor OR 1, v00632450_0, v00632348_0, C4<0>, C4<0>;
L_0064D470 .functor AND 1, v00632240_0, v0062DE80_0, C4<1>, C4<1>;
v0062DF30_0 .alias "addr", 0 0, v00631FA8_0;
v0062DF88_0 .alias "clock", 0 0, v00632000_0;
v0062DFE0_0 .alias "clr", 0 0, v00632058_0;
v0062E038_0 .alias "in", 0 0, v006320B0_0;
v0062E090_0 .net "out", 0 0, L_0064D470; 1 drivers
v0062E0E8_0 .alias "preset", 0 0, v00632160_0;
v0062E140_0 .net "q", 0 0, v0062DE80_0; 1 drivers
v0062E198_0 .net "qnot", 0 0, v0062DED8_0; 1 drivers
v0062E1F0_0 .alias "rw", 0 0, v006321E8_0;
v0062E248_0 .net "s0", 0 0, L_0064D3C8; 1 drivers
v0062E2A0_0 .net "s1", 0 0, L_0064D438; 1 drivers
S_005D0708 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005D02C8;
 .timescale 0 0;
v0062DCC8_0 .alias "clear", 0 0, v00632058_0;
v0062DD20_0 .alias "clk", 0 0, v0062E248_0;
v0062DD78_0 .alias "j", 0 0, v0062E2A0_0;
v0062DDD0_0 .alias "k", 0 0, v0062E2A0_0;
v0062DE28_0 .alias "preset", 0 0, v00632160_0;
v0062DE80_0 .var "q", 0 0;
v0062DED8_0 .var "qnot", 0 0;
E_005F0418 .event posedge, v0062DD20_0;
S_005D0460 .scope begin, "start" "start" 5 35, 5 35, S_005D0240;
 .timescale 0 0;
S_005D04E8 .scope begin, "main" "main" 5 45, 5 45, S_005D0240;
 .timescale 0 0;
S_005D01B8 .scope module, "exemplo0077" "exemplo0077" 6 27;
 .timescale 0 0;
v00649AC0_0 .var "addr", 3 0;
v00649B18_0 .var "clk", 0 0;
v00649B70_0 .var "clr", 0 0;
v00649BC8_0 .var "in", 0 0;
RS_005FE9F4 .resolv tri, L_0064B5C8, L_0064B9E8, L_0064BE08, L_0064C228;
v00649C20_0 .net8 "out", 31 0, RS_005FE9F4; 4 drivers
v00649C78_0 .var "preset", 0 0;
v00649CD0_0 .var "rw", 0 0;
S_005CF9C0 .scope module, "memo4_8" "memoria4x8" 6 35, 6 13, S_005D01B8;
 .timescale 0 0;
v00649858_0 .net "addr", 3 0, v00649AC0_0; 1 drivers
v006498B0_0 .net "clk", 0 0, v00649B18_0; 1 drivers
v00649908_0 .net "clr", 0 0, v00649B70_0; 1 drivers
v00649960_0 .net "in", 0 0, v00649BC8_0; 1 drivers
v006499B8_0 .alias "out", 31 0, v00649C20_0;
v00649A10_0 .net "preset", 0 0, v00649C78_0; 1 drivers
v00649A68_0 .net "rw", 0 0, v00649CD0_0; 1 drivers
RS_005FE9C4 .resolv tri, L_0064B3B8, L_0064B570, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0064B5C8 .part/pv RS_005FE9C4, 24, 8, 32;
L_0064B620 .part v00649AC0_0, 3, 1;
RS_005FE5A4 .resolv tri, L_0064B7D8, L_0064B990, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0064B9E8 .part/pv RS_005FE5A4, 16, 8, 32;
L_0064BA40 .part v00649AC0_0, 2, 1;
RS_005FE184 .resolv tri, L_0064BBF8, L_0064BDB0, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0064BE08 .part/pv RS_005FE184, 8, 8, 32;
L_0064BE60 .part v00649AC0_0, 1, 1;
RS_005FDD64 .resolv tri, L_0064C018, L_0064C1D0, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0064C228 .part/pv RS_005FDD64, 0, 8, 32;
L_0064C280 .part v00649AC0_0, 0, 1;
S_00634E10 .scope module, "m1" "memoria1x8" 6 17, 5 13, S_005CF9C0;
 .timescale 0 0;
v006495F0_0 .net "addr", 0 0, L_0064B620; 1 drivers
v00649648_0 .alias "clk", 0 0, v006498B0_0;
v006496A0_0 .alias "clr", 0 0, v00649908_0;
v006496F8_0 .alias "in", 0 0, v00649960_0;
v00649750_0 .net8 "out", 7 0, RS_005FE9C4; 2 drivers
v006497A8_0 .alias "preset", 0 0, v00649A10_0;
v00649800_0 .alias "rw", 0 0, v00649A68_0;
RS_005FE9AC .resolv tri, L_0064B258, L_0064B2B0, L_0064B308, L_0064B360;
L_0064B3B8 .part/pv RS_005FE9AC, 4, 4, 8;
RS_005FE7B4 .resolv tri, L_0064B410, L_0064B468, L_0064B4C0, L_0064B518;
L_0064B570 .part/pv RS_005FE7B4, 0, 4, 8;
S_006435D0 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_00634E10;
 .timescale 0 0;
v00649388_0 .alias "addr", 0 0, v006495F0_0;
v006493E0_0 .alias "clk", 0 0, v006498B0_0;
v00649438_0 .alias "clr", 0 0, v00649908_0;
v00649490_0 .alias "in", 0 0, v00649960_0;
v006494E8_0 .net8 "out", 3 0, RS_005FE9AC; 4 drivers
v00649540_0 .alias "preset", 0 0, v00649A10_0;
v00649598_0 .alias "rw", 0 0, v00649A68_0;
L_0064B258 .part/pv L_0064D588, 3, 1, 4;
L_0064B2B0 .part/pv L_0064D6D8, 2, 1, 4;
L_0064B308 .part/pv L_0064D860, 1, 1, 4;
L_0064B360 .part/pv L_0064D9B0, 0, 1, 4;
S_00643988 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_006435D0;
 .timescale 0 0;
L_0064D4E0 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064D550 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064D588 .functor AND 1, L_0064B620, v00648F10_0, C4<1>, C4<1>;
v00648FC0_0 .alias "addr", 0 0, v006495F0_0;
v00649018_0 .alias "clock", 0 0, v006498B0_0;
v00649070_0 .alias "clr", 0 0, v00649908_0;
v006490C8_0 .alias "in", 0 0, v00649960_0;
v00649120_0 .net "out", 0 0, L_0064D588; 1 drivers
v00649178_0 .alias "preset", 0 0, v00649A10_0;
v006491D0_0 .net "q", 0 0, v00648F10_0; 1 drivers
v00649228_0 .net "qnot", 0 0, v00648F68_0; 1 drivers
v00649280_0 .alias "rw", 0 0, v00649A68_0;
v006492D8_0 .net "s0", 0 0, L_0064D4E0; 1 drivers
v00649330_0 .net "s1", 0 0, L_0064D550; 1 drivers
S_00643A10 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00643988;
 .timescale 0 0;
v00648D58_0 .alias "clear", 0 0, v00649908_0;
v00648DB0_0 .alias "clk", 0 0, v006492D8_0;
v00648E08_0 .alias "j", 0 0, v00649330_0;
v00648E60_0 .alias "k", 0 0, v00649330_0;
v00648EB8_0 .alias "preset", 0 0, v00649A10_0;
v00648F10_0 .var "q", 0 0;
v00648F68_0 .var "qnot", 0 0;
E_00734390 .event posedge, v00648DB0_0;
S_00643878 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_006435D0;
 .timescale 0 0;
L_0064D630 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064D6A0 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064D6D8 .functor AND 1, L_0064B620, v006488E0_0, C4<1>, C4<1>;
v00648990_0 .alias "addr", 0 0, v006495F0_0;
v006489E8_0 .alias "clock", 0 0, v006498B0_0;
v00648A40_0 .alias "clr", 0 0, v00649908_0;
v00648A98_0 .alias "in", 0 0, v00649960_0;
v00648AF0_0 .net "out", 0 0, L_0064D6D8; 1 drivers
v00648B48_0 .alias "preset", 0 0, v00649A10_0;
v00648BA0_0 .net "q", 0 0, v006488E0_0; 1 drivers
v00648BF8_0 .net "qnot", 0 0, v00648938_0; 1 drivers
v00648C50_0 .alias "rw", 0 0, v00649A68_0;
v00648CA8_0 .net "s0", 0 0, L_0064D630; 1 drivers
v00648D00_0 .net "s1", 0 0, L_0064D6A0; 1 drivers
S_00643900 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00643878;
 .timescale 0 0;
v00648728_0 .alias "clear", 0 0, v00649908_0;
v00648780_0 .alias "clk", 0 0, v00648CA8_0;
v006487D8_0 .alias "j", 0 0, v00648D00_0;
v00648830_0 .alias "k", 0 0, v00648D00_0;
v00648888_0 .alias "preset", 0 0, v00649A10_0;
v006488E0_0 .var "q", 0 0;
v00648938_0 .var "qnot", 0 0;
E_00734370 .event posedge, v00648780_0;
S_00643768 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_006435D0;
 .timescale 0 0;
L_0064D7B8 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064D828 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064D860 .functor AND 1, L_0064B620, v006482B0_0, C4<1>, C4<1>;
v00648360_0 .alias "addr", 0 0, v006495F0_0;
v006483B8_0 .alias "clock", 0 0, v006498B0_0;
v00648410_0 .alias "clr", 0 0, v00649908_0;
v00648468_0 .alias "in", 0 0, v00649960_0;
v006484C0_0 .net "out", 0 0, L_0064D860; 1 drivers
v00648518_0 .alias "preset", 0 0, v00649A10_0;
v00648570_0 .net "q", 0 0, v006482B0_0; 1 drivers
v006485C8_0 .net "qnot", 0 0, v00648308_0; 1 drivers
v00648620_0 .alias "rw", 0 0, v00649A68_0;
v00648678_0 .net "s0", 0 0, L_0064D7B8; 1 drivers
v006486D0_0 .net "s1", 0 0, L_0064D828; 1 drivers
S_006437F0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00643768;
 .timescale 0 0;
v006480F8_0 .alias "clear", 0 0, v00649908_0;
v00648150_0 .alias "clk", 0 0, v00648678_0;
v006481A8_0 .alias "j", 0 0, v006486D0_0;
v00648200_0 .alias "k", 0 0, v006486D0_0;
v00648258_0 .alias "preset", 0 0, v00649A10_0;
v006482B0_0 .var "q", 0 0;
v00648308_0 .var "qnot", 0 0;
E_00734210 .event posedge, v00648150_0;
S_00643658 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_006435D0;
 .timescale 0 0;
L_0064D908 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064D978 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064D9B0 .functor AND 1, L_0064B620, v00642C10_0, C4<1>, C4<1>;
v00642CC0_0 .alias "addr", 0 0, v006495F0_0;
v00642D18_0 .alias "clock", 0 0, v006498B0_0;
v00642D70_0 .alias "clr", 0 0, v00649908_0;
v00642DC8_0 .alias "in", 0 0, v00649960_0;
v00642E20_0 .net "out", 0 0, L_0064D9B0; 1 drivers
v00642E78_0 .alias "preset", 0 0, v00649A10_0;
v00642ED0_0 .net "q", 0 0, v00642C10_0; 1 drivers
v00642F28_0 .net "qnot", 0 0, v00642C68_0; 1 drivers
v00642F80_0 .alias "rw", 0 0, v00649A68_0;
v00648048_0 .net "s0", 0 0, L_0064D908; 1 drivers
v006480A0_0 .net "s1", 0 0, L_0064D978; 1 drivers
S_006436E0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00643658;
 .timescale 0 0;
v00642A58_0 .alias "clear", 0 0, v00649908_0;
v00642AB0_0 .alias "clk", 0 0, v00648048_0;
v00642B08_0 .alias "j", 0 0, v006480A0_0;
v00642B60_0 .alias "k", 0 0, v006480A0_0;
v00642BB8_0 .alias "preset", 0 0, v00649A10_0;
v00642C10_0 .var "q", 0 0;
v00642C68_0 .var "qnot", 0 0;
E_00734310 .event posedge, v00642AB0_0;
S_00634E98 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_00634E10;
 .timescale 0 0;
v006427F0_0 .alias "addr", 0 0, v006495F0_0;
v00642848_0 .alias "clk", 0 0, v006498B0_0;
v006428A0_0 .alias "clr", 0 0, v00649908_0;
v006428F8_0 .alias "in", 0 0, v00649960_0;
v00642950_0 .net8 "out", 3 0, RS_005FE7B4; 4 drivers
v006429A8_0 .alias "preset", 0 0, v00649A10_0;
v00642A00_0 .alias "rw", 0 0, v00649A68_0;
L_0064B410 .part/pv L_0064DAC8, 3, 1, 4;
L_0064B468 .part/pv L_0064DDC0, 2, 1, 4;
L_0064B4C0 .part/pv L_0064DF48, 1, 1, 4;
L_0064B518 .part/pv L_0064E098, 0, 1, 4;
S_006434C0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00634E98;
 .timescale 0 0;
L_0064DA20 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064DA90 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064DAC8 .functor AND 1, L_0064B620, v00642378_0, C4<1>, C4<1>;
v00642428_0 .alias "addr", 0 0, v006495F0_0;
v00642480_0 .alias "clock", 0 0, v006498B0_0;
v006424D8_0 .alias "clr", 0 0, v00649908_0;
v00642530_0 .alias "in", 0 0, v00649960_0;
v00642588_0 .net "out", 0 0, L_0064DAC8; 1 drivers
v006425E0_0 .alias "preset", 0 0, v00649A10_0;
v00642638_0 .net "q", 0 0, v00642378_0; 1 drivers
v00642690_0 .net "qnot", 0 0, v006423D0_0; 1 drivers
v006426E8_0 .alias "rw", 0 0, v00649A68_0;
v00642740_0 .net "s0", 0 0, L_0064DA20; 1 drivers
v00642798_0 .net "s1", 0 0, L_0064DA90; 1 drivers
S_00643548 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006434C0;
 .timescale 0 0;
v006421C0_0 .alias "clear", 0 0, v00649908_0;
v00642218_0 .alias "clk", 0 0, v00642740_0;
v00642270_0 .alias "j", 0 0, v00642798_0;
v006422C8_0 .alias "k", 0 0, v00642798_0;
v00642320_0 .alias "preset", 0 0, v00649A10_0;
v00642378_0 .var "q", 0 0;
v006423D0_0 .var "qnot", 0 0;
E_007347D0 .event posedge, v00642218_0;
S_00635140 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00634E98;
 .timescale 0 0;
L_0064DD18 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064DD88 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064DDC0 .functor AND 1, L_0064B620, v00641D48_0, C4<1>, C4<1>;
v00641DF8_0 .alias "addr", 0 0, v006495F0_0;
v00641E50_0 .alias "clock", 0 0, v006498B0_0;
v00641EA8_0 .alias "clr", 0 0, v00649908_0;
v00641F00_0 .alias "in", 0 0, v00649960_0;
v00641F58_0 .net "out", 0 0, L_0064DDC0; 1 drivers
v00641FB0_0 .alias "preset", 0 0, v00649A10_0;
v00642008_0 .net "q", 0 0, v00641D48_0; 1 drivers
v00642060_0 .net "qnot", 0 0, v00641DA0_0; 1 drivers
v006420B8_0 .alias "rw", 0 0, v00649A68_0;
v00642110_0 .net "s0", 0 0, L_0064DD18; 1 drivers
v00642168_0 .net "s1", 0 0, L_0064DD88; 1 drivers
S_00643438 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00635140;
 .timescale 0 0;
v00641B90_0 .alias "clear", 0 0, v00649908_0;
v00641BE8_0 .alias "clk", 0 0, v00642110_0;
v00641C40_0 .alias "j", 0 0, v00642168_0;
v00641C98_0 .alias "k", 0 0, v00642168_0;
v00641CF0_0 .alias "preset", 0 0, v00649A10_0;
v00641D48_0 .var "q", 0 0;
v00641DA0_0 .var "qnot", 0 0;
E_005D33A0 .event posedge, v00641BE8_0;
S_00635030 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00634E98;
 .timescale 0 0;
L_0064DEA0 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064DF10 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064DF48 .functor AND 1, L_0064B620, v00641718_0, C4<1>, C4<1>;
v006417C8_0 .alias "addr", 0 0, v006495F0_0;
v00641820_0 .alias "clock", 0 0, v006498B0_0;
v00641878_0 .alias "clr", 0 0, v00649908_0;
v006418D0_0 .alias "in", 0 0, v00649960_0;
v00641928_0 .net "out", 0 0, L_0064DF48; 1 drivers
v00641980_0 .alias "preset", 0 0, v00649A10_0;
v006419D8_0 .net "q", 0 0, v00641718_0; 1 drivers
v00641A30_0 .net "qnot", 0 0, v00641770_0; 1 drivers
v00641A88_0 .alias "rw", 0 0, v00649A68_0;
v00641AE0_0 .net "s0", 0 0, L_0064DEA0; 1 drivers
v00641B38_0 .net "s1", 0 0, L_0064DF10; 1 drivers
S_006350B8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00635030;
 .timescale 0 0;
v00641560_0 .alias "clear", 0 0, v00649908_0;
v006415B8_0 .alias "clk", 0 0, v00641AE0_0;
v00641610_0 .alias "j", 0 0, v00641B38_0;
v00641668_0 .alias "k", 0 0, v00641B38_0;
v006416C0_0 .alias "preset", 0 0, v00649A10_0;
v00641718_0 .var "q", 0 0;
v00641770_0 .var "qnot", 0 0;
E_005D4220 .event posedge, v006415B8_0;
S_00634F20 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00634E98;
 .timescale 0 0;
L_0064DFF0 .functor AND 1, v00649B18_0, L_0064B620, v00649CD0_0, C4<1>;
L_0064E060 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064E098 .functor AND 1, L_0064B620, v006410E8_0, C4<1>, C4<1>;
v00641198_0 .alias "addr", 0 0, v006495F0_0;
v006411F0_0 .alias "clock", 0 0, v006498B0_0;
v00641248_0 .alias "clr", 0 0, v00649908_0;
v006412A0_0 .alias "in", 0 0, v00649960_0;
v006412F8_0 .net "out", 0 0, L_0064E098; 1 drivers
v00641350_0 .alias "preset", 0 0, v00649A10_0;
v006413A8_0 .net "q", 0 0, v006410E8_0; 1 drivers
v00641400_0 .net "qnot", 0 0, v00641140_0; 1 drivers
v00641458_0 .alias "rw", 0 0, v00649A68_0;
v006414B0_0 .net "s0", 0 0, L_0064DFF0; 1 drivers
v00641508_0 .net "s1", 0 0, L_0064E060; 1 drivers
S_00634FA8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634F20;
 .timescale 0 0;
v00640BC8_0 .alias "clear", 0 0, v00649908_0;
v00640C20_0 .alias "clk", 0 0, v006414B0_0;
v00640C78_0 .alias "j", 0 0, v00641508_0;
v00641038_0 .alias "k", 0 0, v00641508_0;
v00641090_0 .alias "preset", 0 0, v00649A10_0;
v006410E8_0 .var "q", 0 0;
v00641140_0 .var "qnot", 0 0;
E_005D45E0 .event posedge, v00640C20_0;
S_006343F8 .scope module, "m2" "memoria1x8" 6 18, 5 13, S_005CF9C0;
 .timescale 0 0;
v00640960_0 .net "addr", 0 0, L_0064BA40; 1 drivers
v006409B8_0 .alias "clk", 0 0, v006498B0_0;
v00640A10_0 .alias "clr", 0 0, v00649908_0;
v00640A68_0 .alias "in", 0 0, v00649960_0;
v00640AC0_0 .net8 "out", 7 0, RS_005FE5A4; 2 drivers
v00640B18_0 .alias "preset", 0 0, v00649A10_0;
v00640B70_0 .alias "rw", 0 0, v00649A68_0;
RS_005FE58C .resolv tri, L_0064B678, L_0064B6D0, L_0064B728, L_0064B780;
L_0064B7D8 .part/pv RS_005FE58C, 4, 4, 8;
RS_005FE394 .resolv tri, L_0064B830, L_0064B888, L_0064B8E0, L_0064B938;
L_0064B990 .part/pv RS_005FE394, 0, 4, 8;
S_00634948 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_006343F8;
 .timescale 0 0;
v006406F8_0 .alias "addr", 0 0, v00640960_0;
v00640750_0 .alias "clk", 0 0, v006498B0_0;
v006407A8_0 .alias "clr", 0 0, v00649908_0;
v00640800_0 .alias "in", 0 0, v00649960_0;
v00640858_0 .net8 "out", 3 0, RS_005FE58C; 4 drivers
v006408B0_0 .alias "preset", 0 0, v00649A10_0;
v00640908_0 .alias "rw", 0 0, v00649A68_0;
L_0064B678 .part/pv L_0064E258, 3, 1, 4;
L_0064B6D0 .part/pv L_0064E3A8, 2, 1, 4;
L_0064B728 .part/pv L_0064EB58, 1, 1, 4;
L_0064B780 .part/pv L_0064ECA8, 0, 1, 4;
S_00634D00 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00634948;
 .timescale 0 0;
L_0064E1B0 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064E220 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064E258 .functor AND 1, L_0064BA40, v00640280_0, C4<1>, C4<1>;
v00640330_0 .alias "addr", 0 0, v00640960_0;
v00640388_0 .alias "clock", 0 0, v006498B0_0;
v006403E0_0 .alias "clr", 0 0, v00649908_0;
v00640438_0 .alias "in", 0 0, v00649960_0;
v00640490_0 .net "out", 0 0, L_0064E258; 1 drivers
v006404E8_0 .alias "preset", 0 0, v00649A10_0;
v00640540_0 .net "q", 0 0, v00640280_0; 1 drivers
v00640598_0 .net "qnot", 0 0, v006402D8_0; 1 drivers
v006405F0_0 .alias "rw", 0 0, v00649A68_0;
v00640648_0 .net "s0", 0 0, L_0064E1B0; 1 drivers
v006406A0_0 .net "s1", 0 0, L_0064E220; 1 drivers
S_00634D88 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634D00;
 .timescale 0 0;
v006400C8_0 .alias "clear", 0 0, v00649908_0;
v00640120_0 .alias "clk", 0 0, v00640648_0;
v00640178_0 .alias "j", 0 0, v006406A0_0;
v006401D0_0 .alias "k", 0 0, v006406A0_0;
v00640228_0 .alias "preset", 0 0, v00649A10_0;
v00640280_0 .var "q", 0 0;
v006402D8_0 .var "qnot", 0 0;
E_005D3A60 .event posedge, v00640120_0;
S_00634BF0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00634948;
 .timescale 0 0;
L_0064E300 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064E370 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064E3A8 .functor AND 1, L_0064BA40, v0063FC50_0, C4<1>, C4<1>;
v0063FD00_0 .alias "addr", 0 0, v00640960_0;
v0063FD58_0 .alias "clock", 0 0, v006498B0_0;
v0063FDB0_0 .alias "clr", 0 0, v00649908_0;
v0063FE08_0 .alias "in", 0 0, v00649960_0;
v0063FE60_0 .net "out", 0 0, L_0064E3A8; 1 drivers
v0063FEB8_0 .alias "preset", 0 0, v00649A10_0;
v0063FF10_0 .net "q", 0 0, v0063FC50_0; 1 drivers
v0063FF68_0 .net "qnot", 0 0, v0063FCA8_0; 1 drivers
v0063FFC0_0 .alias "rw", 0 0, v00649A68_0;
v00640018_0 .net "s0", 0 0, L_0064E300; 1 drivers
v00640070_0 .net "s1", 0 0, L_0064E370; 1 drivers
S_00634C78 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634BF0;
 .timescale 0 0;
v0063FA98_0 .alias "clear", 0 0, v00649908_0;
v0063FAF0_0 .alias "clk", 0 0, v00640018_0;
v0063FB48_0 .alias "j", 0 0, v00640070_0;
v0063FBA0_0 .alias "k", 0 0, v00640070_0;
v0063FBF8_0 .alias "preset", 0 0, v00649A10_0;
v0063FC50_0 .var "q", 0 0;
v0063FCA8_0 .var "qnot", 0 0;
E_005D3E20 .event posedge, v0063FAF0_0;
S_00634AE0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00634948;
 .timescale 0 0;
L_0064E488 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064EB20 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064EB58 .functor AND 1, L_0064BA40, v0063F620_0, C4<1>, C4<1>;
v0063F6D0_0 .alias "addr", 0 0, v00640960_0;
v0063F728_0 .alias "clock", 0 0, v006498B0_0;
v0063F780_0 .alias "clr", 0 0, v00649908_0;
v0063F7D8_0 .alias "in", 0 0, v00649960_0;
v0063F830_0 .net "out", 0 0, L_0064EB58; 1 drivers
v0063F888_0 .alias "preset", 0 0, v00649A10_0;
v0063F8E0_0 .net "q", 0 0, v0063F620_0; 1 drivers
v0063F938_0 .net "qnot", 0 0, v0063F678_0; 1 drivers
v0063F990_0 .alias "rw", 0 0, v00649A68_0;
v0063F9E8_0 .net "s0", 0 0, L_0064E488; 1 drivers
v0063FA40_0 .net "s1", 0 0, L_0064EB20; 1 drivers
S_00634B68 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634AE0;
 .timescale 0 0;
v0063F468_0 .alias "clear", 0 0, v00649908_0;
v0063F4C0_0 .alias "clk", 0 0, v0063F9E8_0;
v0063F518_0 .alias "j", 0 0, v0063FA40_0;
v0063F570_0 .alias "k", 0 0, v0063FA40_0;
v0063F5C8_0 .alias "preset", 0 0, v00649A10_0;
v0063F620_0 .var "q", 0 0;
v0063F678_0 .var "qnot", 0 0;
E_005D4CE0 .event posedge, v0063F4C0_0;
S_006349D0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00634948;
 .timescale 0 0;
L_0064EC00 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064EC70 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064ECA8 .functor AND 1, L_0064BA40, v0063EFF0_0, C4<1>, C4<1>;
v0063F0A0_0 .alias "addr", 0 0, v00640960_0;
v0063F0F8_0 .alias "clock", 0 0, v006498B0_0;
v0063F150_0 .alias "clr", 0 0, v00649908_0;
v0063F1A8_0 .alias "in", 0 0, v00649960_0;
v0063F200_0 .net "out", 0 0, L_0064ECA8; 1 drivers
v0063F258_0 .alias "preset", 0 0, v00649A10_0;
v0063F2B0_0 .net "q", 0 0, v0063EFF0_0; 1 drivers
v0063F308_0 .net "qnot", 0 0, v0063F048_0; 1 drivers
v0063F360_0 .alias "rw", 0 0, v00649A68_0;
v0063F3B8_0 .net "s0", 0 0, L_0064EC00; 1 drivers
v0063F410_0 .net "s1", 0 0, L_0064EC70; 1 drivers
S_00634A58 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006349D0;
 .timescale 0 0;
v0063EE38_0 .alias "clear", 0 0, v00649908_0;
v0063EE90_0 .alias "clk", 0 0, v0063F3B8_0;
v0063EEE8_0 .alias "j", 0 0, v0063F410_0;
v0063EF40_0 .alias "k", 0 0, v0063F410_0;
v0063EF98_0 .alias "preset", 0 0, v00649A10_0;
v0063EFF0_0 .var "q", 0 0;
v0063F048_0 .var "qnot", 0 0;
E_005D4620 .event posedge, v0063EE90_0;
S_00634480 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_006343F8;
 .timescale 0 0;
v0063EBA0_0 .alias "addr", 0 0, v00640960_0;
v0063EBF8_0 .alias "clk", 0 0, v006498B0_0;
v0063EC50_0 .alias "clr", 0 0, v00649908_0;
v0063ECA8_0 .alias "in", 0 0, v00649960_0;
v0063ED30_0 .net8 "out", 3 0, RS_005FE394; 4 drivers
v0063ED88_0 .alias "preset", 0 0, v00649A10_0;
v0063EDE0_0 .alias "rw", 0 0, v00649A68_0;
L_0064B830 .part/pv L_0064EDC0, 3, 1, 4;
L_0064B888 .part/pv L_0064EF10, 2, 1, 4;
L_0064B8E0 .part/pv L_0064F098, 1, 1, 4;
L_0064B938 .part/pv L_0064F1E8, 0, 1, 4;
S_00634838 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00634480;
 .timescale 0 0;
L_0064ED18 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064ED88 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064EDC0 .functor AND 1, L_0064BA40, v0063E728_0, C4<1>, C4<1>;
v0063E7D8_0 .alias "addr", 0 0, v00640960_0;
v0063E830_0 .alias "clock", 0 0, v006498B0_0;
v0063E888_0 .alias "clr", 0 0, v00649908_0;
v0063E8E0_0 .alias "in", 0 0, v00649960_0;
v0063E938_0 .net "out", 0 0, L_0064EDC0; 1 drivers
v0063E990_0 .alias "preset", 0 0, v00649A10_0;
v0063E9E8_0 .net "q", 0 0, v0063E728_0; 1 drivers
v0063EA40_0 .net "qnot", 0 0, v0063E780_0; 1 drivers
v0063EA98_0 .alias "rw", 0 0, v00649A68_0;
v0063EAF0_0 .net "s0", 0 0, L_0064ED18; 1 drivers
v0063EB48_0 .net "s1", 0 0, L_0064ED88; 1 drivers
S_006348C0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634838;
 .timescale 0 0;
v0063E570_0 .alias "clear", 0 0, v00649908_0;
v0063E5C8_0 .alias "clk", 0 0, v0063EAF0_0;
v0063E620_0 .alias "j", 0 0, v0063EB48_0;
v0063E678_0 .alias "k", 0 0, v0063EB48_0;
v0063E6D0_0 .alias "preset", 0 0, v00649A10_0;
v0063E728_0 .var "q", 0 0;
v0063E780_0 .var "qnot", 0 0;
E_005D4EA0 .event posedge, v0063E5C8_0;
S_00634728 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00634480;
 .timescale 0 0;
L_0064EE68 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064EED8 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064EF10 .functor AND 1, L_0064BA40, v0063E0F8_0, C4<1>, C4<1>;
v0063E1A8_0 .alias "addr", 0 0, v00640960_0;
v0063E200_0 .alias "clock", 0 0, v006498B0_0;
v0063E258_0 .alias "clr", 0 0, v00649908_0;
v0063E2B0_0 .alias "in", 0 0, v00649960_0;
v0063E308_0 .net "out", 0 0, L_0064EF10; 1 drivers
v0063E360_0 .alias "preset", 0 0, v00649A10_0;
v0063E3B8_0 .net "q", 0 0, v0063E0F8_0; 1 drivers
v0063E410_0 .net "qnot", 0 0, v0063E150_0; 1 drivers
v0063E468_0 .alias "rw", 0 0, v00649A68_0;
v0063E4C0_0 .net "s0", 0 0, L_0064EE68; 1 drivers
v0063E518_0 .net "s1", 0 0, L_0064EED8; 1 drivers
S_006347B0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634728;
 .timescale 0 0;
v0063DF40_0 .alias "clear", 0 0, v00649908_0;
v0063DF98_0 .alias "clk", 0 0, v0063E4C0_0;
v0063DFF0_0 .alias "j", 0 0, v0063E518_0;
v0063E048_0 .alias "k", 0 0, v0063E518_0;
v0063E0A0_0 .alias "preset", 0 0, v00649A10_0;
v0063E0F8_0 .var "q", 0 0;
v0063E150_0 .var "qnot", 0 0;
E_005E3278 .event posedge, v0063DF98_0;
S_00634618 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00634480;
 .timescale 0 0;
L_0064EFF0 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064F060 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F098 .functor AND 1, L_0064BA40, v0063DA98_0, C4<1>, C4<1>;
v0063DB48_0 .alias "addr", 0 0, v00640960_0;
v0063DBA0_0 .alias "clock", 0 0, v006498B0_0;
v0063DBF8_0 .alias "clr", 0 0, v00649908_0;
v0063DC50_0 .alias "in", 0 0, v00649960_0;
v0063DCA8_0 .net "out", 0 0, L_0064F098; 1 drivers
v0063DD30_0 .alias "preset", 0 0, v00649A10_0;
v0063DD88_0 .net "q", 0 0, v0063DA98_0; 1 drivers
v0063DDE0_0 .net "qnot", 0 0, v0063DAF0_0; 1 drivers
v0063DE38_0 .alias "rw", 0 0, v00649A68_0;
v0063DE90_0 .net "s0", 0 0, L_0064EFF0; 1 drivers
v0063DEE8_0 .net "s1", 0 0, L_0064F060; 1 drivers
S_006346A0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634618;
 .timescale 0 0;
v0063D8E0_0 .alias "clear", 0 0, v00649908_0;
v0063D938_0 .alias "clk", 0 0, v0063DE90_0;
v0063D990_0 .alias "j", 0 0, v0063DEE8_0;
v0063D9E8_0 .alias "k", 0 0, v0063DEE8_0;
v0063DA40_0 .alias "preset", 0 0, v00649A10_0;
v0063DA98_0 .var "q", 0 0;
v0063DAF0_0 .var "qnot", 0 0;
E_005E3638 .event posedge, v0063D938_0;
S_00634508 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00634480;
 .timescale 0 0;
L_0064F140 .functor AND 1, v00649B18_0, L_0064BA40, v00649CD0_0, C4<1>;
L_0064F1B0 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F1E8 .functor AND 1, L_0064BA40, v0063D468_0, C4<1>, C4<1>;
v0063D518_0 .alias "addr", 0 0, v00640960_0;
v0063D570_0 .alias "clock", 0 0, v006498B0_0;
v0063D5C8_0 .alias "clr", 0 0, v00649908_0;
v0063D620_0 .alias "in", 0 0, v00649960_0;
v0063D678_0 .net "out", 0 0, L_0064F1E8; 1 drivers
v0063D6D0_0 .alias "preset", 0 0, v00649A10_0;
v0063D728_0 .net "q", 0 0, v0063D468_0; 1 drivers
v0063D780_0 .net "qnot", 0 0, v0063D4C0_0; 1 drivers
v0063D7D8_0 .alias "rw", 0 0, v00649A68_0;
v0063D830_0 .net "s0", 0 0, L_0064F140; 1 drivers
v0063D888_0 .net "s1", 0 0, L_0064F1B0; 1 drivers
S_00634590 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00634508;
 .timescale 0 0;
v0063D2B0_0 .alias "clear", 0 0, v00649908_0;
v0063D308_0 .alias "clk", 0 0, v0063D830_0;
v0063D360_0 .alias "j", 0 0, v0063D888_0;
v0063D3B8_0 .alias "k", 0 0, v0063D888_0;
v0063D410_0 .alias "preset", 0 0, v00649A10_0;
v0063D468_0 .var "q", 0 0;
v0063D4C0_0 .var "qnot", 0 0;
E_005E3858 .event posedge, v0063D308_0;
S_006339E0 .scope module, "m3" "memoria1x8" 6 19, 5 13, S_005CF9C0;
 .timescale 0 0;
v0063D048_0 .net "addr", 0 0, L_0064BE60; 1 drivers
v0063D0A0_0 .alias "clk", 0 0, v006498B0_0;
v0063D0F8_0 .alias "clr", 0 0, v00649908_0;
v0063D150_0 .alias "in", 0 0, v00649960_0;
v0063D1A8_0 .net8 "out", 7 0, RS_005FE184; 2 drivers
v0063D200_0 .alias "preset", 0 0, v00649A10_0;
v0063D258_0 .alias "rw", 0 0, v00649A68_0;
RS_005FE16C .resolv tri, L_0064BA98, L_0064BAF0, L_0064BB48, L_0064BBA0;
L_0064BBF8 .part/pv RS_005FE16C, 4, 4, 8;
RS_005FDF74 .resolv tri, L_0064BC50, L_0064BCA8, L_0064BD00, L_0064BD58;
L_0064BDB0 .part/pv RS_005FDF74, 0, 4, 8;
S_00633F30 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_006339E0;
 .timescale 0 0;
v0063CDE0_0 .alias "addr", 0 0, v0063D048_0;
v0063CE38_0 .alias "clk", 0 0, v006498B0_0;
v0063CE90_0 .alias "clr", 0 0, v00649908_0;
v0063CEE8_0 .alias "in", 0 0, v00649960_0;
v0063CF40_0 .net8 "out", 3 0, RS_005FE16C; 4 drivers
v0063CF98_0 .alias "preset", 0 0, v00649A10_0;
v0063CFF0_0 .alias "rw", 0 0, v00649A68_0;
L_0064BA98 .part/pv L_0064F358, 3, 1, 4;
L_0064BAF0 .part/pv L_0064F4A8, 2, 1, 4;
L_0064BB48 .part/pv L_0064F630, 1, 1, 4;
L_0064BBA0 .part/pv L_0064F780, 0, 1, 4;
S_006342E8 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00633F30;
 .timescale 0 0;
L_0064F290 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_0064F320 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F358 .functor AND 1, L_0064BE60, v0063C328_0, C4<1>, C4<1>;
v0063C3D8_0 .alias "addr", 0 0, v0063D048_0;
v0063C430_0 .alias "clock", 0 0, v006498B0_0;
v0063C488_0 .alias "clr", 0 0, v00649908_0;
v0063C4E0_0 .alias "in", 0 0, v00649960_0;
v0063C538_0 .net "out", 0 0, L_0064F358; 1 drivers
v0063C590_0 .alias "preset", 0 0, v00649A10_0;
v0063C5E8_0 .net "q", 0 0, v0063C328_0; 1 drivers
v0063C640_0 .net "qnot", 0 0, v0063C380_0; 1 drivers
v0063C698_0 .alias "rw", 0 0, v00649A68_0;
v0063CD30_0 .net "s0", 0 0, L_0064F290; 1 drivers
v0063CD88_0 .net "s1", 0 0, L_0064F320; 1 drivers
S_00634370 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006342E8;
 .timescale 0 0;
v0063C170_0 .alias "clear", 0 0, v00649908_0;
v0063C1C8_0 .alias "clk", 0 0, v0063CD30_0;
v0063C220_0 .alias "j", 0 0, v0063CD88_0;
v0063C278_0 .alias "k", 0 0, v0063CD88_0;
v0063C2D0_0 .alias "preset", 0 0, v00649A10_0;
v0063C328_0 .var "q", 0 0;
v0063C380_0 .var "qnot", 0 0;
E_005E2C18 .event posedge, v0063C1C8_0;
S_006341D8 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00633F30;
 .timescale 0 0;
L_0064F400 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_0064F470 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F4A8 .functor AND 1, L_0064BE60, v0063BCF8_0, C4<1>, C4<1>;
v0063BDA8_0 .alias "addr", 0 0, v0063D048_0;
v0063BE00_0 .alias "clock", 0 0, v006498B0_0;
v0063BE58_0 .alias "clr", 0 0, v00649908_0;
v0063BEB0_0 .alias "in", 0 0, v00649960_0;
v0063BF08_0 .net "out", 0 0, L_0064F4A8; 1 drivers
v0063BF60_0 .alias "preset", 0 0, v00649A10_0;
v0063BFB8_0 .net "q", 0 0, v0063BCF8_0; 1 drivers
v0063C010_0 .net "qnot", 0 0, v0063BD50_0; 1 drivers
v0063C068_0 .alias "rw", 0 0, v00649A68_0;
v0063C0C0_0 .net "s0", 0 0, L_0064F400; 1 drivers
v0063C118_0 .net "s1", 0 0, L_0064F470; 1 drivers
S_00634260 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006341D8;
 .timescale 0 0;
v0063BB40_0 .alias "clear", 0 0, v00649908_0;
v0063BB98_0 .alias "clk", 0 0, v0063C0C0_0;
v0063BBF0_0 .alias "j", 0 0, v0063C118_0;
v0063BC48_0 .alias "k", 0 0, v0063C118_0;
v0063BCA0_0 .alias "preset", 0 0, v00649A10_0;
v0063BCF8_0 .var "q", 0 0;
v0063BD50_0 .var "qnot", 0 0;
E_005E2FD8 .event posedge, v0063BB98_0;
S_006340C8 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00633F30;
 .timescale 0 0;
L_0064F588 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_0064F5F8 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F630 .functor AND 1, L_0064BE60, v0063AE00_0, C4<1>, C4<1>;
v0063B778_0 .alias "addr", 0 0, v0063D048_0;
v0063B7D0_0 .alias "clock", 0 0, v006498B0_0;
v0063B828_0 .alias "clr", 0 0, v00649908_0;
v0063B880_0 .alias "in", 0 0, v00649960_0;
v0063B8D8_0 .net "out", 0 0, L_0064F630; 1 drivers
v0063B930_0 .alias "preset", 0 0, v00649A10_0;
v0063B988_0 .net "q", 0 0, v0063AE00_0; 1 drivers
v0063B9E0_0 .net "qnot", 0 0, v0063B720_0; 1 drivers
v0063BA38_0 .alias "rw", 0 0, v00649A68_0;
v0063BA90_0 .net "s0", 0 0, L_0064F588; 1 drivers
v0063BAE8_0 .net "s1", 0 0, L_0064F5F8; 1 drivers
S_00634150 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006340C8;
 .timescale 0 0;
v0063AC48_0 .alias "clear", 0 0, v00649908_0;
v0063ACA0_0 .alias "clk", 0 0, v0063BA90_0;
v0063ACF8_0 .alias "j", 0 0, v0063BAE8_0;
v0063AD50_0 .alias "k", 0 0, v0063BAE8_0;
v0063ADA8_0 .alias "preset", 0 0, v00649A10_0;
v0063AE00_0 .var "q", 0 0;
v0063B720_0 .var "qnot", 0 0;
E_005E2818 .event posedge, v0063ACA0_0;
S_00633FB8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00633F30;
 .timescale 0 0;
L_0064F6D8 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_0064F748 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F780 .functor AND 1, L_0064BE60, v0063A7D0_0, C4<1>, C4<1>;
v0063A880_0 .alias "addr", 0 0, v0063D048_0;
v0063A8D8_0 .alias "clock", 0 0, v006498B0_0;
v0063A930_0 .alias "clr", 0 0, v00649908_0;
v0063A988_0 .alias "in", 0 0, v00649960_0;
v0063A9E0_0 .net "out", 0 0, L_0064F780; 1 drivers
v0063AA38_0 .alias "preset", 0 0, v00649A10_0;
v0063AA90_0 .net "q", 0 0, v0063A7D0_0; 1 drivers
v0063AAE8_0 .net "qnot", 0 0, v0063A828_0; 1 drivers
v0063AB40_0 .alias "rw", 0 0, v00649A68_0;
v0063AB98_0 .net "s0", 0 0, L_0064F6D8; 1 drivers
v0063ABF0_0 .net "s1", 0 0, L_0064F748; 1 drivers
S_00634040 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00633FB8;
 .timescale 0 0;
v0063A618_0 .alias "clear", 0 0, v00649908_0;
v0063A670_0 .alias "clk", 0 0, v0063AB98_0;
v0063A6C8_0 .alias "j", 0 0, v0063ABF0_0;
v0063A720_0 .alias "k", 0 0, v0063ABF0_0;
v0063A778_0 .alias "preset", 0 0, v00649A10_0;
v0063A7D0_0 .var "q", 0 0;
v0063A828_0 .var "qnot", 0 0;
E_005E2458 .event posedge, v0063A670_0;
S_00633A68 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_006339E0;
 .timescale 0 0;
v0063A3B0_0 .alias "addr", 0 0, v0063D048_0;
v0063A408_0 .alias "clk", 0 0, v006498B0_0;
v0063A460_0 .alias "clr", 0 0, v00649908_0;
v0063A4B8_0 .alias "in", 0 0, v00649960_0;
v0063A510_0 .net8 "out", 3 0, RS_005FDF74; 4 drivers
v0063A568_0 .alias "preset", 0 0, v00649A10_0;
v0063A5C0_0 .alias "rw", 0 0, v00649A68_0;
L_0064BC50 .part/pv L_0064F898, 3, 1, 4;
L_0064BCA8 .part/pv L_0064F9E8, 2, 1, 4;
L_0064BD00 .part/pv L_006507A0, 1, 1, 4;
L_0064BD58 .part/pv L_006508F0, 0, 1, 4;
S_00633E20 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00633A68;
 .timescale 0 0;
L_0064F7F0 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_0064F860 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F898 .functor AND 1, L_0064BE60, v00639F38_0, C4<1>, C4<1>;
v00639FE8_0 .alias "addr", 0 0, v0063D048_0;
v0063A040_0 .alias "clock", 0 0, v006498B0_0;
v0063A098_0 .alias "clr", 0 0, v00649908_0;
v0063A0F0_0 .alias "in", 0 0, v00649960_0;
v0063A148_0 .net "out", 0 0, L_0064F898; 1 drivers
v0063A1A0_0 .alias "preset", 0 0, v00649A10_0;
v0063A1F8_0 .net "q", 0 0, v00639F38_0; 1 drivers
v0063A250_0 .net "qnot", 0 0, v00639F90_0; 1 drivers
v0063A2A8_0 .alias "rw", 0 0, v00649A68_0;
v0063A300_0 .net "s0", 0 0, L_0064F7F0; 1 drivers
v0063A358_0 .net "s1", 0 0, L_0064F860; 1 drivers
S_00633EA8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00633E20;
 .timescale 0 0;
v00639550_0 .alias "clear", 0 0, v00649908_0;
v006395A8_0 .alias "clk", 0 0, v0063A300_0;
v00639600_0 .alias "j", 0 0, v0063A358_0;
v00639E88_0 .alias "k", 0 0, v0063A358_0;
v00639EE0_0 .alias "preset", 0 0, v00649A10_0;
v00639F38_0 .var "q", 0 0;
v00639F90_0 .var "qnot", 0 0;
E_005E2838 .event posedge, v006395A8_0;
S_00633D10 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00633A68;
 .timescale 0 0;
L_0064F940 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_0064F9B0 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_0064F9E8 .functor AND 1, L_0064BE60, v006390D8_0, C4<1>, C4<1>;
v00639188_0 .alias "addr", 0 0, v0063D048_0;
v006391E0_0 .alias "clock", 0 0, v006498B0_0;
v00639238_0 .alias "clr", 0 0, v00649908_0;
v00639290_0 .alias "in", 0 0, v00649960_0;
v006392E8_0 .net "out", 0 0, L_0064F9E8; 1 drivers
v00639340_0 .alias "preset", 0 0, v00649A10_0;
v00639398_0 .net "q", 0 0, v006390D8_0; 1 drivers
v006393F0_0 .net "qnot", 0 0, v00639130_0; 1 drivers
v00639448_0 .alias "rw", 0 0, v00649A68_0;
v006394A0_0 .net "s0", 0 0, L_0064F940; 1 drivers
v006394F8_0 .net "s1", 0 0, L_0064F9B0; 1 drivers
S_00633D98 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00633D10;
 .timescale 0 0;
v00638F20_0 .alias "clear", 0 0, v00649908_0;
v00638F78_0 .alias "clk", 0 0, v006394A0_0;
v00638FD0_0 .alias "j", 0 0, v006394F8_0;
v00639028_0 .alias "k", 0 0, v006394F8_0;
v00639080_0 .alias "preset", 0 0, v00649A10_0;
v006390D8_0 .var "q", 0 0;
v00639130_0 .var "qnot", 0 0;
E_005E1C18 .event posedge, v00638F78_0;
S_00633C00 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00633A68;
 .timescale 0 0;
L_006506F8 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_00650768 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_006507A0 .functor AND 1, L_0064BE60, v00638AA8_0, C4<1>, C4<1>;
v00638B58_0 .alias "addr", 0 0, v0063D048_0;
v00638BB0_0 .alias "clock", 0 0, v006498B0_0;
v00638C08_0 .alias "clr", 0 0, v00649908_0;
v00638C60_0 .alias "in", 0 0, v00649960_0;
v00638CB8_0 .net "out", 0 0, L_006507A0; 1 drivers
v00638D10_0 .alias "preset", 0 0, v00649A10_0;
v00638D68_0 .net "q", 0 0, v00638AA8_0; 1 drivers
v00638DC0_0 .net "qnot", 0 0, v00638B00_0; 1 drivers
v00638E18_0 .alias "rw", 0 0, v00649A68_0;
v00638E70_0 .net "s0", 0 0, L_006506F8; 1 drivers
v00638EC8_0 .net "s1", 0 0, L_00650768; 1 drivers
S_00633C88 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00633C00;
 .timescale 0 0;
v006388F0_0 .alias "clear", 0 0, v00649908_0;
v00638948_0 .alias "clk", 0 0, v00638E70_0;
v006389A0_0 .alias "j", 0 0, v00638EC8_0;
v006389F8_0 .alias "k", 0 0, v00638EC8_0;
v00638A50_0 .alias "preset", 0 0, v00649A10_0;
v00638AA8_0 .var "q", 0 0;
v00638B00_0 .var "qnot", 0 0;
E_005E1FD8 .event posedge, v00638948_0;
S_00633AF0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00633A68;
 .timescale 0 0;
L_00650848 .functor AND 1, v00649B18_0, L_0064BE60, v00649CD0_0, C4<1>;
L_006508B8 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_006508F0 .functor AND 1, L_0064BE60, v00637FA8_0, C4<1>, C4<1>;
v00638058_0 .alias "addr", 0 0, v0063D048_0;
v006380B0_0 .alias "clock", 0 0, v006498B0_0;
v00638108_0 .alias "clr", 0 0, v00649908_0;
v00638160_0 .alias "in", 0 0, v00649960_0;
v00638688_0 .net "out", 0 0, L_006508F0; 1 drivers
v006386E0_0 .alias "preset", 0 0, v00649A10_0;
v00638738_0 .net "q", 0 0, v00637FA8_0; 1 drivers
v00638790_0 .net "qnot", 0 0, v00638000_0; 1 drivers
v006387E8_0 .alias "rw", 0 0, v00649A68_0;
v00638840_0 .net "s0", 0 0, L_00650848; 1 drivers
v00638898_0 .net "s1", 0 0, L_006508B8; 1 drivers
S_00633B78 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00633AF0;
 .timescale 0 0;
v00637DF0_0 .alias "clear", 0 0, v00649908_0;
v00637E48_0 .alias "clk", 0 0, v00638840_0;
v00637EA0_0 .alias "j", 0 0, v00638898_0;
v00637EF8_0 .alias "k", 0 0, v00638898_0;
v00637F50_0 .alias "preset", 0 0, v00649A10_0;
v00637FA8_0 .var "q", 0 0;
v00638000_0 .var "qnot", 0 0;
E_005E2078 .event posedge, v00637E48_0;
S_005CF690 .scope module, "m4" "memoria1x8" 6 20, 5 13, S_005CF9C0;
 .timescale 0 0;
v00637B88_0 .net "addr", 0 0, L_0064C280; 1 drivers
v00637BE0_0 .alias "clk", 0 0, v006498B0_0;
v00637C38_0 .alias "clr", 0 0, v00649908_0;
v00637C90_0 .alias "in", 0 0, v00649960_0;
v00637CE8_0 .net8 "out", 7 0, RS_005FDD64; 2 drivers
v00637D40_0 .alias "preset", 0 0, v00649A10_0;
v00637D98_0 .alias "rw", 0 0, v00649A68_0;
RS_005FDD4C .resolv tri, L_0064BEB8, L_0064BF10, L_0064BF68, L_0064BFC0;
L_0064C018 .part/pv RS_005FDD4C, 4, 4, 8;
RS_005FDB54 .resolv tri, L_0064C070, L_0064C0C8, L_0064C120, L_0064C178;
L_0064C1D0 .part/pv RS_005FDB54, 0, 4, 8;
S_00633518 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_005CF690;
 .timescale 0 0;
v00637920_0 .alias "addr", 0 0, v00637B88_0;
v00637978_0 .alias "clk", 0 0, v006498B0_0;
v006379D0_0 .alias "clr", 0 0, v00649908_0;
v00637A28_0 .alias "in", 0 0, v00649960_0;
v00637A80_0 .net8 "out", 3 0, RS_005FDD4C; 4 drivers
v00637AD8_0 .alias "preset", 0 0, v00649A10_0;
v00637B30_0 .alias "rw", 0 0, v00649A68_0;
L_0064BEB8 .part/pv L_006509D0, 3, 1, 4;
L_0064BF10 .part/pv L_00650B20, 2, 1, 4;
L_0064BF68 .part/pv L_00650CA8, 1, 1, 4;
L_0064BFC0 .part/pv L_00650DF8, 0, 1, 4;
S_006338D0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00633518;
 .timescale 0 0;
L_0064E178 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_00650998 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_006509D0 .functor AND 1, L_0064C280, v006374A8_0, C4<1>, C4<1>;
v00637558_0 .alias "addr", 0 0, v00637B88_0;
v006375B0_0 .alias "clock", 0 0, v006498B0_0;
v00637608_0 .alias "clr", 0 0, v00649908_0;
v00637660_0 .alias "in", 0 0, v00649960_0;
v006376B8_0 .net "out", 0 0, L_006509D0; 1 drivers
v00637710_0 .alias "preset", 0 0, v00649A10_0;
v00637768_0 .net "q", 0 0, v006374A8_0; 1 drivers
v006377C0_0 .net "qnot", 0 0, v00637500_0; 1 drivers
v00637818_0 .alias "rw", 0 0, v00649A68_0;
v00637870_0 .net "s0", 0 0, L_0064E178; 1 drivers
v006378C8_0 .net "s1", 0 0, L_00650998; 1 drivers
S_00633958 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006338D0;
 .timescale 0 0;
v006372F0_0 .alias "clear", 0 0, v00649908_0;
v00637348_0 .alias "clk", 0 0, v00637870_0;
v006373A0_0 .alias "j", 0 0, v006378C8_0;
v006373F8_0 .alias "k", 0 0, v006378C8_0;
v00637450_0 .alias "preset", 0 0, v00649A10_0;
v006374A8_0 .var "q", 0 0;
v00637500_0 .var "qnot", 0 0;
E_005E3078 .event posedge, v00637348_0;
S_006337C0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00633518;
 .timescale 0 0;
L_00650A78 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_00650AE8 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_00650B20 .functor AND 1, L_0064C280, v00636E48_0, C4<1>, C4<1>;
v00636EF8_0 .alias "addr", 0 0, v00637B88_0;
v00636F50_0 .alias "clock", 0 0, v006498B0_0;
v00636FA8_0 .alias "clr", 0 0, v00649908_0;
v00637000_0 .alias "in", 0 0, v00649960_0;
v00637058_0 .net "out", 0 0, L_00650B20; 1 drivers
v006370B0_0 .alias "preset", 0 0, v00649A10_0;
v00637108_0 .net "q", 0 0, v00636E48_0; 1 drivers
v00637160_0 .net "qnot", 0 0, v00636EA0_0; 1 drivers
v006371E8_0 .alias "rw", 0 0, v00649A68_0;
v00637240_0 .net "s0", 0 0, L_00650A78; 1 drivers
v00637298_0 .net "s1", 0 0, L_00650AE8; 1 drivers
S_00633848 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006337C0;
 .timescale 0 0;
v00636C90_0 .alias "clear", 0 0, v00649908_0;
v00636CE8_0 .alias "clk", 0 0, v00637240_0;
v00636D40_0 .alias "j", 0 0, v00637298_0;
v00636D98_0 .alias "k", 0 0, v00637298_0;
v00636DF0_0 .alias "preset", 0 0, v00649A10_0;
v00636E48_0 .var "q", 0 0;
v00636EA0_0 .var "qnot", 0 0;
E_005F0DD8 .event posedge, v00636CE8_0;
S_006336B0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00633518;
 .timescale 0 0;
L_00650C00 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_00650C70 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_00650CA8 .functor AND 1, L_0064C280, v00636818_0, C4<1>, C4<1>;
v006368C8_0 .alias "addr", 0 0, v00637B88_0;
v00636920_0 .alias "clock", 0 0, v006498B0_0;
v00636978_0 .alias "clr", 0 0, v00649908_0;
v006369D0_0 .alias "in", 0 0, v00649960_0;
v00636A28_0 .net "out", 0 0, L_00650CA8; 1 drivers
v00636A80_0 .alias "preset", 0 0, v00649A10_0;
v00636AD8_0 .net "q", 0 0, v00636818_0; 1 drivers
v00636B30_0 .net "qnot", 0 0, v00636870_0; 1 drivers
v00636B88_0 .alias "rw", 0 0, v00649A68_0;
v00636BE0_0 .net "s0", 0 0, L_00650C00; 1 drivers
v00636C38_0 .net "s1", 0 0, L_00650C70; 1 drivers
S_00633738 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006336B0;
 .timescale 0 0;
v00636660_0 .alias "clear", 0 0, v00649908_0;
v006366B8_0 .alias "clk", 0 0, v00636BE0_0;
v00636710_0 .alias "j", 0 0, v00636C38_0;
v00636768_0 .alias "k", 0 0, v00636C38_0;
v006367C0_0 .alias "preset", 0 0, v00649A10_0;
v00636818_0 .var "q", 0 0;
v00636870_0 .var "qnot", 0 0;
E_005F0B78 .event posedge, v006366B8_0;
S_006335A0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00633518;
 .timescale 0 0;
L_00650D50 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_00650DC0 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_00650DF8 .functor AND 1, L_0064C280, v006361E8_0, C4<1>, C4<1>;
v00636298_0 .alias "addr", 0 0, v00637B88_0;
v006362F0_0 .alias "clock", 0 0, v006498B0_0;
v00636348_0 .alias "clr", 0 0, v00649908_0;
v006363A0_0 .alias "in", 0 0, v00649960_0;
v006363F8_0 .net "out", 0 0, L_00650DF8; 1 drivers
v00636450_0 .alias "preset", 0 0, v00649A10_0;
v006364A8_0 .net "q", 0 0, v006361E8_0; 1 drivers
v00636500_0 .net "qnot", 0 0, v00636240_0; 1 drivers
v00636558_0 .alias "rw", 0 0, v00649A68_0;
v006365B0_0 .net "s0", 0 0, L_00650D50; 1 drivers
v00636608_0 .net "s1", 0 0, L_00650DC0; 1 drivers
S_00633628 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006335A0;
 .timescale 0 0;
v00636000_0 .alias "clear", 0 0, v00649908_0;
v00636058_0 .alias "clk", 0 0, v006365B0_0;
v006360B0_0 .alias "j", 0 0, v00636608_0;
v00636108_0 .alias "k", 0 0, v00636608_0;
v00636160_0 .alias "preset", 0 0, v00649A10_0;
v006361E8_0 .var "q", 0 0;
v00636240_0 .var "qnot", 0 0;
E_005F0D58 .event posedge, v00636058_0;
S_005CF608 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_005CF690;
 .timescale 0 0;
v00635D98_0 .alias "addr", 0 0, v00637B88_0;
v00635DF0_0 .alias "clk", 0 0, v006498B0_0;
v00635E48_0 .alias "clr", 0 0, v00649908_0;
v00635EA0_0 .alias "in", 0 0, v00649960_0;
v00635EF8_0 .net8 "out", 3 0, RS_005FDB54; 4 drivers
v00635F50_0 .alias "preset", 0 0, v00649A10_0;
v00635FA8_0 .alias "rw", 0 0, v00649A68_0;
L_0064C070 .part/pv L_00650F30, 3, 1, 4;
L_0064C0C8 .part/pv L_00651080, 2, 1, 4;
L_0064C120 .part/pv L_00651208, 1, 1, 4;
L_0064C178 .part/pv L_00651358, 0, 1, 4;
S_00633408 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_005CF608;
 .timescale 0 0;
L_00650E68 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_00650EF8 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_00650F30 .functor AND 1, L_0064C280, v00635920_0, C4<1>, C4<1>;
v006359D0_0 .alias "addr", 0 0, v00637B88_0;
v00635A28_0 .alias "clock", 0 0, v006498B0_0;
v00635A80_0 .alias "clr", 0 0, v00649908_0;
v00635AD8_0 .alias "in", 0 0, v00649960_0;
v00635B30_0 .net "out", 0 0, L_00650F30; 1 drivers
v00635B88_0 .alias "preset", 0 0, v00649A10_0;
v00635BE0_0 .net "q", 0 0, v00635920_0; 1 drivers
v00635C38_0 .net "qnot", 0 0, v00635978_0; 1 drivers
v00635C90_0 .alias "rw", 0 0, v00649A68_0;
v00635CE8_0 .net "s0", 0 0, L_00650E68; 1 drivers
v00635D40_0 .net "s1", 0 0, L_00650EF8; 1 drivers
S_00633490 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00633408;
 .timescale 0 0;
v00635768_0 .alias "clear", 0 0, v00649908_0;
v006357C0_0 .alias "clk", 0 0, v00635CE8_0;
v00635818_0 .alias "j", 0 0, v00635D40_0;
v00635870_0 .alias "k", 0 0, v00635D40_0;
v006358C8_0 .alias "preset", 0 0, v00649A10_0;
v00635920_0 .var "q", 0 0;
v00635978_0 .var "qnot", 0 0;
E_005F0CD8 .event posedge, v006357C0_0;
S_006332F8 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_005CF608;
 .timescale 0 0;
L_00650FD8 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_00651048 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_00651080 .functor AND 1, L_0064C280, v006352F0_0, C4<1>, C4<1>;
v006353A0_0 .alias "addr", 0 0, v00637B88_0;
v006353F8_0 .alias "clock", 0 0, v006498B0_0;
v00635450_0 .alias "clr", 0 0, v00649908_0;
v006354A8_0 .alias "in", 0 0, v00649960_0;
v00635500_0 .net "out", 0 0, L_00651080; 1 drivers
v00635558_0 .alias "preset", 0 0, v00649A10_0;
v006355B0_0 .net "q", 0 0, v006352F0_0; 1 drivers
v00635608_0 .net "qnot", 0 0, v00635348_0; 1 drivers
v00635660_0 .alias "rw", 0 0, v00649A68_0;
v006356B8_0 .net "s0", 0 0, L_00650FD8; 1 drivers
v00635710_0 .net "s1", 0 0, L_00651048; 1 drivers
S_00633380 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006332F8;
 .timescale 0 0;
v00633108_0 .alias "clear", 0 0, v00649908_0;
v00633160_0 .alias "clk", 0 0, v006356B8_0;
v006351E8_0 .alias "j", 0 0, v00635710_0;
v00635240_0 .alias "k", 0 0, v00635710_0;
v00635298_0 .alias "preset", 0 0, v00649A10_0;
v006352F0_0 .var "q", 0 0;
v00635348_0 .var "qnot", 0 0;
E_005F0B98 .event posedge, v00633160_0;
S_006331E8 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_005CF608;
 .timescale 0 0;
L_00651160 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_006511D0 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_00651208 .functor AND 1, L_0064C280, v00632C90_0, C4<1>, C4<1>;
v00632D40_0 .alias "addr", 0 0, v00637B88_0;
v00632D98_0 .alias "clock", 0 0, v006498B0_0;
v00632DF0_0 .alias "clr", 0 0, v00649908_0;
v00632E48_0 .alias "in", 0 0, v00649960_0;
v00632EA0_0 .net "out", 0 0, L_00651208; 1 drivers
v00632EF8_0 .alias "preset", 0 0, v00649A10_0;
v00632F50_0 .net "q", 0 0, v00632C90_0; 1 drivers
v00632FA8_0 .net "qnot", 0 0, v00632CE8_0; 1 drivers
v00633000_0 .alias "rw", 0 0, v00649A68_0;
v00633058_0 .net "s0", 0 0, L_00651160; 1 drivers
v006330B0_0 .net "s1", 0 0, L_006511D0; 1 drivers
S_00633270 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006331E8;
 .timescale 0 0;
v00632AD8_0 .alias "clear", 0 0, v00649908_0;
v00632B30_0 .alias "clk", 0 0, v00633058_0;
v00632B88_0 .alias "j", 0 0, v006330B0_0;
v00632BE0_0 .alias "k", 0 0, v006330B0_0;
v00632C38_0 .alias "preset", 0 0, v00649A10_0;
v00632C90_0 .var "q", 0 0;
v00632CE8_0 .var "qnot", 0 0;
E_005F0AB8 .event posedge, v00632B30_0;
S_005CF580 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_005CF608;
 .timescale 0 0;
L_006512B0 .functor AND 1, v00649B18_0, L_0064C280, v00649CD0_0, C4<1>;
L_00651320 .functor OR 1, v00649CD0_0, v00649BC8_0, C4<0>, C4<0>;
L_00651358 .functor AND 1, L_0064C280, v00632660_0, C4<1>, C4<1>;
v00632710_0 .alias "addr", 0 0, v00637B88_0;
v00632768_0 .alias "clock", 0 0, v006498B0_0;
v006327C0_0 .alias "clr", 0 0, v00649908_0;
v00632818_0 .alias "in", 0 0, v00649960_0;
v00632870_0 .net "out", 0 0, L_00651358; 1 drivers
v006328C8_0 .alias "preset", 0 0, v00649A10_0;
v00632920_0 .net "q", 0 0, v00632660_0; 1 drivers
v00632978_0 .net "qnot", 0 0, v006326B8_0; 1 drivers
v006329D0_0 .alias "rw", 0 0, v00649A68_0;
v00632A28_0 .net "s0", 0 0, L_006512B0; 1 drivers
v00632A80_0 .net "s1", 0 0, L_00651320; 1 drivers
S_005CF4F8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005CF580;
 .timescale 0 0;
v006324A8_0 .alias "clear", 0 0, v00649908_0;
v00632500_0 .alias "clk", 0 0, v00632A28_0;
v00632558_0 .alias "j", 0 0, v00632A80_0;
v006325B0_0 .alias "k", 0 0, v00632A80_0;
v00632608_0 .alias "preset", 0 0, v00649A10_0;
v00632660_0 .var "q", 0 0;
v006326B8_0 .var "qnot", 0 0;
E_005F0B58 .event posedge, v00632500_0;
S_005CFA48 .scope begin, "start" "start" 6 38, 6 38, S_005D01B8;
 .timescale 0 0;
S_005CFAD0 .scope begin, "main" "main" 6 48, 6 48, S_005D01B8;
 .timescale 0 0;
    .scope S_005D0790;
T_0 ;
    %wait E_005EF218;
    %load/v 8, v0062D198_0, 1;
    %load/v 9, v0062D248_0, 1;
    %inv 9, 1;
    %load/v 10, v0062D2A0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062D350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062D3A8_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0062D248_0, 1;
    %load/v 9, v0062D2A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0062D2F8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062D350_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062D3A8_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0062D248_0, 1;
    %load/v 9, v0062D2A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v0062D350_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062D350_0, 0, 8;
    %load/v 8, v0062D3A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062D3A8_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_005CFF98;
T_1 ;
    %wait E_005F04B8;
    %load/v 8, v0062CB68_0, 1;
    %load/v 9, v0062CC18_0, 1;
    %inv 9, 1;
    %load/v 10, v0062CC70_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CD20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CD78_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0062CC18_0, 1;
    %load/v 9, v0062CC70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0062CCC8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CD20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CD78_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0062CC18_0, 1;
    %load/v 9, v0062CC70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v0062CD20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CD20_0, 0, 8;
    %load/v 8, v0062CD78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062CD78_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_005D00A8;
T_2 ;
    %wait E_005EF498;
    %load/v 8, v005F3D38_0, 1;
    %load/v 9, v0062C5E8_0, 1;
    %inv 9, 1;
    %load/v 10, v0062C640_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C6F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C748_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0062C5E8_0, 1;
    %load/v 9, v0062C640_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0062C698_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C6F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C748_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0062C5E8_0, 1;
    %load/v 9, v0062C640_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0062C6F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C6F0_0, 0, 8;
    %load/v 8, v0062C748_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062C748_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005CFCF0;
T_3 ;
    %wait E_005EF478;
    %load/v 8, v005F3708_0, 1;
    %load/v 9, v005F37B8_0, 1;
    %inv 9, 1;
    %load/v 10, v005F3810_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3918_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005F37B8_0, 1;
    %load/v 9, v005F3810_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005F3868_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3918_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005F37B8_0, 1;
    %load/v 9, v005F3810_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005F38C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38C0_0, 0, 8;
    %load/v 8, v005F3918_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3918_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005D0818;
T_4 ;
    %fork t_1, S_005CFE88;
    %jmp t_0;
    .scope S_005CFE88;
t_1 ;
    %set/v v0062DAB8_0, 1, 1;
    %set/v v0062DA60_0, 0, 1;
    %set/v v0062DC70_0, 0, 1;
    %set/v v0062DB68_0, 0, 1;
    %set/v v0062DC18_0, 1, 1;
    %set/v v0062DB10_0, 0, 1;
    %end;
    .scope S_005D0818;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_005D0818;
T_5 ;
    %fork t_3, S_005D0130;
    %jmp t_2;
    .scope S_005D0130;
t_3 ;
    %vpi_call 2 47 "$display", "Exemplo0071 - Josemar Alves Caetano - 448662.";
    %vpi_call 2 48 "$display", "Teste Mem\363ria RAM 1x4.\012";
    %vpi_call 2 50 "$monitor", "Saida: %b", v0062DBC0_0;
    %delay 1, 0;
    %set/v v0062DB10_0, 1, 1;
    %delay 1, 0;
    %set/v v0062DB10_0, 0, 1;
    %delay 1, 0;
    %set/v v0062DAB8_0, 1, 1;
    %set/v v0062DA60_0, 1, 1;
    %set/v v0062DC70_0, 1, 1;
    %set/v v0062DB68_0, 1, 1;
    %delay 1, 0;
    %set/v v0062DAB8_0, 1, 1;
    %set/v v0062DA60_0, 1, 1;
    %set/v v0062DC70_0, 1, 1;
    %set/v v0062DB68_0, 0, 1;
    %delay 1, 0;
    %set/v v0062DA60_0, 0, 1;
    %delay 1, 0;
    %set/v v0062DA60_0, 1, 1;
    %end;
    .scope S_005D0818;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_005CFB58;
T_6 ;
    %wait E_005F0A38;
    %load/v 8, v00631710_0, 1;
    %load/v 9, v006317C0_0, 1;
    %inv 9, 1;
    %load/v 10, v00631818_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006318C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00631920_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v006317C0_0, 1;
    %load/v 9, v00631818_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00631870_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006318C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00631920_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v006317C0_0, 1;
    %load/v 9, v00631818_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v006318C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006318C8_0, 0, 8;
    %load/v 8, v00631920_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00631920_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005CF7A0;
T_7 ;
    %wait E_005F09B8;
    %load/v 8, v006310B0_0, 1;
    %load/v 9, v00631160_0, 1;
    %inv 9, 1;
    %load/v 10, v006311E8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00631298_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006312F0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00631160_0, 1;
    %load/v 9, v006311E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00631240_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00631298_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006312F0_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00631160_0, 1;
    %load/v 9, v006311E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00631298_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00631298_0, 0, 8;
    %load/v 8, v006312F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006312F0_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005CF8B0;
T_8 ;
    %wait E_005F0438;
    %load/v 8, v00630A80_0, 1;
    %load/v 9, v00630B30_0, 1;
    %inv 9, 1;
    %load/v 10, v00630B88_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00630C38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00630C90_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00630B30_0, 1;
    %load/v 9, v00630B88_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00630BE0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00630C38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00630C90_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00630B30_0, 1;
    %load/v 9, v00630B88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v00630C38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00630C38_0, 0, 8;
    %load/v 8, v00630C90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00630C90_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005CFBE0;
T_9 ;
    %wait E_005F0018;
    %load/v 8, v00630450_0, 1;
    %load/v 9, v00630500_0, 1;
    %inv 9, 1;
    %load/v 10, v00630558_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00630608_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00630660_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00630500_0, 1;
    %load/v 9, v00630558_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006305B0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00630608_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00630660_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00630500_0, 1;
    %load/v 9, v00630558_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v00630608_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00630608_0, 0, 8;
    %load/v 8, v00630660_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00630660_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_005D0A38;
T_10 ;
    %wait E_005F03D8;
    %load/v 8, v0062F788_0, 1;
    %load/v 9, v0062F838_0, 1;
    %inv 9, 1;
    %load/v 10, v0062F890_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F998_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0062F838_0, 1;
    %load/v 9, v0062F890_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0062F8E8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F998_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0062F838_0, 1;
    %load/v 9, v0062F890_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v0062F940_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F940_0, 0, 8;
    %load/v 8, v0062F998_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F998_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_005D0B48;
T_11 ;
    %wait E_005EFC58;
    %load/v 8, v0062F158_0, 1;
    %load/v 9, v0062F208_0, 1;
    %inv 9, 1;
    %load/v 10, v0062F260_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F368_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0062F208_0, 1;
    %load/v 9, v0062F260_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0062F2B8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F368_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0062F208_0, 1;
    %load/v 9, v0062F260_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0062F310_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F310_0, 0, 8;
    %load/v 8, v0062F368_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062F368_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005D05F8;
T_12 ;
    %wait E_005EEE58;
    %load/v 8, v0062E2F8_0, 1;
    %load/v 9, v0062E3A8_0, 1;
    %inv 9, 1;
    %load/v 10, v0062E400_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E4B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E508_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0062E3A8_0, 1;
    %load/v 9, v0062E400_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0062E458_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E4B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E508_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0062E3A8_0, 1;
    %load/v 9, v0062E400_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v0062E4B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E4B0_0, 0, 8;
    %load/v 8, v0062E508_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062E508_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_005D0708;
T_13 ;
    %wait E_005F0418;
    %load/v 8, v0062DCC8_0, 1;
    %load/v 9, v0062DD78_0, 1;
    %inv 9, 1;
    %load/v 10, v0062DDD0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062DE80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0062DED8_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0062DD78_0, 1;
    %load/v 9, v0062DDD0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0062DE28_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0062DE80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062DED8_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0062DD78_0, 1;
    %load/v 9, v0062DDD0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v0062DE80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062DE80_0, 0, 8;
    %load/v 8, v0062DED8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0062DED8_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_005D0240;
T_14 ;
    %fork t_5, S_005D0460;
    %jmp t_4;
    .scope S_005D0460;
t_5 ;
    %set/v v00632298_0, 1, 1;
    %set/v v00632240_0, 0, 1;
    %set/v v00632450_0, 0, 1;
    %set/v v00632348_0, 0, 1;
    %set/v v006323F8_0, 1, 1;
    %set/v v006322F0_0, 0, 1;
    %end;
    .scope S_005D0240;
t_4 %join;
    %end;
    .thread T_14;
    .scope S_005D0240;
T_15 ;
    %fork t_7, S_005D04E8;
    %jmp t_6;
    .scope S_005D04E8;
t_7 ;
    %vpi_call 5 46 "$display", "Exemplo0073 - Josemar Alves Caetano - 448662.";
    %vpi_call 5 47 "$display", "Teste Mem\363ria RAM 1x8.\012";
    %vpi_call 5 49 "$monitor", "Sa\355da: %b", v006323A0_0;
    %delay 1, 0;
    %set/v v006322F0_0, 1, 1;
    %delay 1, 0;
    %set/v v006322F0_0, 0, 1;
    %delay 1, 0;
    %set/v v00632298_0, 1, 1;
    %set/v v00632240_0, 1, 1;
    %set/v v00632450_0, 1, 1;
    %set/v v00632348_0, 1, 1;
    %delay 1, 0;
    %set/v v00632298_0, 1, 1;
    %set/v v00632240_0, 1, 1;
    %set/v v00632450_0, 1, 1;
    %set/v v00632348_0, 1, 1;
    %delay 1, 0;
    %set/v v00632240_0, 0, 1;
    %delay 1, 0;
    %set/v v00632240_0, 1, 1;
    %end;
    .scope S_005D0240;
t_6 %join;
    %end;
    .thread T_15;
    .scope S_00643A10;
T_16 ;
    %wait E_00734390;
    %load/v 8, v00648D58_0, 1;
    %load/v 9, v00648E08_0, 1;
    %inv 9, 1;
    %load/v 10, v00648E60_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00648F10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00648F68_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v00648E08_0, 1;
    %load/v 9, v00648E60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00648EB8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00648F10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00648F68_0, 0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v00648E08_0, 1;
    %load/v 9, v00648E60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v00648F10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00648F10_0, 0, 8;
    %load/v 8, v00648F68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00648F68_0, 0, 8;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00643900;
T_17 ;
    %wait E_00734370;
    %load/v 8, v00648728_0, 1;
    %load/v 9, v006487D8_0, 1;
    %inv 9, 1;
    %load/v 10, v00648830_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006488E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00648938_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v006487D8_0, 1;
    %load/v 9, v00648830_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00648888_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_17.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006488E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00648938_0, 0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v006487D8_0, 1;
    %load/v 9, v00648830_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.4, 8;
    %load/v 8, v006488E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006488E0_0, 0, 8;
    %load/v 8, v00648938_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00648938_0, 0, 8;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_006437F0;
T_18 ;
    %wait E_00734210;
    %load/v 8, v006480F8_0, 1;
    %load/v 9, v006481A8_0, 1;
    %inv 9, 1;
    %load/v 10, v00648200_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006482B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00648308_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v006481A8_0, 1;
    %load/v 9, v00648200_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00648258_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006482B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00648308_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v006481A8_0, 1;
    %load/v 9, v00648200_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v006482B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006482B0_0, 0, 8;
    %load/v 8, v00648308_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00648308_0, 0, 8;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_006436E0;
T_19 ;
    %wait E_00734310;
    %load/v 8, v00642A58_0, 1;
    %load/v 9, v00642B08_0, 1;
    %inv 9, 1;
    %load/v 10, v00642B60_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00642C10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00642C68_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v00642B08_0, 1;
    %load/v 9, v00642B60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00642BB8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00642C10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00642C68_0, 0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v00642B08_0, 1;
    %load/v 9, v00642B60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v00642C10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00642C10_0, 0, 8;
    %load/v 8, v00642C68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00642C68_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00643548;
T_20 ;
    %wait E_007347D0;
    %load/v 8, v006421C0_0, 1;
    %load/v 9, v00642270_0, 1;
    %inv 9, 1;
    %load/v 10, v006422C8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00642378_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006423D0_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v00642270_0, 1;
    %load/v 9, v006422C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00642320_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00642378_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006423D0_0, 0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v00642270_0, 1;
    %load/v 9, v006422C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v00642378_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00642378_0, 0, 8;
    %load/v 8, v006423D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006423D0_0, 0, 8;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00643438;
T_21 ;
    %wait E_005D33A0;
    %load/v 8, v00641B90_0, 1;
    %load/v 9, v00641C40_0, 1;
    %inv 9, 1;
    %load/v 10, v00641C98_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00641D48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00641DA0_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v00641C40_0, 1;
    %load/v 9, v00641C98_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00641CF0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_21.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00641D48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641DA0_0, 0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/v 8, v00641C40_0, 1;
    %load/v 9, v00641C98_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.4, 8;
    %load/v 8, v00641D48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641D48_0, 0, 8;
    %load/v 8, v00641DA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641DA0_0, 0, 8;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_006350B8;
T_22 ;
    %wait E_005D4220;
    %load/v 8, v00641560_0, 1;
    %load/v 9, v00641610_0, 1;
    %inv 9, 1;
    %load/v 10, v00641668_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00641718_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00641770_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v00641610_0, 1;
    %load/v 9, v00641668_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006416C0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00641718_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641770_0, 0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v00641610_0, 1;
    %load/v 9, v00641668_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.4, 8;
    %load/v 8, v00641718_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641718_0, 0, 8;
    %load/v 8, v00641770_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641770_0, 0, 8;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00634FA8;
T_23 ;
    %wait E_005D45E0;
    %load/v 8, v00640BC8_0, 1;
    %load/v 9, v00640C78_0, 1;
    %inv 9, 1;
    %load/v 10, v00641038_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006410E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00641140_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00640C78_0, 1;
    %load/v 9, v00641038_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00641090_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006410E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641140_0, 0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v00640C78_0, 1;
    %load/v 9, v00641038_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v006410E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006410E8_0, 0, 8;
    %load/v 8, v00641140_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00641140_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00634D88;
T_24 ;
    %wait E_005D3A60;
    %load/v 8, v006400C8_0, 1;
    %load/v 9, v00640178_0, 1;
    %inv 9, 1;
    %load/v 10, v006401D0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00640280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006402D8_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v00640178_0, 1;
    %load/v 9, v006401D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00640228_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00640280_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006402D8_0, 0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v00640178_0, 1;
    %load/v 9, v006401D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.4, 8;
    %load/v 8, v00640280_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00640280_0, 0, 8;
    %load/v 8, v006402D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006402D8_0, 0, 8;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00634C78;
T_25 ;
    %wait E_005D3E20;
    %load/v 8, v0063FA98_0, 1;
    %load/v 9, v0063FB48_0, 1;
    %inv 9, 1;
    %load/v 10, v0063FBA0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063FC50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063FCA8_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0063FB48_0, 1;
    %load/v 9, v0063FBA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063FBF8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_25.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063FC50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063FCA8_0, 0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0063FB48_0, 1;
    %load/v 9, v0063FBA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.4, 8;
    %load/v 8, v0063FC50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063FC50_0, 0, 8;
    %load/v 8, v0063FCA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063FCA8_0, 0, 8;
T_25.4 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00634B68;
T_26 ;
    %wait E_005D4CE0;
    %load/v 8, v0063F468_0, 1;
    %load/v 9, v0063F518_0, 1;
    %inv 9, 1;
    %load/v 10, v0063F570_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F678_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0063F518_0, 1;
    %load/v 9, v0063F570_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063F5C8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F620_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F678_0, 0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0063F518_0, 1;
    %load/v 9, v0063F570_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.4, 8;
    %load/v 8, v0063F620_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F620_0, 0, 8;
    %load/v 8, v0063F678_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F678_0, 0, 8;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00634A58;
T_27 ;
    %wait E_005D4620;
    %load/v 8, v0063EE38_0, 1;
    %load/v 9, v0063EEE8_0, 1;
    %inv 9, 1;
    %load/v 10, v0063EF40_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063EFF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F048_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0063EEE8_0, 1;
    %load/v 9, v0063EF40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063EF98_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063EFF0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F048_0, 0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0063EEE8_0, 1;
    %load/v 9, v0063EF40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v0063EFF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063EFF0_0, 0, 8;
    %load/v 8, v0063F048_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063F048_0, 0, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_006348C0;
T_28 ;
    %wait E_005D4EA0;
    %load/v 8, v0063E570_0, 1;
    %load/v 9, v0063E620_0, 1;
    %inv 9, 1;
    %load/v 10, v0063E678_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E728_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E780_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0063E620_0, 1;
    %load/v 9, v0063E678_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063E6D0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E728_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E780_0, 0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v0063E620_0, 1;
    %load/v 9, v0063E678_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.4, 8;
    %load/v 8, v0063E728_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E728_0, 0, 8;
    %load/v 8, v0063E780_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E780_0, 0, 8;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_006347B0;
T_29 ;
    %wait E_005E3278;
    %load/v 8, v0063DF40_0, 1;
    %load/v 9, v0063DFF0_0, 1;
    %inv 9, 1;
    %load/v 10, v0063E048_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E0F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E150_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0063DFF0_0, 1;
    %load/v 9, v0063E048_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063E0A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_29.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E0F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E150_0, 0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/v 8, v0063DFF0_0, 1;
    %load/v 9, v0063E048_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_29.4, 8;
    %load/v 8, v0063E0F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E0F8_0, 0, 8;
    %load/v 8, v0063E150_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063E150_0, 0, 8;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_006346A0;
T_30 ;
    %wait E_005E3638;
    %load/v 8, v0063D8E0_0, 1;
    %load/v 9, v0063D990_0, 1;
    %inv 9, 1;
    %load/v 10, v0063D9E8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063DA98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063DAF0_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0063D990_0, 1;
    %load/v 9, v0063D9E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063DA40_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063DA98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063DAF0_0, 0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v0063D990_0, 1;
    %load/v 9, v0063D9E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.4, 8;
    %load/v 8, v0063DA98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063DA98_0, 0, 8;
    %load/v 8, v0063DAF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063DAF0_0, 0, 8;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00634590;
T_31 ;
    %wait E_005E3858;
    %load/v 8, v0063D2B0_0, 1;
    %load/v 9, v0063D360_0, 1;
    %inv 9, 1;
    %load/v 10, v0063D3B8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063D468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063D4C0_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v0063D360_0, 1;
    %load/v 9, v0063D3B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063D410_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063D468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063D4C0_0, 0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v0063D360_0, 1;
    %load/v 9, v0063D3B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v0063D468_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063D468_0, 0, 8;
    %load/v 8, v0063D4C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063D4C0_0, 0, 8;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00634370;
T_32 ;
    %wait E_005E2C18;
    %load/v 8, v0063C170_0, 1;
    %load/v 9, v0063C220_0, 1;
    %inv 9, 1;
    %load/v 10, v0063C278_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063C328_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063C380_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0063C220_0, 1;
    %load/v 9, v0063C278_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063C2D0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_32.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063C328_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063C380_0, 0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v0063C220_0, 1;
    %load/v 9, v0063C278_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_32.4, 8;
    %load/v 8, v0063C328_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063C328_0, 0, 8;
    %load/v 8, v0063C380_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063C380_0, 0, 8;
T_32.4 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00634260;
T_33 ;
    %wait E_005E2FD8;
    %load/v 8, v0063BB40_0, 1;
    %load/v 9, v0063BBF0_0, 1;
    %inv 9, 1;
    %load/v 10, v0063BC48_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063BCF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063BD50_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0063BBF0_0, 1;
    %load/v 9, v0063BC48_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063BCA0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_33.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063BCF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063BD50_0, 0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/v 8, v0063BBF0_0, 1;
    %load/v 9, v0063BC48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_33.4, 8;
    %load/v 8, v0063BCF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063BCF8_0, 0, 8;
    %load/v 8, v0063BD50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063BD50_0, 0, 8;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00634150;
T_34 ;
    %wait E_005E2818;
    %load/v 8, v0063AC48_0, 1;
    %load/v 9, v0063ACF8_0, 1;
    %inv 9, 1;
    %load/v 10, v0063AD50_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063AE00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063B720_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v0063ACF8_0, 1;
    %load/v 9, v0063AD50_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063ADA8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_34.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063AE00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063B720_0, 0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/v 8, v0063ACF8_0, 1;
    %load/v 9, v0063AD50_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_34.4, 8;
    %load/v 8, v0063AE00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063AE00_0, 0, 8;
    %load/v 8, v0063B720_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063B720_0, 0, 8;
T_34.4 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_00634040;
T_35 ;
    %wait E_005E2458;
    %load/v 8, v0063A618_0, 1;
    %load/v 9, v0063A6C8_0, 1;
    %inv 9, 1;
    %load/v 10, v0063A720_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063A7D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0063A828_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0063A6C8_0, 1;
    %load/v 9, v0063A720_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0063A778_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_35.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0063A7D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063A828_0, 0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/v 8, v0063A6C8_0, 1;
    %load/v 9, v0063A720_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_35.4, 8;
    %load/v 8, v0063A7D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063A7D0_0, 0, 8;
    %load/v 8, v0063A828_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0063A828_0, 0, 8;
T_35.4 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00633EA8;
T_36 ;
    %wait E_005E2838;
    %load/v 8, v00639550_0, 1;
    %load/v 9, v00639600_0, 1;
    %inv 9, 1;
    %load/v 10, v00639E88_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00639F38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00639F90_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/v 8, v00639600_0, 1;
    %load/v 9, v00639E88_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00639EE0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_36.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00639F38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00639F90_0, 0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/v 8, v00639600_0, 1;
    %load/v 9, v00639E88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_36.4, 8;
    %load/v 8, v00639F38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00639F38_0, 0, 8;
    %load/v 8, v00639F90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00639F90_0, 0, 8;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00633D98;
T_37 ;
    %wait E_005E1C18;
    %load/v 8, v00638F20_0, 1;
    %load/v 9, v00638FD0_0, 1;
    %inv 9, 1;
    %load/v 10, v00639028_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_37.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006390D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00639130_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/v 8, v00638FD0_0, 1;
    %load/v 9, v00639028_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00639080_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_37.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006390D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00639130_0, 0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/v 8, v00638FD0_0, 1;
    %load/v 9, v00639028_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_37.4, 8;
    %load/v 8, v006390D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006390D8_0, 0, 8;
    %load/v 8, v00639130_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00639130_0, 0, 8;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00633C88;
T_38 ;
    %wait E_005E1FD8;
    %load/v 8, v006388F0_0, 1;
    %load/v 9, v006389A0_0, 1;
    %inv 9, 1;
    %load/v 10, v006389F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00638AA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00638B00_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v006389A0_0, 1;
    %load/v 9, v006389F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00638A50_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_38.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00638AA8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00638B00_0, 0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v006389A0_0, 1;
    %load/v 9, v006389F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.4, 8;
    %load/v 8, v00638AA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00638AA8_0, 0, 8;
    %load/v 8, v00638B00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00638B00_0, 0, 8;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00633B78;
T_39 ;
    %wait E_005E2078;
    %load/v 8, v00637DF0_0, 1;
    %load/v 9, v00637EA0_0, 1;
    %inv 9, 1;
    %load/v 10, v00637EF8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00637FA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00638000_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v00637EA0_0, 1;
    %load/v 9, v00637EF8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00637F50_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_39.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00637FA8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00638000_0, 0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v00637EA0_0, 1;
    %load/v 9, v00637EF8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.4, 8;
    %load/v 8, v00637FA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00637FA8_0, 0, 8;
    %load/v 8, v00638000_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00638000_0, 0, 8;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00633958;
T_40 ;
    %wait E_005E3078;
    %load/v 8, v006372F0_0, 1;
    %load/v 9, v006373A0_0, 1;
    %inv 9, 1;
    %load/v 10, v006373F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006374A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00637500_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v006373A0_0, 1;
    %load/v 9, v006373F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00637450_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_40.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006374A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00637500_0, 0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/v 8, v006373A0_0, 1;
    %load/v 9, v006373F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_40.4, 8;
    %load/v 8, v006374A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006374A8_0, 0, 8;
    %load/v 8, v00637500_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00637500_0, 0, 8;
T_40.4 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00633848;
T_41 ;
    %wait E_005F0DD8;
    %load/v 8, v00636C90_0, 1;
    %load/v 9, v00636D40_0, 1;
    %inv 9, 1;
    %load/v 10, v00636D98_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00636E48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00636EA0_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v00636D40_0, 1;
    %load/v 9, v00636D98_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00636DF0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_41.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00636E48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636EA0_0, 0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/v 8, v00636D40_0, 1;
    %load/v 9, v00636D98_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_41.4, 8;
    %load/v 8, v00636E48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636E48_0, 0, 8;
    %load/v 8, v00636EA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636EA0_0, 0, 8;
T_41.4 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_00633738;
T_42 ;
    %wait E_005F0B78;
    %load/v 8, v00636660_0, 1;
    %load/v 9, v00636710_0, 1;
    %inv 9, 1;
    %load/v 10, v00636768_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00636818_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00636870_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v00636710_0, 1;
    %load/v 9, v00636768_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006367C0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_42.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00636818_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636870_0, 0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/v 8, v00636710_0, 1;
    %load/v 9, v00636768_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.4, 8;
    %load/v 8, v00636818_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636818_0, 0, 8;
    %load/v 8, v00636870_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636870_0, 0, 8;
T_42.4 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00633628;
T_43 ;
    %wait E_005F0D58;
    %load/v 8, v00636000_0, 1;
    %load/v 9, v006360B0_0, 1;
    %inv 9, 1;
    %load/v 10, v00636108_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_43.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006361E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00636240_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/v 8, v006360B0_0, 1;
    %load/v 9, v00636108_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00636160_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_43.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006361E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636240_0, 0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/v 8, v006360B0_0, 1;
    %load/v 9, v00636108_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_43.4, 8;
    %load/v 8, v006361E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006361E8_0, 0, 8;
    %load/v 8, v00636240_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00636240_0, 0, 8;
T_43.4 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00633490;
T_44 ;
    %wait E_005F0CD8;
    %load/v 8, v00635768_0, 1;
    %load/v 9, v00635818_0, 1;
    %inv 9, 1;
    %load/v 10, v00635870_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_44.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00635920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00635978_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/v 8, v00635818_0, 1;
    %load/v 9, v00635870_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006358C8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_44.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00635920_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00635978_0, 0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/v 8, v00635818_0, 1;
    %load/v 9, v00635870_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_44.4, 8;
    %load/v 8, v00635920_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00635920_0, 0, 8;
    %load/v 8, v00635978_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00635978_0, 0, 8;
T_44.4 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00633380;
T_45 ;
    %wait E_005F0B98;
    %load/v 8, v00633108_0, 1;
    %load/v 9, v006351E8_0, 1;
    %inv 9, 1;
    %load/v 10, v00635240_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_45.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006352F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00635348_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/v 8, v006351E8_0, 1;
    %load/v 9, v00635240_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00635298_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_45.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006352F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00635348_0, 0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/v 8, v006351E8_0, 1;
    %load/v 9, v00635240_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_45.4, 8;
    %load/v 8, v006352F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006352F0_0, 0, 8;
    %load/v 8, v00635348_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00635348_0, 0, 8;
T_45.4 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00633270;
T_46 ;
    %wait E_005F0AB8;
    %load/v 8, v00632AD8_0, 1;
    %load/v 9, v00632B88_0, 1;
    %inv 9, 1;
    %load/v 10, v00632BE0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_46.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00632C90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00632CE8_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %load/v 8, v00632B88_0, 1;
    %load/v 9, v00632BE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00632C38_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_46.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00632C90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00632CE8_0, 0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/v 8, v00632B88_0, 1;
    %load/v 9, v00632BE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_46.4, 8;
    %load/v 8, v00632C90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00632C90_0, 0, 8;
    %load/v 8, v00632CE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00632CE8_0, 0, 8;
T_46.4 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_005CF4F8;
T_47 ;
    %wait E_005F0B58;
    %load/v 8, v006324A8_0, 1;
    %load/v 9, v00632558_0, 1;
    %inv 9, 1;
    %load/v 10, v006325B0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00632660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006326B8_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/v 8, v00632558_0, 1;
    %load/v 9, v006325B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00632608_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_47.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00632660_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006326B8_0, 0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/v 8, v00632558_0, 1;
    %load/v 9, v006325B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_47.4, 8;
    %load/v 8, v00632660_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00632660_0, 0, 8;
    %load/v 8, v006326B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006326B8_0, 0, 8;
T_47.4 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_005D01B8;
T_48 ;
    %fork t_9, S_005CFA48;
    %jmp t_8;
    .scope S_005CFA48;
t_9 ;
    %set/v v00649B18_0, 1, 1;
    %set/v v00649AC0_0, 1, 4;
    %set/v v00649CD0_0, 0, 1;
    %set/v v00649BC8_0, 0, 1;
    %set/v v00649C78_0, 1, 1;
    %set/v v00649B70_0, 0, 1;
    %end;
    .scope S_005D01B8;
t_8 %join;
    %end;
    .thread T_48;
    .scope S_005D01B8;
T_49 ;
    %fork t_11, S_005CFAD0;
    %jmp t_10;
    .scope S_005CFAD0;
t_11 ;
    %vpi_call 6 49 "$display", "Exemplo0077 - Josemar Alves Caetano - 448662.";
    %vpi_call 6 50 "$display", "Teste Mem\363ria RAM 4x8.\012";
    %vpi_call 6 52 "$monitor", "Sa\355das: %b", v00649C20_0;
    %delay 1, 0;
    %set/v v00649B70_0, 1, 1;
    %delay 1, 0;
    %set/v v00649B70_0, 0, 1;
    %delay 1, 0;
    %set/v v00649B18_0, 1, 1;
    %movi 8, 1, 4;
    %set/v v00649AC0_0, 8, 4;
    %set/v v00649CD0_0, 1, 1;
    %set/v v00649BC8_0, 1, 1;
    %delay 1, 0;
    %set/v v00649B18_0, 1, 1;
    %movi 8, 2, 4;
    %set/v v00649AC0_0, 8, 4;
    %set/v v00649CD0_0, 1, 1;
    %set/v v00649BC8_0, 1, 1;
    %delay 1, 0;
    %set/v v00649B18_0, 1, 1;
    %movi 8, 4, 4;
    %set/v v00649AC0_0, 8, 4;
    %set/v v00649CD0_0, 1, 1;
    %set/v v00649BC8_0, 1, 1;
    %delay 1, 0;
    %set/v v00649B18_0, 1, 1;
    %movi 8, 8, 4;
    %set/v v00649AC0_0, 8, 4;
    %set/v v00649CD0_0, 1, 1;
    %set/v v00649BC8_0, 1, 1;
    %delay 1, 0;
    %set/v v00649AC0_0, 0, 4;
    %delay 1, 0;
    %set/v v00649AC0_0, 1, 4;
    %end;
    .scope S_005D01B8;
t_10 %join;
    %end;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./Exemplo0071.v";
    "./memoria1x1.v";
    "./flip_flop_jk.v";
    "./Exemplo0073.v";
    "Exemplo0077.v";
