VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sqrt_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: sqrt_dup

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.42 seconds (max_rss 47.2 MiB, delta_rss +31.7 MiB)

Timing analysis: ON
Circuit netlist file: sqrt_dup.net
Circuit placement file: sqrt_dup.place
Circuit routing file: sqrt_dup.route
Circuit SDC file: sqrt_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.89 seconds (max_rss 336.2 MiB, delta_rss +288.9 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sqrt_dup.blif
# Load circuit
# Load circuit took 0.08 seconds (max_rss 336.8 MiB, delta_rss +0.7 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 337.2 MiB, delta_rss +0.4 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 337.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 6554
    .input :     128
    .output:      64
    6-LUT  :    6362
  Nets  : 6490
    Avg Fanout:     4.4
    Max Fanout:   117.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 35134
  Timing Graph Edges: 57224
  Timing Graph Levels: 2074
# Build Timing Graph took 0.06 seconds (max_rss 343.4 MiB, delta_rss +6.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'sqrt_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 343.4 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sqrt_dup.blif'.

After removing unused inputs...
	total blocks: 6554, total nets: 6490, total inputs: 128, total outputs: 64
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   262/6554      3%                           27    11 x 8     
   524/6554      7%                           53    13 x 10    
   786/6554     11%                           79    15 x 11    
  1048/6554     15%                          105    16 x 12    
  1310/6554     19%                          131    18 x 13    
  1572/6554     23%                          158    19 x 14    
  1834/6554     27%                          184    20 x 15    
  2096/6554     31%                          210    21 x 16    
  2358/6554     35%                          236    23 x 17    
  2620/6554     39%                          262    24 x 18    
  2882/6554     43%                          289    25 x 19    
  3144/6554     47%                          315    25 x 19    
  3406/6554     51%                          341    25 x 19    
  3668/6554     55%                          367    28 x 21    
  3930/6554     59%                          393    28 x 21    
  4192/6554     63%                          420    29 x 21    
  4454/6554     67%                          446    30 x 22    
  4716/6554     71%                          472    31 x 23    
  4978/6554     75%                          499    32 x 24    
  5240/6554     79%                          525    32 x 24    
  5502/6554     83%                          551    32 x 24    
  5764/6554     87%                          578    34 x 25    
  6026/6554     91%                          604    34 x 25    
  6288/6554     95%                          639    35 x 26    
  6550/6554     99%                          859   104 x 77    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 6362
  LEs used for logic and registers    : 0
  LEs used for logic only             : 6362
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000670985 sec
Full Max Req/Worst Slack updates 1 in 3.186e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00260425 sec
FPGA sized to 104 x 77 (auto)
Device Utilization: 0.10 (target 1.00)
	Block Utilization: 0.10 Type: LAB
	Block Utilization: 1.00 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        672                                24.7262                      9.46726   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        192                               0.333333                     0.666667   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 6490 nets, 6490 nets not absorbed.

Netlist conversion complete.

# Packing took 5.56 seconds (max_rss 401.2 MiB, delta_rss +57.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sqrt_dup.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.56828 seconds).
Warning 12: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.61 seconds (max_rss 440.7 MiB, delta_rss +39.6 MiB)
Warning 13: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 6490
Netlist num_blocks: 864
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 672.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 192.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 128
Netlist output pins: 64

Pb types usage...
  LAB             : 672
   alm            : 6362
    comb_block    : 6362
     lut          : 6362
      lut6        : 6362
       lut        : 6362
  io_cell         : 192
   pad            : 192
    inpad         : 128
    outpad        : 64

# Create Device
## Build Device Grid
FPGA sized to 104 x 77: 8008 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		672	blocks of type: LAB
	Architecture
		5034	blocks of type: LAB
		1433	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		1433	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		192	blocks of type: io_cell
	Architecture
		192	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		299	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		740	blocks of type: M20K

Device Utilization: 0.10 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 1.00 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.13 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.47 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.05 seconds (max_rss 445.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:984547
OPIN->CHANX/CHANY edge count before creating direct connections: 5672872
OPIN->CHANX/CHANY edge count after creating direct connections: 6326618
CHAN->CHAN type edge count:13824391
## Build routing resource graph took 19.92 seconds (max_rss 1021.3 MiB, delta_rss +576.1 MiB)
  RR Graph Nodes: 1938242
  RR Graph Edges: 21135556
# Create Device took 20.48 seconds (max_rss 1021.3 MiB, delta_rss +576.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 450.47 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead# Computing placement delta delay look-up took 5.24 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)

There are 16680 point to point connections in this circuit.


BB estimate of mink 5.24 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)

There are 16680 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 273162

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1598.56 td_cost: 6.66551e-06
Initial placement estimated Critical Path Delay (CPD): 856.722 ns
Initial placement estimated setup Total Negative Slack (sTNS): -19435.6 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -856.722 ns

Initial placement estimated setup slack histogram:
[ -8.6e-07: -7.7e-07)  4 (  6.2%) |***********
[ -7.7e-07: -6.9e-07)  4 (  6.2%) |***********
[ -6.9e-07:   -6e-07)  4 (  6.2%) |***********
[   -6e-07: -5.1e-07)  3 (  4.7%) |********
[ -5.1e-07: -4.3e-07)  5 (  7.8%) |*************
[ -4.3e-07: -3.4e-07)  5 (  7.8%) |*************
[ -3.4e-07: -2.6e-07)  6 (  9.4%) |****************
[ -2.6e-07: -1.7e-07)  6 (  9.4%) |****************
[ -1.7e-07: -8.7e-08)  9 ( 14.1%) |************************
[ -8.7e-08: -1.9e-09) 18 ( 28.1%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 4113
Warning 14: Starting t: 365 of 864 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Ex   2    0.1 7.9e-04   0.914     814.85 4.6708e-06 754.235  -1.73e+04 -754.235   0.699  0.0361  103.0     1.00      8226  0.950
   3    0.1 7.5e-04   0.933     699.81 4.316e-06  713.172  -1.63e+04 -713.172   0.639  0.0309  103.0     1.00     12339  0.950
   4    0.1 7.1e-04   0.959     624.11 4.0371e-06 695.278  -1.58e+04 -695.278   0.642  0.0226  103.0     1.00     16452  0.950
   5    0.1 6.8e-04   0.966     579.13 3.837e-06  681.035  -1.55e+04 -681.035   0.611  0.0148  103.0     1.00     20565  0.950
   6    0.1 6.4e-04   0.985     555.00 3.7511e-06 665.663  -1.51e+04 -665.663   0.588  0.0056  103.0     1.00     24678  0.950
   7    0.1 6.1e-04   0.973     527.94 3.6591e-06 666.993  -1.52e+04 -666.993   0.570  0.0112  103.0     1.00     28791  0.950
   8    0.1 5.8e-04   0.988     515.33 3.5888e-06 659.243   -1.5e+04 -659.243   0.550  0.0093  103.0     1.00     32904  0.950
   9    0.1 5.5e-04   0.978     493.86 3.491e-06  653.454  -1.48e+04 -653.454   0.558  0.0145  103.0     1.00     37017  0.950
  10    0.1 5.2e-04   0.989     474.16 3.4101e-06 649.333  -1.47e+04 -649.333   0.532  0.0071  103.0     1.00     41130  0.950
  11    0.1 5.0e-04   1.001     467.89 3.37e-06   645.826  -1.45e+04 -645.826   0.506  0.0064  103.0     1.00     45243  0.950
  12    0.1 4.7e-04   0.985     455.56 3.2892e-06 643.565  -1.45e+04 -643.565   0.489  0.0062  103.0     1.00     49356  0.950
  13    0.1 4.5e-04   0.996     454.46 3.2712e-06 633.594  -1.43e+04 -633.594   0.495  0.0051  103.0     1.00     53469  0.950
  14    0.1 4.3e-04   0.976     442.99 3.2234e-06 638.665  -1.44e+04 -638.665   0.468  0.0070  103.0     1.00     57582  0.950
  15    0.1 4.1e-04   0.987     431.73 3.1615e-06 628.979  -1.42e+04 -628.979   0.449  0.0074  103.0     1.00     61695  0.950
  16    0.1 3.9e-04   0.982     420.93 3.1165e-06 629.309  -1.42e+04 -629.309   0.422  0.0075  103.0     1.00     65808  0.950
  17    0.1 3.7e-04   0.989     413.70 3.009e-06  622.361  -1.41e+04 -622.361   0.425  0.0041  101.2     1.13     69921  0.950
  18    0.1 3.5e-04   0.983     408.93 2.9385e-06 624.290  -1.41e+04 -624.290   0.405  0.0056   99.7     1.23     74034  0.950
  19    0.1 3.3e-04   0.996     406.07 2.8418e-06 616.903  -1.39e+04 -616.903   0.379  0.0049   96.2     1.47     78147  0.950
  20    0.1 3.1e-04   0.997     403.77 2.7103e-06 619.281  -1.39e+04 -619.281   0.383  0.0029   90.3     1.87     82260  0.950
  21    0.1 3.0e-04   0.990     394.24 2.5857e-06 614.003  -1.38e+04 -614.003   0.364  0.0065   85.1     2.23     86373  0.950
  22    0.1 2.8e-04   0.986     389.84 2.4328e-06 613.036  -1.37e+04 -613.036   0.347  0.0103   78.6     2.67     90486  0.950
  23    0.1 2.7e-04   0.993     378.35 2.2894e-06 606.787  -1.36e+04 -606.787   0.309  0.0044   71.3     3.17     94599  0.950
  24    0.1 2.6e-04   0.991     373.89 2.1714e-06 606.676  -1.36e+04 -606.676   0.295  0.0045   62.0     3.82     98712  0.950
  25    0.1 2.4e-04   0.991     368.86 2.061e-06  598.757  -1.34e+04 -598.757   0.283  0.0063   53.0     4.43    102825  0.950
  26    0.1 2.3e-04   0.992     361.83 1.9772e-06 598.796  -1.34e+04 -598.796   0.252  0.0043   44.7     5.00    106938  0.950
  27    0.1 2.2e-04   0.990     356.37 1.8842e-06 597.636  -1.34e+04 -597.636   0.231  0.0049   36.3     5.58    111051  0.950
  28    0.1 2.1e-04   0.993     351.34 1.8148e-06 591.706  -1.32e+04 -591.706   0.227  0.0027   28.7     6.10    115164  0.950
  29    0.1 2.0e-04   0.996     350.32 1.7879e-06 594.785  -1.33e+04 -594.785   0.216  0.0041   22.6     6.52    119277  0.950
  30    0.1 1.9e-04   0.996     345.49 1.7489e-06 590.012  -1.32e+04 -590.012   0.212  0.0026   17.5     6.87    123390  0.950
  31    0.1 1.8e-04   0.979     338.07 1.6961e-06 590.992  -1.32e+04 -590.992   0.239  0.0124   13.5     7.14    127503  0.950
  32    0.1 1.7e-04   0.989     330.54 1.6278e-06 584.377  -1.31e+04 -584.377   0.195  0.0083   10.8     7.33    131616  0.950
  33    0.1 1.6e-04   0.994     324.74 1.5857e-06 578.900  -1.29e+04 -578.900   0.191  0.0057    8.2     7.51    135729  0.950
  34    0.1 1.5e-04   0.995     321.14 1.5526e-06 578.125  -1.29e+04 -578.125   0.168  0.0032    6.1     7.65    139842  0.950
  35    0.1 1.5e-04   0.995     319.56 1.5372e-06 575.478  -1.28e+04 -575.478   0.185  0.0031    4.5     7.76    143955  0.950
  36    0.1 1.4e-04   0.995     317.22 1.5163e-06 575.918  -1.28e+04 -575.918   0.173  0.0029    3.3     7.84    148068  0.950
  37    0.1 1.3e-04   0.997     315.52 1.5016e-06 573.333  -1.27e+04 -573.333   0.226  0.0012    2.4     7.90    152181  0.950
  38    0.1 1.2e-04   0.990     313.08 1.4816e-06 575.267  -1.28e+04 -575.267   0.286  0.0044    1.9     7.94    156294  0.950
  39    0.1 1.2e-04   0.996     310.21 1.4588e-06 572.202  -1.28e+04 -572.202   0.273  0.0024    1.6     7.96    160407  0.950
  40    0.1 1.1e-04   0.999     308.86 1.4502e-06 569.373  -1.27e+04 -569.373   0.242  0.0011    1.4     7.98    164520  0.950
  41    0.1 1.1e-04   0.999     309.06 1.4498e-06 568.742  -1.26e+04 -568.742   0.234  0.0019    1.1     7.99    168633  0.950
  42    0.1 1.0e-04   0.998     308.83 1.4424e-06 569.274  -1.26e+04 -569.274   0.212  0.0015    1.0     8.00    172746  0.950
  43    0.1 9.7e-05   0.995     307.50 1.4277e-06 569.209  -1.26e+04 -569.209   0.196  0.0020    1.0     8.00    176859  0.950
  44    0.1 9.2e-05   1.000     306.35 1.4256e-06 566.902  -1.26e+04 -566.902   0.191  0.0015    1.0     8.00    180972  0.950
  45    0.1 8.7e-05   0.998     305.21 1.4217e-06 568.293  -1.26e+04 -568.293   0.177  0.0010    1.0     8.00    185085  0.950
  46    0.1 8.3e-05   0.999     304.63 1.4179e-06 566.993  -1.26e+04 -566.993   0.168  0.0008    1.0     8.00    189198  0.950
  47    0.1 7.9e-05   1.001     304.98 1.4163e-06 568.265  -1.26e+04 -568.265   0.178  0.0007    1.0     8.00    193311  0.950
  48    0.1 7.5e-05   0.997     303.94 1.4094e-06 568.498  -1.26e+04 -568.498   0.161  0.0014    1.0     8.00    197424  0.950
  49    0.1 7.1e-05   0.999     303.04 1.4089e-06 567.247  -1.26e+04 -567.247   0.157  0.0007    1.0     8.00    201537  0.950
  50    0.1 6.7e-05   1.000     302.50 1.4087e-06 566.598  -1.26e+04 -566.598   0.154  0.0008    1.0     8.00    205650  0.950
  51    0.1 6.4e-05   1.001     302.17 1.4076e-06 566.381  -1.26e+04 -566.381   0.148  0.0005    1.0     8.00    209763  0.950
  52    0.1 5.1e-05   0.998     302.31 1.4009e-06 567.042  -1.26e+04 -567.042   0.131  0.0014    1.0     8.00    213876  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=302.076, TD costs=1.39459e-06, CPD=565.552 (ns) 
  53    0.1 4.1e-05   0.998     301.32 1.3913e-06 565.552  -1.25e+04 -565.552   0.073  0.0014    1.0     8.00    217989  0.800
Checkpoint saved: bb_costs=301.086, TD costs=1.38797e-06, CPD=564.521 (ns) 
  54    0.1 3.3e-05   0.999     301.01 1.3851e-06 564.521  -1.25e+04 -564.521   0.064  0.0007    1.0     8.00    222102  0.800
Checkpoint saved: bb_costs=300.59, TD costs=1.3841e-06, CPD=563.741 (ns) 
  55    0.1 2.6e-05   0.999     300.50 1.3825e-06 563.741  -1.25e+04 -563.741   0.057  0.0004    1.0     8.00    226215  0.800
  56    0.1 2.1e-05   0.999     300.04 1.3806e-06 563.787  -1.25e+04 -563.787   0.050  0.0005    1.0     8.00    230328  0.800
Checkpoint saved: bb_costs=299.902, TD costs=1.37908e-06, CPD=563.092 (ns) 
  57    0.1 1.7e-05   1.000     299.65 1.379e-06  563.092  -1.25e+04 -563.092   0.039  0.0004    1.0     8.00    234441  0.800
  58    0.1 1.3e-05   0.999     299.28 1.3776e-06 563.448  -1.25e+04 -563.448   0.032  0.0003    1.0     8.00    238554  0.800
  59    0.1 1.1e-05   1.000     299.10 1.3768e-06 563.300  -1.25e+04 -563.300   0.028  0.0001    1.0     8.00    242667  0.800
  60    0.1 8.6e-06   1.000     298.89 1.3767e-06 563.174  -1.25e+04 -563.174   0.024  0.0002    1.0     8.00    246780  0.800
Checkpoint saved: bb_costs=298.751, TD costs=1.37608e-06, CPD=563.032 (ns) 
  61    0.1 6.9e-06   0.999     298.59 1.3749e-06 563.032  -1.25e+04 -563.032   0.021  0.0003    1.0     8.00    250893  0.800
Checkpoint saved: bb_costs=298.426, TD costs=1.37406e-06, CPD=562.523 (ns) 
  62    0.1 5.5e-06   0.999     298.27 1.3731e-06 562.523  -1.25e+04 -562.523   0.020  0.0003    1.0     8.00    255006  0.800
Checkpoint saved: bb_costs=298.247, TD costs=1.37226e-06, CPD=562.312 (ns) 
  63    0.1 4.4e-06   1.000     298.16 1.372e-06  562.312  -1.25e+04 -562.312   0.019  0.0002    1.0     8.00    259119  0.800
Checkpoint saved: bb_costs=298.178, TD costs=1.37104e-06, CPD=562.115 (ns) 
  64    0.1 3.5e-06   1.000     298.09 1.371e-06  562.115  -1.25e+04 -562.115   0.015  0.0001    1.0     8.00    263232  0.800
  65    0.1 2.8e-06   1.000     297.90 1.3697e-06 562.191  -1.25e+04 -562.191   0.018  0.0002    1.0     8.00    267345  0.800
  66    0.1 2.3e-06   1.000     297.72 1.3696e-06 562.205  -1.25e+04 -562.205   0.013  0.0001    1.0     8.00    271458  0.800
Checkpoint saved: bb_costs=297.659, TD costs=1.36959e-06, CPD=562.039 (ns) 
  67    0.1 1.8e-06   1.000     297.53 1.3697e-06 562.039  -1.25e+04 -562.039   0.011  0.0001    1.0     8.00    275571  0.800
  68    0.1 1.4e-06   1.000     297.46 1.3697e-06 562.166  -1.25e+04 -562.166   0.010  0.0000    1.0     8.00    279684  0.800
  69    0.1 1.2e-06   1.000     297.45 1.3695e-06 562.096  -1.25e+04 -562.096   0.010  0.0000    1.0     8.00    283797  0.800
  70    0.1 9.2e-07   1.000     297.42 1.3692e-06 562.210  -1.25e+04 -562.210   0.012  0.0000    1.0     8.00    287910  0.800
  71    0.1 0.0e+00   1.000     297.40 1.3691e-06 562.165  -1.25e+04 -562.165   0.004  0.0000    1.0     8.00    292023  0.800
## Placement Quench took 0.09 seconds (max_rss 1021.3 MiB)
post-quench CPD = 562.095 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 51245

Completed placement consistency check successfully.

Swaps called: 292887

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 562.039 ns, Fmax: 1.77924 MHz
Placement estimated setup Wor## Placement Quench took 0.09 seconds (max_rss 1021.3 MiB)
post-quench CPD = 562.095 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 51245

Completed placement consistency check successfully.

Swaps called: 292887

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 562.039 ns, Fmax: 1.77924 MHz
Placement estimated setup Worst Negative Slack (sWNS): -562.039 ns
Placement estimated setup Total Negative Slack (sTNS): -12465.6 ns

Placement estimated setup slack histogram:
[ -5.6e-07: -5.1e-07)  4 (  6.2%) |**********
[ -5.1e-07: -4.5e-07)  3 (  4.7%) |********
[ -4.5e-07: -3.9e-07)  4 (  6.2%) |**********
[ -3.9e-07: -3.4e-07)  4 (  6.2%) |**********
[ -3.4e-07: -2.8e-07)  4 (  6.2%) |**********
[ -2.8e-07: -2.3e-07)  5 (  7.8%) |*************
[ -2.3e-07: -1.7e-07)  6 (  9.4%) |***************
[ -1.7e-07: -1.1e-07)  6 (  9.4%) |***************
[ -1.1e-07: -5.8e-08)  9 ( 14.1%) |***********************
[ -5.8e-08: -1.8e-09) 19 ( 29.7%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 297.659, td_cost: 1.36959e-06, 

Placement resource usage:
  LAB     implemented as LAB    : 524
  LAB     implemented as LABMLAB: 148
  io_cell implemented as iolane : 192

Placement number of temperatures: 71
Placement total # of swap attempts: 292887
	Swaps accepted:  74757 (25.5 %)
	Swaps rejected: 195102 (66.6 %)
	Swaps aborted:  23028 ( 7.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                17.02            5.17            94.83          0.00         
                   Median                 17.26            30.61           67.10          2.29         
                   Centroid               17.06            27.06           69.09          3.85         
                   W. Centroid            17.54            29.76           66.50          3.74         
                   W. Median              2.99             1.34            90.26          8.40         
                   Crit. Uniform          3.75             0.76            99.24          0.00         
                   Feasible Region        3.70             1.25            95.99          2.76         

io_cell            Uniform                5.07             58.42           41.58          0.00         
                   Median                 4.90             31.47           15.58          52.96        
                   Centroid               4.83             49.18           23.87          26.94        
                   W. Centroid            5.00             49.99           24.08          25.93        
                   W. Median              0.84             3.35            24.78          71.87        
                   Crit. Uniform          0.02             8.70            91.30          0.00         
                   Feasible Region        0.02             21.54           69.23          9.23         


Placement Quench timing analysis took 0.0337834 seconds (0.0287692 STA, 0.00501418 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 2.46621 seconds (2.05793 STA, 0.408285 slack) (74 full update[      0.1:      0.2)   183 (  1.1%) |*
[      0.2:      0.3)   237 (  1.4%) |*
[      0.3:      0.4)   281 (  1.7%) |*
[      0.4:      0.5)   323 (  1.9%) |*
[      0.5:      0.6)   384 (  2.3%) |*
[      0.6:      0.7)   434 (  2.6%) |*
[      0.7:      0.8)   550 (  3.3%) |**
[      0.8:      0.9)   625 (  3.7%) |**
[      0.9:        1) 13525 ( 81.1%) |*********************************************
## Ini     0.2)   183 (  1.1%) |*
[      0.2:      0.3)   237 (  1.4%) |*
[      0.3:      0.4)   281 (  1.7%) |*
[      0.4:      0.5)   323 (  1.9%) |*
[      0.5:      0.6)   384 (  2.3%) |*
[      0.6:      0.7)   434 (  2.6%) |*
[      0.7:      0.8)   550 (  3.3%) |**
[      0.8:      0.9)   625 (  3.7%) |**
[      0.9:        1) 13525 ( 81.1%) |*********************************************
## Initializing router criticalities took 0.20 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push   Incr Slack updates 74 in 0.0700713 sec
Full Max Req/Worst Slack updates 53 in 0.000211936 sec
Incr Max Req/Worst Slack updates 21 in 0.000184878 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 74 in 0.333287 sec
   2    0.7     0.5   10 7578447    5466   14399    3423 ( 0.177%)   55607 ( 1.9%)  565.336 -1.257e+04   -565.336      0.000      0.000      N/A
   3    0.5     0.6    2 5169971    2495    8297    2090 ( 0.108%)   55826 ( 1.9%)  565.485 -1.257e+04   -565.485      0.000      0.000      N/A
   4    0.5     0.8    1 3956041    1896    6255    1656 ( 0.085%)   56326 ( 2.0%)  565.611 -1.258e+04   -565.611      0.000      0.000      N/A
   5    0.4     1.1    0 3352210    1606    5222    1273 ( 0.066%)   56418 ( 2.0%)  565.784 -1.258e+04   -565.784      0.000      0.000      N/A
   6    0.3     1.4    0 2731588    1327    4255    1008 ( 0.052%)   56602 ( 2.0%)  566.127 -1.259e+04   -566.127      0.000      0.000      N/A
   7    0.3     1.9    0 2284430    1121    3557     770 ( 0.040%)   57050 ( 2.0%)  566.175 -1.259e+04   -566.175      0.000      0.000      N/A
   8    0.3     2.4    0 1768081     939    2773     588 ( 0.030%)   57219 ( 2.0%)  566.344 -1.259e+04   -566.344      0.000      0.000      N/A
   9    0.2     3.1    0 1323963     726    2084     441 ( 0.023%)   57324 ( 2.0%)  566.443 -1.260e+04   -566.443      0.000      0.000      N/A
  10    0.2     4.1    0 1030727     573    1643     325 ( 0.017%)   57516 ( 2.0%)  566.703 -1.260e+04   -566.703      0.000      0.000       32
  11    0.2     5.3    0  801762     432    1252     205 ( 0.011%)   57750 ( 2.0%)  566.806 -1.260e+04   -566.806      0.000      0.000       31
  12    0.1     6.9    0  507312     279     794     128 ( 0.007%)   57846 ( 2.0%)  566.905 -1.261e+04   -566.905      0.000      0.000       28
  13    0.1     9.0    0  284353     165     458      65 ( 0.003%)   57906 ( 2.0%)  567.089 -1.261e+04   -567.089      0.000      0.000       26
  14    0.1    11.6    0  161657      82     245      24 ( 0.001%)   57971 ( 2.0%)  567.144 -1.261e+04   -567.144      0.000      0.000       24
  15    0.1    15.1    0   58041      36      96       8 ( 0.000%)   57978 ( 2.0%)  567.246 -1.262e+04   -567.246      0.000      0.000       21
  16    0.1    19.7    0   26867      14      46       4 ( 0.000%)   57981 ( 2.0%)  567.246 -1.262e+04   -567.246      0.000      0.000       19
  17    0.1    25.6    0    6565       3       9       2 ( 0.000%)   57984 ( 2.0%)  567.246 -1.262e+04   -567.246      0.000      0.000       18
  18    0.1    33.3    0    8050       2       9       0 ( 0.000%)   57999 ( 2.0%)  567.246 -1.262e+04   -567.246      0.000      0.000       18
Restoring best routing
Critical path: 567.246 ns
Successfully routed after 18 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   132 (  0.8%) |
[      0.1:      0.2)   179 (  1.1%) |*
[      0.2:      0.3)   236 (  1.4%) |*
[      0.3:      0.4)   277 (  1.7%) |*
[      0.4:      0.5)   316 (  1.9%) |*
[      0.5:      0.6)   383 (  2.3%) |*
[      0.6:      0.Restoring best routing
Critical path: 567.246 ns
Successfully routed after 18 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   132 (  0.8%) |
[      0.1:      0.2)   179 (  1.1%) |*
[      0.2:      0.3)   236 (  1.4%) |*
[      0.3:      0.4)   277 (  1.7%) |*
[      0.4:      0.5)   316 (  1.9%) |*
[      0.5:      0.6)   383 (  2.3%) |*
[      0.6:      0.7)   448 (  2.7%) |*
[      0.7:      0.8)   551 (  3.3%) |**
[      0.8:      0.9)   641 (  3.8%) |**
[      0.9:        1) 13517 ( 81.0%) |*********************************************
Router Stats: total_nets_routed: 23652 total_connections_routed: 68074 total_heap_pushes: 39759424 total_heap_pops: 3588716 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 39759424 total_external_heap_pops: 3588716 total_external_SOURCE_pushes: 68074 total_external_SOURCE_pops: 59982 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 68074 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 68074 total_external_SINK_pushes: 156015 total_external_SINK_pops: 89508 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 197664 total_external_IPIN_pops: 156068 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 2374192 total_external_OPIN_pops: 1867380 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 94048 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 94048 total_external_CHANX_pushes: 20196665 total_external_CHANX_pops: 1155463 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 259544 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 259544 total_external_CHANY_pushes: 16766814 total_external_CHANY_pops: 260315 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 406726 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 406726 total_number_of_adding_all_rt: 1910690 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 5.51 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.12 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 68686777
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 1021.3 MiB, delta_rss +0.0 MiB)
Found 37605 mismatches between routing and packing results.
Fixed 16331 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.18 seconds (max_rss 1021.3 MiB, delta_rss +0.       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        672                                24.7262                      9.46726   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        192                               0.333333                     0.666667   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 6490 nets, 6490 nets not absorbed.


Average number of bends per net: 0.652696  Maximum # of bends: 39

Number of global nets: 0
Number of routed nets (nonglobal): 6490
Wire length results (in units of 1 clb segments)...
	Total wirelength: 57999, average net length: 8.93667
	Maximum net length: 342

Wire length results in terms of physical segments...
	Total wiring sAbsorbed logical nets 0 out of 6490 nets, 6490 nets not absorbed.


Average number of bends per net: 0.652696  Maximum # of bends: 39

Number of global nets: 0
Number of routed nets (nonglobal): 6490
Wire length results (in units of 1 clb segments)...
	Total wirelength: 57999, average net length: 8.93667
	Maximum net length: 342

Wire length results in terms of physical segments...
	Total wiring segments used: 14169, average wire segments per net: 2.18320
	Maximum segments used by a net: 91
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 2479

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)    74 (  0.5%) |
[      0.1:      0.2)  1014 (  6.5%) |***
[        0:      0.1) 14568 ( 93.1%) |*********************************************
Maximum routing channel utilization:      0.26 at (46,28)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       1   0.038      250
                        13       1   0.019      250
                        14       5   1.385      250
                        15       0   0.000      250
                        16       2   0.269      250
                        17       1   0.269      250
                        18       5   0.904      250
                        19       2   0.404      250
                        20       4   1.096      250
                        21      37   2.635      250
                        22      38   4.635      250
                        23      38   6.327      250
                        24      48   7.962      250
                        25      51   9.077      250
                        26      39   8.385      250
                        27      54   9.865      250
                        28      65  10.923      250
                        29      51  11.442      250
                        30      38   9.327      250
                        31      52   9.442      250
                        32      52  10.154      250
                        33      38   6.788      250
                        34      41   9.462      250
                        35      43   6.654      250
                        36      43   8.346      250
                        37      57  12.923      250
                        38      46   8.981      250
                        39      45   9.846      250
                        40      54  11.538      250
                        41      56  10.385      250
                        42      38   9.769      250
                        43      39   7.327      250
                        44      52   8.673      250
                        45      37   7.077      250
                        46      57  10.596      250
                                        55       2   0.635      250
                        56       6   1.692      250
                        57       3   0.942      250
                        58       4   0.962      250
                        59       2   0.423      250
                        60       8   0.981      250
                        61       1   0.058      250
                        62       5   1.077      250
        55       2   0.635      250
                        56       6   1.692      250
                        57       3   0.942      250
                        58       4   0.962      250
                        59       2   0.423      250
                        60       8   0.981      250
                        61       1   0.058      250
                        62       5   1.077      250
                        63       1   0.019      250
                        64       5   2.288      250
                        65       0   0.000      250
                        66       5   0.654      250
                        67       1   0.019      250
                        68       5   0.923      250
                        69       0   0.000      250
                        70       3   0.481      250
                        71       0   0.000      250
                        72       6   1.788      250
                        73       1   0.038      250
                        74       3   0.885      250
                        75       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       2   0.442      120
                        17       2   0.545      120
                        18       5   1.455      120
                        19       6   1.688      120
                        20       5   1.286      120
                        21       3   0.883      120
                        22       3   0.740      120
                        23       5   1.182      120
                        24       2   0.494      120
                        25       4   1.039      120
                        26      23   2.831      120
                        27      48   6.208      120
                        28      46   7.610      120
                        29      47   9.831      120
                        30      49  12.506      120
                        31      53  13.247      120
                        32      47  14.403      120
                        33      48  14.390      120
                        34      28   7.571      120
                        35      36   9.714      120
                        36      46  14.494      120
                        37      46  15.740      120
                        38      49  15.130      120
                        39      29   8.623      120
                        40      39   9.169      120
                        41      54  16.026      120
                        42      56  15.208      120
                        43      59  13.701      120
                        44      24   5.662      120
                        45      25   5.896      120
                        46      51  11.688      120
                        47      48  10.117      120
                                        56      54   7.416      120
                        57      57   6.545      120
                        58      16   2.039      120
                        59       1   0.117      120
                        60       1   0.065      120
                        61       0   0.000      120
                        62       1   0.052      120
                        63       2   0.169                  56      54   7.416      120
                        57      57   6.545      120
                        58      16   2.039      120
                        59       1   0.117      120
                        60       1   0.065      120
                        61       0   0.000      120
                        62       1   0.052      120
                        63       2   0.169      120
                        64       0   0.000      120
                        65       1   0.442      120
                        66       3   0.831      120
                        67       1   0.208      120
                        68       1   0.208      120
                        69       0   0.000      120
                        70       0   0.000      120
                        71       1   0.247      120
                        72       1   0.416      120
                        73       3   1.078      120
                        74       1   0.026      120
                        75       3   0.831      120
                        76       1   0.026      120
                        77       1   0.208      120
                        78       1   0.208      120
                        79       3   0.701      120
                        80       4   1.455      120
                        81       3   1.325      120
                        82       6   1.766      120
                        83       5   1.532      120
                        84       2   0.545      120
                        85       3   0.831      120
                        86       2   0.688      120
                        87       0   0.000      120
                        88       0   0.000      120
                        89       0   0.000      120
                        90       0   0.000      120
                        91       0   0.000      120
                        92       0   0.000      120
                        93       0   0.000      120
                        94       0   0.000      120
                        95       0   0.000      120
                        96       0   0.000      120
                        97       0   0.000      120
                        98       0   0.000      120
                        99       0   0.000      120
                       100       0   0.000      120
                       101       0   0.000      120
                       102       0   0.000      120

Total tracks in x-direction: 19000, in y-direction: 12360

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 1.10297e+08, per logic tile: 13773.4

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2 101764
                                                      Y      2  62624
                                                      Y      3 116322
                                                      X      4 139650
                                                      Y      4  80340
                                                      X     10 104604
                                                      Y     16  11608
                                                      X     24  11870

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                                                     3      0.0101
                                             4      0.0377
                                            16      0.0196

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2          0.0345
                             L3          0.0101
                             L4          0.0257
                           3      0.0101
                                             4      0.0377
                                            16      0.0196

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2          0.0345
                             L3          0.0101
                             L4          0.0257
                             L10           0.012
                             L16          0.0196
                             L24          0.0151

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0       0.017
                             H4    1      0.0188
                            H10    2       0.012
                            H24    3      0.0151
                             V2    4       0.063
                             V3    5      0.0101
                             V4    6      0.0377
                            V16    7      0.0196

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.7e-09:  2.9e-09)  3 (  4.7%) |*********
[  2.9e-09:  3.2e-09)  2 (  3.1%) |******
[  3.2e-09:  3.5e-09)  8 ( 12.5%) |************************
[  3.5e-09:  3.8e-09)  7 ( 10.9%) |*********************
[  3.8e-09:    4e-09) 16 ( 25.0%) |************************************************
[    4e-09:  4.3e-09) 10 ( 15.6%) |******************************
[  4.3e-09:  4.6e-09)  8 ( 12.5%) |************************
[  4.6e-09:  4.9e-09)  6 (  9.4%) |******************
[  4.9e-09:  5.1e-09)  2 (  3.1%) |******
[  5.1e-09:  5.4e-09)  2 (  3.1%) |******

Final critical path delay (least slack): 567.246 ns, Fmax: 1.7629 MHz
Final setup Worst Negative Slack (sWNS): -567.246 ns
Final setup Total Negative Slack (sTNS): -12617.2 ns

Final setup slack histogram:
[ -5.7e-07: -5.1e-07)  4 (  6.2%) |**********
[ -5.1e-07: -4.5e-07)  3 (  4.7%) |********
[ -4.5e-07:   -4e-07)  4 (  6.2%) |**********
[   -4e-07: -3.4e-07)  4 (  6.2%) |**********
[ -3.4e-07: -2.9e-07)  4 (  6.2%) |**********
[ -2.9e-07: -2.3e-07)  5 (  7.8%) |*************
[ -2.3e-07: -1.7e-07)  6 (  9.4%) |***************
[ -1.7e-07: -1.2e-07)  6 (  9.4%) |***************
[ -1.2e-07: -5.9e-08)  9 ( 14.1%) |***********************
[ -5.9e-08: -2.8e-09) 19 ( 29.7%) |************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 0.00102212 sec
Full Max Req/Worst Slack updates 1 in 4.258e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00493491 sec
Flow timing analysis took 3.72592 seconds (3.16403 STA, 0.561893 slack) (95 full updates: 75 setup, 0 hold, 20 combined).
VPR succeeded
The entire flow of VPR took 498.47 seconds (max_rss 1021.3 MiB)
Incr Slack updates 19 in 0.0171248 sec
Full Max Req/Worst Slack updates 2 in 8.336e-06 sec
Incr Max Req/Worst Slack updates 17 in 0.000148025 sec
Incr Criticality updates 3 in 0.00439025 sec
Full Criticality updates 16 in 0.0803183 sec
