package esp_rom

import (
	"github.com/goplus/lib/c"
	_ "unsafe"
)

const X_NEWLIB_VERSION_H__ = 1
const X_NEWLIB_VERSION = "4.3.0"
const X__NEWLIB__ = 4
const X__NEWLIB_MINOR__ = 3
const X__NEWLIB_PATCHLEVEL__ = 0
const X_DEFAULT_SOURCE = 1
const X_POSIX_SOURCE = 1
const X_ATFILE_SOURCE = 1
const X__ATFILE_VISIBLE = 1
const X__BSD_VISIBLE = 1
const X__GNU_VISIBLE = 0
const X__ISO_C_VISIBLE = 2011
const X__LARGEFILE_VISIBLE = 0
const X__MISC_VISIBLE = 1
const X__POSIX_VISIBLE = 200809
const X__SVID_VISIBLE = 1
const X__XSI_VISIBLE = 0
const X__SSP_FORTIFY_LEVEL = 0
const X_POSIX_THREADS = 1
const X_POSIX_TIMEOUTS = 1
const X_POSIX_TIMERS = 1
const X_UNIX98_THREAD_MUTEX_ATTRIBUTES = 1
const X__have_longlong64 = 1
const X__have_long32 = 1
const X___int8_t_defined = 1
const X___int16_t_defined = 1
const X___int32_t_defined = 1
const X___int64_t_defined = 1
const X___int_least8_t_defined = 1
const X___int_least16_t_defined = 1
const X___int_least32_t_defined = 1
const X___int_least64_t_defined = 1
const X__INT8 = "hh"
const X__INT16 = "h"
const X__INT64 = "ll"
const X__FAST8 = "hh"
const X__FAST16 = "h"
const X__FAST64 = "ll"
const X__LEAST8 = "hh"
const X__LEAST16 = "h"
const X__LEAST64 = "ll"
const X__int8_t_defined = 1
const X__int16_t_defined = 1
const X__int32_t_defined = 1
const X__int64_t_defined = 1
const X__int_least8_t_defined = 1
const X__int_least16_t_defined = 1
const X__int_least32_t_defined = 1
const X__int_least64_t_defined = 1
const X__int_fast8_t_defined = 1
const X__int_fast16_t_defined = 1
const X__int_fast32_t_defined = 1
const X__int_fast64_t_defined = 1
const X__GNUCLIKE_ASM = 3
const X__GNUCLIKE___TYPEOF = 1
const X__GNUCLIKE___SECTION = 1
const X__GNUCLIKE_CTOR_SECTION_HANDLING = 1
const X__GNUCLIKE_BUILTIN_CONSTANT_P = 1
const X__GNUCLIKE_BUILTIN_VARARGS = 1
const X__GNUCLIKE_BUILTIN_STDARG = 1
const X__GNUCLIKE_BUILTIN_VAALIST = 1
const X__GNUC_VA_LIST_COMPATIBILITY = 1
const X__GNUCLIKE_BUILTIN_NEXT_ARG = 1
const X__GNUCLIKE_BUILTIN_MEMCPY = 1
const X__CC_SUPPORTS_INLINE = 1
const X__CC_SUPPORTS___INLINE = 1
const X__CC_SUPPORTS___INLINE__ = 1
const X__CC_SUPPORTS___FUNC__ = 1
const X__CC_SUPPORTS_WARNING = 1
const X__CC_SUPPORTS_VARADIC_XXX = 1
const X__CC_SUPPORTS_DYNAMIC_ARRAY_INIT = 1
const X__bool_true_false_are_defined = 1
const True = 1
const False = 0
const CONFIG_SOC_ADC_SUPPORTED = 1
const CONFIG_SOC_DEDICATED_GPIO_SUPPORTED = 1
const CONFIG_SOC_UART_SUPPORTED = 1
const CONFIG_SOC_GDMA_SUPPORTED = 1
const CONFIG_SOC_AHB_GDMA_SUPPORTED = 1
const CONFIG_SOC_GPTIMER_SUPPORTED = 1
const CONFIG_SOC_PHY_SUPPORTED = 1
const CONFIG_SOC_BT_SUPPORTED = 1
const CONFIG_SOC_WIFI_SUPPORTED = 1
const CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED = 1
const CONFIG_SOC_SUPPORTS_SECURE_DL_MODE = 1
const CONFIG_SOC_EFUSE_CONSISTS_OF_ONE_KEY_BLOCK = 1
const CONFIG_SOC_EFUSE_SUPPORTED = 1
const CONFIG_SOC_TEMP_SENSOR_SUPPORTED = 1
const CONFIG_SOC_LEDC_SUPPORTED = 1
const CONFIG_SOC_I2C_SUPPORTED = 1
const CONFIG_SOC_GPSPI_SUPPORTED = 1
const CONFIG_SOC_SHA_SUPPORTED = 1
const CONFIG_SOC_ECC_SUPPORTED = 1
const CONFIG_SOC_FLASH_ENC_SUPPORTED = 1
const CONFIG_SOC_SECURE_BOOT_SUPPORTED = 1
const CONFIG_SOC_SYSTIMER_SUPPORTED = 1
const CONFIG_SOC_BOD_SUPPORTED = 1
const CONFIG_SOC_CLK_TREE_SUPPORTED = 1
const CONFIG_SOC_ASSIST_DEBUG_SUPPORTED = 1
const CONFIG_SOC_WDT_SUPPORTED = 1
const CONFIG_SOC_SPI_FLASH_SUPPORTED = 1
const CONFIG_SOC_RNG_SUPPORTED = 1
const CONFIG_SOC_LIGHT_SLEEP_SUPPORTED = 1
const CONFIG_SOC_DEEP_SLEEP_SUPPORTED = 1
const CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const CONFIG_SOC_PM_SUPPORTED = 1
const CONFIG_SOC_XTAL_SUPPORT_26M = 1
const CONFIG_SOC_XTAL_SUPPORT_40M = 1
const CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const CONFIG_SOC_ADC_MONITOR_SUPPORTED = 1
const CONFIG_SOC_ADC_PERIPH_NUM = 1
const CONFIG_SOC_ADC_MAX_CHANNEL_NUM = 5
const CONFIG_SOC_ADC_ATTEN_NUM = 4
const CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM = 1
const CONFIG_SOC_ADC_PATT_LEN_MAX = 8
const CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM = 2
const CONFIG_SOC_ADC_DIGI_MONITOR_NUM = 2
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const CONFIG_SOC_ADC_RTC_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_RTC_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED = 1
const CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED = 1
const CONFIG_SOC_ADC_SHARED_POWER = 1
const CONFIG_SOC_BROWNOUT_RESET_SUPPORTED = 1
const CONFIG_SOC_SHARED_IDCACHE_SUPPORTED = 1
const CONFIG_SOC_CPU_CORES_NUM = 1
const CONFIG_SOC_CPU_INTR_NUM = 32
const CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC = 1
const CONFIG_SOC_CPU_HAS_CSR_PC = 1
const CONFIG_SOC_CPU_BREAKPOINTS_NUM = 2
const CONFIG_SOC_CPU_WATCHPOINTS_NUM = 2
const CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP = 1
const CONFIG_SOC_ECC_SUPPORT_POINT_VERIFY_QUIRK = 1
const CONFIG_SOC_AHB_GDMA_VERSION = 1
const CONFIG_SOC_GDMA_NUM_GROUPS_MAX = 1
const CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX = 1
const CONFIG_SOC_GPIO_PORT = 1
const CONFIG_SOC_GPIO_PIN_COUNT = 21
const CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB = 1
const CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD = 1
const CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP = 1
const CONFIG_SOC_GPIO_IN_RANGE_MAX = 20
const CONFIG_SOC_GPIO_OUT_RANGE_MAX = 20
const CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK = 0
const CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT = 6
const CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK = 0x00000000001FFFC0
const CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX = 1
const CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM = 3
const CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP = 1
const CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE = 1
const CONFIG_SOC_I2C_NUM = 1
const CONFIG_SOC_HP_I2C_NUM = 1
const CONFIG_SOC_I2C_FIFO_LEN = 16
const CONFIG_SOC_I2C_CMD_REG_NUM = 8
const CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS = 1
const CONFIG_SOC_I2C_SUPPORT_XTAL = 1
const CONFIG_SOC_I2C_SUPPORT_RTC = 1
const CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR = 1
const CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK = 1
const CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK = 1
const CONFIG_SOC_LEDC_TIMER_NUM = 4
const CONFIG_SOC_LEDC_CHANNEL_NUM = 6
const CONFIG_SOC_LEDC_TIMER_BIT_WIDTH = 14
const CONFIG_SOC_LEDC_SUPPORT_FADE_STOP = 1
const CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE = 1
const CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 1
const CONFIG_SOC_MMU_PERIPH_NUM = 1
const CONFIG_SOC_MPU_MIN_REGION_SIZE = 0x20000000
const CONFIG_SOC_MPU_REGIONS_MAX_NUM = 8
const CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH = 128
const CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM = 108
const CONFIG_SOC_RTCIO_PIN_COUNT = 0
const CONFIG_SOC_SHA_SUPPORT_RESUME = 1
const CONFIG_SOC_SHA_SUPPORT_SHA1 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA224 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA256 = 1
const CONFIG_SOC_SPI_PERIPH_NUM = 2
const CONFIG_SOC_SPI_MAX_CS_NUM = 6
const CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const CONFIG_SOC_SPI_SUPPORT_DDRCLK = 1
const CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_CD_SIG = 1
const CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_XTAL = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F40M = 1
const CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT = 1
const CONFIG_SOC_SPI_SCT_SUPPORTED = 1
const CONFIG_SOC_SPI_SCT_REG_NUM = 14
const CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX = 1
const CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const CONFIG_SOC_MEMSPI_IS_INDEPENDENT = 1
const CONFIG_SOC_SPI_MAX_PRE_DIVIDER = 16
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_WRAP = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_60M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_30M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_15M_SUPPORTED = 1
const CONFIG_SOC_SYSTIMER_COUNTER_NUM = 2
const CONFIG_SOC_SYSTIMER_ALARM_NUM = 3
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI = 20
const CONFIG_SOC_SYSTIMER_FIXED_DIVIDER = 1
const CONFIG_SOC_SYSTIMER_INT_LEVEL = 1
const CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const CONFIG_SOC_TIMER_GROUPS = 1
const CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP = 1
const CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH = 54
const CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL = 1
const CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS = 1
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI = 16
const CONFIG_SOC_MWDT_SUPPORT_XTAL = 1
const CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE = 1
const CONFIG_SOC_EFUSE_DIS_PAD_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT = 1
const CONFIG_SOC_SECURE_BOOT_V2_ECC = 1
const CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 1
const CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX = 32
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES = 1
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS = 1
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128_DERIVED = 1
const CONFIG_SOC_UART_NUM = 2
const CONFIG_SOC_UART_HP_NUM = 2
const CONFIG_SOC_UART_FIFO_LEN = 128
const CONFIG_SOC_UART_BITRATE_MAX = 2500000
const CONFIG_SOC_UART_SUPPORT_WAKEUP_INT = 1
const CONFIG_SOC_UART_SUPPORT_PLL_F40M_CLK = 1
const CONFIG_SOC_UART_SUPPORT_RTC_CLK = 1
const CONFIG_SOC_UART_SUPPORT_XTAL_CLK = 1
const CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND = 1
const CONFIG_SOC_SUPPORT_COEXISTENCE = 1
const CONFIG_SOC_COEX_HW_PTI = 1
const CONFIG_SOC_EXTERNAL_COEX_ADVANCE = 1
const CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE = 21
const CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH = 12
const CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_BT_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_RC_FAST_PD = 1
const CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD = 1
const CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED = 1
const CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 = 1
const CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION = 1
const CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED = 1
const CONFIG_SOC_WIFI_HW_TSF = 1
const CONFIG_SOC_WIFI_FTM_SUPPORT = 1
const CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW = 1
const CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND = 1
const CONFIG_SOC_BLE_SUPPORTED = 1
const CONFIG_SOC_ESP_NIMBLE_CONTROLLER = 1
const CONFIG_SOC_BLE_50_SUPPORTED = 1
const CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED = 1
const CONFIG_SOC_BLUFI_SUPPORTED = 1
const CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED = 1
const CONFIG_SOC_PHY_IMPROVE_RX_11B = 1
const CONFIG_SOC_PHY_COMBO_MODULE = 1
const CONFIG_IDF_CMAKE = 1
const CONFIG_IDF_TOOLCHAIN = "gcc"
const CONFIG_IDF_TOOLCHAIN_GCC = 1
const CONFIG_IDF_TARGET_ARCH_RISCV = 1
const CONFIG_IDF_TARGET_ARCH = "riscv"
const CONFIG_IDF_TARGET = "esp32c2"
const CONFIG_IDF_INIT_VERSION = "5.4.2"
const CONFIG_IDF_TARGET_ESP32C2 = 1
const CONFIG_IDF_FIRMWARE_CHIP_ID = 0x000C
const CONFIG_APP_BUILD_TYPE_APP_2NDBOOT = 1
const CONFIG_APP_BUILD_GENERATE_BINARIES = 1
const CONFIG_APP_BUILD_BOOTLOADER = 1
const CONFIG_APP_BUILD_USE_FLASH_SECTIONS = 1
const CONFIG_BOOTLOADER_COMPILE_TIME_DATE = 1
const CONFIG_BOOTLOADER_PROJECT_VER = 1
const CONFIG_BOOTLOADER_OFFSET_IN_FLASH = 0x0
const CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE = 1
const CONFIG_BOOTLOADER_LOG_LEVEL_INFO = 1
const CONFIG_BOOTLOADER_LOG_LEVEL = 3
const CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS = 1
const CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT = 1
const CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_TIME_MS = 9000
const CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED = 1
const CONFIG_SECURE_BOOT_V2_PREFERRED = 1
const CONFIG_SECURE_ROM_DL_MODE_ENABLED = 1
const CONFIG_APP_COMPILE_TIME_DATE = 1
const CONFIG_APP_RETRIEVE_LEN_ELF_SHA = 9
const CONFIG_ESP_ROM_HAS_CRC_LE = 1
const CONFIG_ESP_ROM_HAS_CRC_BE = 1
const CONFIG_ESP_ROM_UART_CLK_IS_XTAL = 1
const CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING = 1
const CONFIG_ESP_ROM_GET_CLK_FREQ = 1
const CONFIG_ESP_ROM_HAS_RVFPLIB = 1
const CONFIG_ESP_ROM_HAS_HAL_WDT = 1
const CONFIG_ESP_ROM_HAS_HAL_SYSTIMER = 1
const CONFIG_ESP_ROM_HAS_HEAP_TLSF = 1
const CONFIG_ESP_ROM_TLSF_CHECK_PATCH = 1
const CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH = 1
const CONFIG_ESP_ROM_HAS_LAYOUT_TABLE = 1
const CONFIG_ESP_ROM_HAS_SPI_FLASH = 1
const CONFIG_ESP_ROM_HAS_NEWLIB = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT = 1
const CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE = 1
const CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT = 1
const CONFIG_ESP_ROM_HAS_MBEDTLS_CRYPTO_LIB = 1
const CONFIG_ESP_ROM_HAS_SW_FLOAT = 1
const CONFIG_ESP_ROM_HAS_VERSION = 1
const CONFIG_ESP_ROM_HAS_VPRINTF_FUNC = 1
const CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC = 1
const CONFIG_BOOT_ROM_LOG_ALWAYS_ON = 1
const CONFIG_ESPTOOLPY_FLASHMODE_DIO = 1
const CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR = 1
const CONFIG_ESPTOOLPY_FLASHMODE = "dio"
const CONFIG_ESPTOOLPY_FLASHFREQ_60M = 1
const CONFIG_ESPTOOLPY_FLASHFREQ = "60m"
const CONFIG_ESPTOOLPY_FLASHSIZE_2MB = 1
const CONFIG_ESPTOOLPY_FLASHSIZE = "2MB"
const CONFIG_ESPTOOLPY_BEFORE_RESET = 1
const CONFIG_ESPTOOLPY_BEFORE = "default_reset"
const CONFIG_ESPTOOLPY_AFTER_RESET = 1
const CONFIG_ESPTOOLPY_AFTER = "hard_reset"
const CONFIG_ESPTOOLPY_MONITOR_BAUD = 115200
const CONFIG_PARTITION_TABLE_SINGLE_APP = 1
const CONFIG_PARTITION_TABLE_CUSTOM_FILENAME = "partitions.csv"
const CONFIG_PARTITION_TABLE_FILENAME = "partitions_singleapp.csv"
const CONFIG_PARTITION_TABLE_OFFSET = 0x8000
const CONFIG_PARTITION_TABLE_MD5 = 1
const CONFIG_COMPILER_OPTIMIZATION_DEBUG = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE = 1
const CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE = 1
const CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL = 2
const CONFIG_COMPILER_HIDE_PATHS_MACROS = 1
const CONFIG_COMPILER_STACK_CHECK_MODE_NONE = 1
const CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS = 1
const CONFIG_COMPILER_RT_LIB_GCCLIB = 1
const CONFIG_COMPILER_RT_LIB_NAME = "gcc"
const CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING = 1
const CONFIG_APPTRACE_DEST_NONE = 1
const CONFIG_APPTRACE_DEST_UART_NONE = 1
const CONFIG_APPTRACE_UART_TASK_PRIO = 1
const CONFIG_APPTRACE_LOCK_ENABLE = 1
const CONFIG_EFUSE_MAX_BLK_LEN = 256
const CONFIG_ESP_TLS_USING_MBEDTLS = 1
const CONFIG_ESP_COEX_ENABLED = 1
const CONFIG_ESP_ERR_TO_NAME_LOOKUP = 1
const CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GPTIMER_OBJ_CACHE_SAFE = 1
const CONFIG_SPI_MASTER_ISR_IN_IRAM = 1
const CONFIG_SPI_SLAVE_ISR_IN_IRAM = 1
const CONFIG_ETH_ENABLED = 1
const CONFIG_ETH_USE_SPI_ETHERNET = 1
const CONFIG_ESP_EVENT_POST_FROM_ISR = 1
const CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR = 1
const CONFIG_ESP_GDBSTUB_ENABLED = 1
const CONFIG_ESP_GDBSTUB_SUPPORT_TASKS = 1
const CONFIG_ESP_GDBSTUB_MAX_TASKS = 32
const CONFIG_ESPHID_TASK_SIZE_BT = 2048
const CONFIG_ESPHID_TASK_SIZE_BLE = 4096
const CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS = 1
const CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT = 2000
const CONFIG_HTTPD_MAX_REQ_HDR_LEN = 512
const CONFIG_HTTPD_MAX_URI_LEN = 512
const CONFIG_HTTPD_ERR_RESP_NO_DELAY = 1
const CONFIG_HTTPD_PURGE_BUF_LEN = 32
const CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP32C2_REV_MIN_1 = 1
const CONFIG_ESP32C2_REV_MIN_FULL = 100
const CONFIG_ESP_REV_MIN_FULL = 100
const CONFIG_ESP32C2_REV_MAX_FULL = 299
const CONFIG_ESP_REV_MAX_FULL = 299
const CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL = 0
const CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL = 99
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_BT = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP32C2_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP32C2_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND = 1
const CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU = 1
const CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND = 1
const CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY = 0
const CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS = 1
const CONFIG_RTC_CLK_SRC_INT_RC = 1
const CONFIG_RTC_CLK_CAL_CYCLES = 1024
const CONFIG_GDMA_CTRL_FUNC_IN_IRAM = 1
const CONFIG_GDMA_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GDMA_OBJ_DRAM_SAFE = 1
const CONFIG_XTAL_FREQ_40 = 1
const CONFIG_XTAL_FREQ = 40
const CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM = 1
const CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL = 120
const CONFIG_ESP_NETIF_TCPIP_LWIP = 1
const CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API = 1
const CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC = 1
const CONFIG_ESP_PHY_ENABLED = 1
const CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE = 1
const CONFIG_ESP_PHY_MAX_WIFI_TX_POWER = 20
const CONFIG_ESP_PHY_MAX_TX_POWER = 20
const CONFIG_ESP_PHY_RF_CAL_PARTIAL = 1
const CONFIG_ESP_PHY_CALIBRATION_MODE = 0
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_120 = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ = 120
const CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT = 1
const CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS = 0
const CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE = 1
const CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT = 1
const CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE = 32
const CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE = 2304
const CONFIG_ESP_MAIN_TASK_STACK_SIZE = 3584
const CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_MAIN_TASK_AFFINITY = 0x0
const CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE = 2048
const CONFIG_ESP_CONSOLE_UART_DEFAULT = 1
const CONFIG_ESP_CONSOLE_UART = 1
const CONFIG_ESP_CONSOLE_UART_NUM = 0
const CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM = 0
const CONFIG_ESP_CONSOLE_UART_BAUDRATE = 115200
const CONFIG_ESP_INT_WDT = 1
const CONFIG_ESP_INT_WDT_TIMEOUT_MS = 300
const CONFIG_ESP_TASK_WDT_EN = 1
const CONFIG_ESP_TASK_WDT_USE_ESP_TIMER = 1
const CONFIG_ESP_TASK_WDT_INIT = 1
const CONFIG_ESP_TASK_WDT_TIMEOUT_S = 5
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 = 1
const CONFIG_ESP_DEBUG_OCDAWARE = 1
const CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 = 1
const CONFIG_ESP_BROWNOUT_DET = 1
const CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 = 1
const CONFIG_ESP_BROWNOUT_DET_LVL = 7
const CONFIG_ESP_SYSTEM_BROWNOUT_INTR = 1
const CONFIG_ESP_SYSTEM_HW_STACK_GUARD = 1
const CONFIG_ESP_SYSTEM_BBPLL_RECALIB = 1
const CONFIG_ESP_SYSTEM_HW_PC_RECORD = 1
const CONFIG_ESP_IPC_TASK_STACK_SIZE = 1024
const CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER = 1
const CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER = 1
const CONFIG_ESP_TIMER_TASK_STACK_SIZE = 3584
const CONFIG_ESP_TIMER_INTERRUPT_LEVEL = 1
const CONFIG_ESP_TIMER_TASK_AFFINITY = 0x0
const CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_SUPPORTS_ISR_DISPATCH_METHOD = 1
const CONFIG_ESP_TIMER_IMPL_SYSTIMER = 1
const CONFIG_ESP_WIFI_ENABLED = 1
const CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM = 10
const CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER = 1
const CONFIG_ESP_WIFI_TX_BUFFER_TYPE = 1
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER = 1
const CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF = 0
const CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF = 5
const CONFIG_ESP_WIFI_AMPDU_TX_ENABLED = 1
const CONFIG_ESP_WIFI_TX_BA_WIN = 6
const CONFIG_ESP_WIFI_AMPDU_RX_ENABLED = 1
const CONFIG_ESP_WIFI_RX_BA_WIN = 6
const CONFIG_ESP_WIFI_NVS_ENABLED = 1
const CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN = 752
const CONFIG_ESP_WIFI_MGMT_SBUF_NUM = 32
const CONFIG_ESP_WIFI_IRAM_OPT = 1
const CONFIG_ESP_WIFI_RX_IRAM_OPT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_SAE = 1
const CONFIG_ESP_WIFI_ENABLE_SAE_PK = 1
const CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA = 1
const CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME = 50
const CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME = 10
const CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME = 15
const CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE = 1
const CONFIG_ESP_WIFI_GMAC_SUPPORT = 1
const CONFIG_ESP_WIFI_SOFTAP_SUPPORT = 1
const CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM = 2
const CONFIG_ESP_WIFI_MBEDTLS_CRYPTO = 1
const CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT = 1
const CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT = 1
const CONFIG_ESP_WIFI_ENT_FREE_DYNAMIC_BUFFER = 1
const CONFIG_ESP_COREDUMP_ENABLE_TO_NONE = 1
const CONFIG_FATFS_VOLUME_COUNT = 2
const CONFIG_FATFS_LFN_NONE = 1
const CONFIG_FATFS_SECTOR_4096 = 1
const CONFIG_FATFS_CODEPAGE_437 = 1
const CONFIG_FATFS_CODEPAGE = 437
const CONFIG_FATFS_FS_LOCK = 0
const CONFIG_FATFS_TIMEOUT_MS = 10000
const CONFIG_FATFS_PER_FILE_CACHE = 1
const CONFIG_FATFS_USE_STRFUNC_NONE = 1
const CONFIG_FATFS_VFS_FSTAT_BLKSIZE = 0
const CONFIG_FATFS_LINK_LOCK = 1
const CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT = 0
const CONFIG_FATFS_DONT_TRUST_LAST_ALLOC = 0
const CONFIG_FREERTOS_UNICORE = 1
const CONFIG_FREERTOS_HZ = 100
const CONFIG_FREERTOS_OPTIMIZED_SCHEDULER = 1
const CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY = 1
const CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS = 1
const CONFIG_FREERTOS_IDLE_TASK_STACKSIZE = 1536
const CONFIG_FREERTOS_MAX_TASK_NAME_LEN = 16
const CONFIG_FREERTOS_USE_TIMERS = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME = "Tmr Svc"
const CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_TIMER_TASK_PRIORITY = 1
const CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH = 2048
const CONFIG_FREERTOS_TIMER_QUEUE_LENGTH = 10
const CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE = 0
const CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES = 1
const CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER = 1
const CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS = 1
const CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER = 1
const CONFIG_FREERTOS_ISR_STACKSIZE = 1536
const CONFIG_FREERTOS_INTERRUPT_BACKTRACE = 1
const CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER = 1
const CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 = 1
const CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER = 1
const CONFIG_FREERTOS_PORT = 1
const CONFIG_FREERTOS_NO_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION = 1
const CONFIG_FREERTOS_DEBUG_OCDAWARE = 1
const CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT = 1
const CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH = 1
const CONFIG_FREERTOS_NUMBER_OF_CORES = 1
const CONFIG_HAL_ASSERTION_EQUALS_SYSTEM = 1
const CONFIG_HAL_DEFAULT_ASSERTION_LEVEL = 2
const CONFIG_HAL_SYSTIMER_USE_ROM_IMPL = 1
const CONFIG_HAL_WDT_USE_ROM_IMPL = 1
const CONFIG_HAL_SPI_MASTER_FUNC_IN_IRAM = 1
const CONFIG_HAL_SPI_SLAVE_FUNC_IN_IRAM = 1
const CONFIG_HEAP_POISONING_DISABLED = 1
const CONFIG_HEAP_TRACING_OFF = 1
const CONFIG_HEAP_TLSF_USE_ROM_IMPL = 1
const CONFIG_LOG_DEFAULT_LEVEL_INFO = 1
const CONFIG_LOG_DEFAULT_LEVEL = 3
const CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT = 1
const CONFIG_LOG_MAXIMUM_LEVEL = 3
const CONFIG_LOG_DYNAMIC_LEVEL_CONTROL = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST = 1
const CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE = 31
const CONFIG_LOG_TIMESTAMP_SOURCE_RTOS = 1
const CONFIG_LWIP_ENABLE = 1
const CONFIG_LWIP_LOCAL_HOSTNAME = "espressif"
const CONFIG_LWIP_TCPIP_TASK_PRIO = 18
const CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES = 1
const CONFIG_LWIP_TIMERS_ONDEMAND = 1
const CONFIG_LWIP_ND6 = 1
const CONFIG_LWIP_MAX_SOCKETS = 10
const CONFIG_LWIP_SO_REUSE = 1
const CONFIG_LWIP_SO_REUSE_RXTOALL = 1
const CONFIG_LWIP_IP_DEFAULT_TTL = 64
const CONFIG_LWIP_IP4_FRAG = 1
const CONFIG_LWIP_IP6_FRAG = 1
const CONFIG_LWIP_IP_REASS_MAX_PBUFS = 10
const CONFIG_LWIP_ESP_GRATUITOUS_ARP = 1
const CONFIG_LWIP_GARP_TMR_INTERVAL = 60
const CONFIG_LWIP_ESP_MLDV6_REPORT = 1
const CONFIG_LWIP_MLDV6_TMR_INTERVAL = 40
const CONFIG_LWIP_TCPIP_RECVMBOX_SIZE = 32
const CONFIG_LWIP_DHCP_DOES_ARP_CHECK = 1
const CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID = 1
const CONFIG_LWIP_DHCP_OPTIONS_LEN = 68
const CONFIG_LWIP_NUM_NETIF_CLIENT_DATA = 0
const CONFIG_LWIP_DHCP_COARSE_TIMER_SECS = 1
const CONFIG_LWIP_DHCPS = 1
const CONFIG_LWIP_DHCPS_LEASE_UNIT = 60
const CONFIG_LWIP_DHCPS_MAX_STATION_NUM = 8
const CONFIG_LWIP_DHCPS_STATIC_ENTRIES = 1
const CONFIG_LWIP_DHCPS_ADD_DNS = 1
const CONFIG_LWIP_IPV4 = 1
const CONFIG_LWIP_IPV6 = 1
const CONFIG_LWIP_IPV6_NUM_ADDRESSES = 3
const CONFIG_LWIP_NETIF_LOOPBACK = 1
const CONFIG_LWIP_LOOPBACK_MAX_PBUFS = 8
const CONFIG_LWIP_MAX_ACTIVE_TCP = 16
const CONFIG_LWIP_MAX_LISTENING_TCP = 16
const CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION = 1
const CONFIG_LWIP_TCP_MAXRTX = 12
const CONFIG_LWIP_TCP_SYNMAXRTX = 12
const CONFIG_LWIP_TCP_MSS = 1440
const CONFIG_LWIP_TCP_TMR_INTERVAL = 250
const CONFIG_LWIP_TCP_MSL = 60000
const CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT = 20000
const CONFIG_LWIP_TCP_SND_BUF_DEFAULT = 5760
const CONFIG_LWIP_TCP_WND_DEFAULT = 5760
const CONFIG_LWIP_TCP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE = 6
const CONFIG_LWIP_TCP_QUEUE_OOSEQ = 1
const CONFIG_LWIP_TCP_OOSEQ_TIMEOUT = 6
const CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS = 4
const CONFIG_LWIP_TCP_OVERSIZE_MSS = 1
const CONFIG_LWIP_TCP_RTO_TIME = 1500
const CONFIG_LWIP_MAX_UDP_PCBS = 16
const CONFIG_LWIP_UDP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_CHECKSUM_CHECK_ICMP = 1
const CONFIG_LWIP_TCPIP_TASK_STACK_SIZE = 3072
const CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY = 1
const CONFIG_LWIP_TCPIP_TASK_AFFINITY = 0x7FFFFFFF
const CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE = 3
const CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS = 5
const CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES = 5
const CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS = 3
const CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS = 10
const CONFIG_LWIP_ICMP = 1
const CONFIG_LWIP_MAX_RAW_PCBS = 16
const CONFIG_LWIP_SNTP_MAX_SERVERS = 1
const CONFIG_LWIP_SNTP_UPDATE_DELAY = 3600000
const CONFIG_LWIP_SNTP_STARTUP_DELAY = 1
const CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY = 5000
const CONFIG_LWIP_DNS_MAX_HOST_IP = 1
const CONFIG_LWIP_DNS_MAX_SERVERS = 3
const CONFIG_LWIP_BRIDGEIF_MAX_PORTS = 7
const CONFIG_LWIP_ESP_LWIP_ASSERT = 1
const CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT = 1
const CONFIG_LWIP_HOOK_IP6_ROUTE_NONE = 1
const CONFIG_LWIP_HOOK_ND6_GET_GW_NONE = 1
const CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE = 1
const CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT = 1
const CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC = 1
const CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN = 1
const CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN = 16384
const CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN = 4096
const CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE = 1
const CONFIG_MBEDTLS_PKCS7_C = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS = 200
const CONFIG_MBEDTLS_CMAC_C = 1
const CONFIG_MBEDTLS_HARDWARE_SHA = 1
const CONFIG_MBEDTLS_HARDWARE_ECC = 1
const CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK = 1
const CONFIG_MBEDTLS_ROM_MD5 = 1
const CONFIG_MBEDTLS_HAVE_TIME = 1
const CONFIG_MBEDTLS_ECDSA_DETERMINISTIC = 1
const CONFIG_MBEDTLS_SHA1_C = 1
const CONFIG_MBEDTLS_SHA512_C = 1
const CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT = 1
const CONFIG_MBEDTLS_TLS_SERVER = 1
const CONFIG_MBEDTLS_TLS_CLIENT = 1
const CONFIG_MBEDTLS_TLS_ENABLED = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA = 1
const CONFIG_MBEDTLS_SSL_RENEGOTIATION = 1
const CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 = 1
const CONFIG_MBEDTLS_SSL_ALPN = 1
const CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_AES_C = 1
const CONFIG_MBEDTLS_CCM_C = 1
const CONFIG_MBEDTLS_GCM_C = 1
const CONFIG_MBEDTLS_PEM_PARSE_C = 1
const CONFIG_MBEDTLS_PEM_WRITE_C = 1
const CONFIG_MBEDTLS_X509_CRL_PARSE_C = 1
const CONFIG_MBEDTLS_X509_CSR_PARSE_C = 1
const CONFIG_MBEDTLS_ECP_C = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED = 1
const CONFIG_MBEDTLS_ECDH_C = 1
const CONFIG_MBEDTLS_ECDSA_C = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED = 1
const CONFIG_MBEDTLS_ECP_NIST_OPTIM = 1
const CONFIG_MBEDTLS_ERROR_STRINGS = 1
const CONFIG_MBEDTLS_FS_IO = 1
const CONFIG_MQTT_PROTOCOL_311 = 1
const CONFIG_MQTT_TRANSPORT_SSL = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE = 1
const CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF = 1
const CONFIG_NEWLIB_STDIN_LINE_ENDING_CR = 1
const CONFIG_NEWLIB_NANO_FORMAT = 1
const CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION = 1
const CONFIG_PTHREAD_TASK_PRIO_DEFAULT = 5
const CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT = 3072
const CONFIG_PTHREAD_STACK_MIN = 768
const CONFIG_PTHREAD_TASK_NAME_DEFAULT = "pthread"
const CONFIG_MMU_PAGE_SIZE_32KB = 1
const CONFIG_MMU_PAGE_MODE = "32KB"
const CONFIG_MMU_PAGE_SIZE = 0x8000
const CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC = 1
const CONFIG_SPI_FLASH_BROWNOUT_RESET = 1
const CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US = 50
const CONFIG_SPI_FLASH_ROM_DRIVER_PATCH = 1
const CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS = 1
const CONFIG_SPI_FLASH_YIELD_DURING_ERASE = 1
const CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS = 20
const CONFIG_SPI_FLASH_ERASE_YIELD_TICKS = 1
const CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE = 8192
const CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_GD_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_TH_SUPPORTED = 1
const CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_GD_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_TH_CHIP = 1
const CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE = 1
const CONFIG_SPIFFS_MAX_PARTITIONS = 3
const CONFIG_SPIFFS_CACHE = 1
const CONFIG_SPIFFS_CACHE_WR = 1
const CONFIG_SPIFFS_PAGE_CHECK = 1
const CONFIG_SPIFFS_GC_MAX_RUNS = 10
const CONFIG_SPIFFS_PAGE_SIZE = 256
const CONFIG_SPIFFS_OBJ_NAME_LEN = 32
const CONFIG_SPIFFS_USE_MAGIC = 1
const CONFIG_SPIFFS_USE_MAGIC_LENGTH = 1
const CONFIG_SPIFFS_META_LENGTH = 4
const CONFIG_SPIFFS_USE_MTIME = 1
const CONFIG_WS_TRANSPORT = 1
const CONFIG_WS_BUFFER_SIZE = 1024
const CONFIG_UNITY_ENABLE_FLOAT = 1
const CONFIG_UNITY_ENABLE_DOUBLE = 1
const CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER = 1
const CONFIG_VFS_SUPPORT_IO = 1
const CONFIG_VFS_SUPPORT_DIR = 1
const CONFIG_VFS_SUPPORT_SELECT = 1
const CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT = 1
const CONFIG_VFS_SUPPORT_TERMIOS = 1
const CONFIG_VFS_MAX_COUNT = 8
const CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS = 1
const CONFIG_VFS_INITIALIZE_DEV_NULL = 1
const CONFIG_WL_SECTOR_SIZE_4096 = 1
const CONFIG_WL_SECTOR_SIZE = 4096
const CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES = 16
const CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT = 30
const CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN = 1
const BIT31 = 0x80000000
const BIT30 = 0x40000000
const BIT29 = 0x20000000
const BIT28 = 0x10000000
const BIT27 = 0x08000000
const BIT26 = 0x04000000
const BIT25 = 0x02000000
const BIT24 = 0x01000000
const BIT23 = 0x00800000
const BIT22 = 0x00400000
const BIT21 = 0x00200000
const BIT20 = 0x00100000
const BIT19 = 0x00080000
const BIT18 = 0x00040000
const BIT17 = 0x00020000
const BIT16 = 0x00010000
const BIT15 = 0x00008000
const BIT14 = 0x00004000
const BIT13 = 0x00002000
const BIT12 = 0x00001000
const BIT11 = 0x00000800
const BIT10 = 0x00000400
const BIT9 = 0x00000200
const BIT8 = 0x00000100
const BIT7 = 0x00000080
const BIT6 = 0x00000040
const BIT5 = 0x00000020
const BIT4 = 0x00000010
const BIT3 = 0x00000008
const BIT2 = 0x00000004
const BIT1 = 0x00000002
const BIT0 = 0x00000001
const SOC_ADC_SUPPORTED = 1
const SOC_DEDICATED_GPIO_SUPPORTED = 1
const SOC_UART_SUPPORTED = 1
const SOC_GDMA_SUPPORTED = 1
const SOC_AHB_GDMA_SUPPORTED = 1
const SOC_GPTIMER_SUPPORTED = 1
const SOC_PHY_SUPPORTED = 1
const SOC_BT_SUPPORTED = 1
const SOC_WIFI_SUPPORTED = 1
const SOC_ASYNC_MEMCPY_SUPPORTED = 1
const SOC_SUPPORTS_SECURE_DL_MODE = 1
const SOC_EFUSE_KEY_PURPOSE_FIELD = 0
const SOC_EFUSE_CONSISTS_OF_ONE_KEY_BLOCK = 1
const SOC_EFUSE_SUPPORTED = 1
const SOC_TEMP_SENSOR_SUPPORTED = 1
const SOC_LEDC_SUPPORTED = 1
const SOC_I2C_SUPPORTED = 1
const SOC_GPSPI_SUPPORTED = 1
const SOC_SHA_SUPPORTED = 1
const SOC_ECC_SUPPORTED = 1
const SOC_FLASH_ENC_SUPPORTED = 1
const SOC_SECURE_BOOT_SUPPORTED = 1
const SOC_SYSTIMER_SUPPORTED = 1
const SOC_BOD_SUPPORTED = 1
const SOC_CLK_TREE_SUPPORTED = 1
const SOC_ASSIST_DEBUG_SUPPORTED = 1
const SOC_WDT_SUPPORTED = 1
const SOC_SPI_FLASH_SUPPORTED = 1
const SOC_RNG_SUPPORTED = 1
const SOC_LIGHT_SLEEP_SUPPORTED = 1
const SOC_DEEP_SLEEP_SUPPORTED = 1
const SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const SOC_PM_SUPPORTED = 1
const SOC_XTAL_SUPPORT_26M = 1
const SOC_XTAL_SUPPORT_40M = 1
const SOC_ADC_DIG_CTRL_SUPPORTED = 1
const SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const SOC_ADC_MONITOR_SUPPORTED = 1
const SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const SOC_ADC_SHARED_POWER = 1
const SOC_BROWNOUT_RESET_SUPPORTED = 1
const SOC_SHARED_IDCACHE_SUPPORTED = 1
const SOC_CPU_INTR_NUM = 32
const SOC_CPU_HAS_FLEXIBLE_INTC = 1
const SOC_CPU_HAS_CSR_PC = 1
const SOC_CPU_BREAKPOINTS_NUM = 2
const SOC_CPU_WATCHPOINTS_NUM = 2
const SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const SOC_CPU_IDRAM_SPLIT_USING_PMP = 1
const SOC_ECC_SUPPORT_POINT_VERIFY_QUIRK = 1
const SOC_GPIO_PIN_COUNT = 21
const SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const SOC_GPIO_FILTER_CLK_SUPPORT_APB = 1
const SOC_GPIO_IN_RANGE_MAX = 20
const SOC_GPIO_OUT_RANGE_MAX = 20
const SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED = 0
const SOC_MPU_REGIONS_MAX_NUM = 8
const SOC_MPU_REGION_RO_SUPPORTED = 0
const SOC_MPU_REGION_WO_SUPPORTED = 0
const SOC_SPI_PERIPH_NUM = 2
const SOC_SPI_MAX_CS_NUM = 6
const SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const SOC_SPI_SUPPORT_DDRCLK = 1
const SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const SOC_SPI_SUPPORT_CD_SIG = 1
const SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const SOC_SPI_SUPPORT_CLK_XTAL = 1
const SOC_SPI_SUPPORT_CLK_PLL_F40M = 1
const SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT = 1
const SOC_SPI_SCT_SUPPORTED = 1
const SOC_SPI_SCT_REG_NUM = 14
const SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const SOC_MEMSPI_IS_INDEPENDENT = 1
const SOC_SPI_MAX_PRE_DIVIDER = 16
const SOC_MEMSPI_SRC_FREQ_60M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_30M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_15M_SUPPORTED = 1
const SOC_SYSTIMER_COUNTER_NUM = 2
const SOC_SYSTIMER_ALARM_NUM = 3
const SOC_SYSTIMER_BIT_WIDTH_LO = 32
const SOC_SYSTIMER_BIT_WIDTH_HI = 20
const SOC_SYSTIMER_FIXED_DIVIDER = 1
const SOC_SYSTIMER_INT_LEVEL = 1
const SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const SOC_LP_TIMER_BIT_WIDTH_LO = 32
const SOC_LP_TIMER_BIT_WIDTH_HI = 16
const SOC_EFUSE_DIS_DOWNLOAD_ICACHE = 1
const SOC_EFUSE_DIS_PAD_JTAG = 1
const SOC_EFUSE_DIS_DIRECT_BOOT = 1
const SOC_SECURE_BOOT_V2_ECC = 1
const SOC_FLASH_ENCRYPTION_XTS_AES = 1
const SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS = 1
const SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const SOC_FLASH_ENCRYPTION_XTS_AES_128_DERIVED = 1
const X__OBSOLETE_MATH_DEFAULT = 1
const X__NEWLIB_H__ = 1
const X_ATEXIT_DYNAMIC_ALLOC = 1
const X_FSEEK_OPTIMIZATION = 1
const X_FVWRITE_IN_STREAMIO = 1
const X_HAVE_INITFINI_ARRAY = 1
const X_HAVE_LONG_DOUBLE = 1
const X_ICONV_ENABLED = 1
const X_MB_LEN_MAX = 1
const X_NANO_MALLOC = 1
const X_REENT_CHECK_VERIFY = 1
const X_RETARGETABLE_LOCKING = 1
const X_UNBUF_STREAM_OPT = 1
const X_WANT_IO_C99_FORMATS = 1
const X_WANT_IO_LONG_LONG = 1
const X_WANT_IO_POS_ARGS = 1
const X_WANT_REENT_BACKWARD_BINARY_COMPAT = 1
const X_WANT_REENT_SMALL = 1
const X_WANT_USE_GDTOA = 1
const X__BUFSIZ__ = 128
const X__RAND_MAX = 0x7fffffff
const X_NULL = 0
const X_ATEXIT_SIZE = 32
const X_REENT_EMERGENCY_SIZE = 25
const X_REENT_ASCTIME_SIZE = 26
const X_REENT_SIGNAL_SIZE = 24
const EXIT_FAILURE = 1
const EXIT_SUCCESS = 0
const X__SLBF = 0x0001
const X__SNBF = 0x0002
const X__SRD = 0x0004
const X__SWR = 0x0008
const X__SRW = 0x0010
const X__SEOF = 0x0020
const X__SERR = 0x0040
const X__SMBF = 0x0080
const X__SAPP = 0x0100
const X__SSTR = 0x0200
const X__SOPT = 0x0400
const X__SNPT = 0x0800
const X__SOFF = 0x1000
const X__SORD = 0x2000
const X__SL64 = 0x8000
const X__SNLK = 0x0001
const X__SWID = 0x2000
const X_IOFBF = 0
const X_IOLBF = 1
const X_IONBF = 2
const FOPEN_MAX = 20
const FILENAME_MAX = 1024
const P_tmpdir = "/tmp"
const SEEK_SET = 0
const SEEK_CUR = 1
const SEEK_END = 2
const TMP_MAX = 26
const L_ctermid = 16
const X__BIT_TYPES_DEFINED__ = 1
const X_LITTLE_ENDIAN = 1234
const X_BIG_ENDIAN = 4321
const X_PDP_ENDIAN = 3412
const X_QUAD_HIGHWORD = 1
const X_QUAD_LOWWORD = 0
const FD_SETSIZE = 64
const SCHED_OTHER = 0
const SCHED_FIFO = 1
const SCHED_RR = 2
const PTHREAD_SCOPE_PROCESS = 0
const PTHREAD_SCOPE_SYSTEM = 1
const PTHREAD_INHERIT_SCHED = 1
const PTHREAD_EXPLICIT_SCHED = 2
const PTHREAD_CREATE_DETACHED = 0
const PTHREAD_CREATE_JOINABLE = 1
const PTHREAD_MUTEX_NORMAL = 0
const PTHREAD_MUTEX_RECURSIVE = 1
const PTHREAD_MUTEX_ERRORCHECK = 2
const PTHREAD_MUTEX_DEFAULT = 3
const X_CLOCKS_PER_SEC_ = 1000000
const SIGEV_NONE = 1
const SIGEV_SIGNAL = 2
const SIGEV_THREAD = 3
const SI_USER = 1
const SI_QUEUE = 2
const SI_TIMER = 3
const SI_ASYNCIO = 4
const SI_MESGQ = 5
const SA_NOCLDSTOP = 1
const MINSIGSTKSZ = 2048
const SIGSTKSZ = 8192
const SS_ONSTACK = 0x1
const SS_DISABLE = 0x2
const SIG_SETMASK = 0
const SIG_BLOCK = 1
const SIG_UNBLOCK = 2
const SIGHUP = 1
const SIGINT = 2
const SIGQUIT = 3
const SIGILL = 4
const SIGTRAP = 5
const SIGIOT = 6
const SIGABRT = 6
const SIGEMT = 7
const SIGFPE = 8
const SIGKILL = 9
const SIGBUS = 10
const SIGSEGV = 11
const SIGSYS = 12
const SIGPIPE = 13
const SIGALRM = 14
const SIGTERM = 15
const SIGURG = 16
const SIGSTOP = 17
const SIGTSTP = 18
const SIGCONT = 19
const SIGCHLD = 20
const SIGCLD = 20
const SIGTTIN = 21
const SIGTTOU = 22
const SIGIO = 23
const SIGXCPU = 24
const SIGXFSZ = 25
const SIGVTALRM = 26
const SIGPROF = 27
const SIGWINCH = 28
const SIGLOST = 29
const SIGUSR1 = 30
const SIGUSR2 = 31
const NSIG = 32
const CLOCK_ENABLED = 1
const CLOCK_DISABLED = 0
const CLOCK_ALLOWED = 1
const CLOCK_DISALLOWED = 0
const TIMER_ABSTIME = 4
const X__error_t_defined = 1
const EPERM = 1
const ENOENT = 2
const ESRCH = 3
const EINTR = 4
const EIO = 5
const ENXIO = 6
const E2BIG = 7
const ENOEXEC = 8
const EBADF = 9
const ECHILD = 10
const EAGAIN = 11
const ENOMEM = 12
const EACCES = 13
const EFAULT = 14
const EBUSY = 16
const EEXIST = 17
const EXDEV = 18
const ENODEV = 19
const ENOTDIR = 20
const EISDIR = 21
const EINVAL = 22
const ENFILE = 23
const EMFILE = 24
const ENOTTY = 25
const ETXTBSY = 26
const EFBIG = 27
const ENOSPC = 28
const ESPIPE = 29
const EROFS = 30
const EMLINK = 31
const EPIPE = 32
const EDOM = 33
const ERANGE = 34
const ENOMSG = 35
const EIDRM = 36
const EDEADLK = 45
const ENOLCK = 46
const ENOSTR = 60
const ENODATA = 61
const ETIME = 62
const ENOSR = 63
const ENOLINK = 67
const EPROTO = 71
const EMULTIHOP = 74
const EBADMSG = 77
const EFTYPE = 79
const ENOSYS = 88
const ENOTEMPTY = 90
const ENAMETOOLONG = 91
const ELOOP = 92
const EOPNOTSUPP = 95
const EPFNOSUPPORT = 96
const ECONNRESET = 104
const ENOBUFS = 105
const EAFNOSUPPORT = 106
const EPROTOTYPE = 107
const ENOTSOCK = 108
const ENOPROTOOPT = 109
const ECONNREFUSED = 111
const EADDRINUSE = 112
const ECONNABORTED = 113
const ENETUNREACH = 114
const ENETDOWN = 115
const ETIMEDOUT = 116
const EHOSTDOWN = 117
const EHOSTUNREACH = 118
const EINPROGRESS = 119
const EALREADY = 120
const EDESTADDRREQ = 121
const EMSGSIZE = 122
const EPROTONOSUPPORT = 123
const EADDRNOTAVAIL = 125
const ENETRESET = 126
const EISCONN = 127
const ENOTCONN = 128
const ETOOMANYREFS = 129
const EDQUOT = 132
const ESTALE = 133
const ENOTSUP = 134
const EILSEQ = 138
const EOVERFLOW = 139
const ECANCELED = 140
const ENOTRECOVERABLE = 141
const EOWNERDEAD = 142
const X__ELASTERROR = 2000
const ESHUTDOWN = 110
const EAI_SOCKTYPE = 10
const EAI_AGAIN = 2
const EAI_BADFLAGS = 3
const ESP_OK = 0
const ESP_ERR_NO_MEM = 0x101
const ESP_ERR_INVALID_ARG = 0x102
const ESP_ERR_INVALID_STATE = 0x103
const ESP_ERR_INVALID_SIZE = 0x104
const ESP_ERR_NOT_FOUND = 0x105
const ESP_ERR_NOT_SUPPORTED = 0x106
const ESP_ERR_TIMEOUT = 0x107
const ESP_ERR_INVALID_RESPONSE = 0x108
const ESP_ERR_INVALID_CRC = 0x109
const ESP_ERR_INVALID_VERSION = 0x10A
const ESP_ERR_INVALID_MAC = 0x10B
const ESP_ERR_NOT_FINISHED = 0x10C
const ESP_ERR_NOT_ALLOWED = 0x10D
const ESP_ERR_WIFI_BASE = 0x3000
const ESP_ERR_MESH_BASE = 0x4000
const ESP_ERR_FLASH_BASE = 0x6000
const ESP_ERR_HW_CRYPTO_BASE = 0xc000
const ESP_ERR_MEMPROT_BASE = 0xd000
const DR_REG_SYSTEM_BASE = 0x600c0000
const DR_REG_SENSITIVE_BASE = 0x600c1000
const DR_REG_INTERRUPT_BASE = 0x600c2000
const DR_REG_EXTMEM_BASE = 0x600c4000
const DR_REG_MMU_TABLE = 0x600c5000
const DR_REG_SHA_BASE = 0x6003b000
const DR_REG_ECC_MULT_BASE = 0x6003e000
const DR_REG_GDMA_BASE = 0x6003f000
const DR_REG_ASSIST_DEBUG_BASE = 0x600ce000
const DR_REG_DEDICATED_GPIO_BASE = 0x600cf000
const DR_REG_WORLD_CNTL_BASE = 0x600d0000
const DR_REG_UART_BASE = 0x60000000
const DR_REG_SPI1_BASE = 0x60002000
const DR_REG_SPI0_BASE = 0x60003000
const DR_REG_GPIO_BASE = 0x60004000
const DR_REG_FE2_BASE = 0x60005000
const DR_REG_FE_BASE = 0x60006000
const DR_REG_RTCCNTL_BASE = 0x60008000
const DR_REG_IO_MUX_BASE = 0x60009000
const DR_REG_RTC_I2C_BASE = 0x6000e000
const DR_REG_UART1_BASE = 0x60010000
const DR_REG_I2C_EXT_BASE = 0x60013000
const DR_REG_LEDC_BASE = 0x60019000
const DR_REG_EFUSE_BASE = 0x60008800
const DR_REG_NRX_BASE = 0x6001CC00
const DR_REG_BB_BASE = 0x6001D000
const DR_REG_TIMERGROUP0_BASE = 0x6001F000
const DR_REG_SYSTIMER_BASE = 0x60023000
const DR_REG_SPI2_BASE = 0x60024000
const DR_REG_SYSCON_BASE = 0x60026000
const DR_REG_APB_SARADC_BASE = 0x60040000
const DR_REG_WDEVLE_BASE = 0x60045000
const DR_REG_ETM_BIT_BASE = 0x6004B000
const DR_REG_BLE_TIMER_BASE = 0x6004B800
const DR_REG_BLE_SEC_BASE = 0x6004C000
const DR_REG_COEX_BIT_BASE = 0x6004C400
const DR_REG_MODEM_CLKRST_BASE = 0x6004d800
const DR_REG_I2C_MST_BASE = 0x6004E800
const DR_REG_XTS_AES_BASE = 0x600CC000
const SPI_CLK_DIV = 4
const TICKS_PER_US_ROM = 40
const SOC_DROM_LOW = 0x3C000000
const SOC_DROM_HIGH = 0x3C400000
const SOC_IROM_LOW = 0x42000000
const SOC_IROM_HIGH = 0x42400000
const SOC_IROM_MASK_LOW = 0x40000000
const SOC_IROM_MASK_HIGH = 0x40090000
const SOC_DROM_MASK_LOW = 0x3FF00000
const SOC_DROM_MASK_HIGH = 0x3FF50000
const SOC_IRAM_LOW = 0x4037C000
const SOC_IRAM_HIGH = 0x403C0000
const SOC_DRAM_LOW = 0x3FCA0000
const SOC_DRAM_HIGH = 0x3FCE0000
const SOC_DIRAM_IRAM_LOW = 0x40380000
const SOC_DIRAM_IRAM_HIGH = 0x403C0000
const SOC_DIRAM_DRAM_LOW = 0x3FCA0000
const SOC_DIRAM_DRAM_HIGH = 0x3FCE0000
const SOC_DMA_LOW = 0x3FCA0000
const SOC_DMA_HIGH = 0x3FCE0000
const SOC_BYTE_ACCESSIBLE_LOW = 0x3FCA0000
const SOC_BYTE_ACCESSIBLE_HIGH = 0x3FCE0000
const SOC_MEM_INTERNAL_LOW = 0x3FCA0000
const SOC_MEM_INTERNAL_HIGH = 0x3FCE0000
const SOC_PERIPHERAL_LOW = 0x60000000
const SOC_PERIPHERAL_HIGH = 0x60100000
const SOC_DEBUG_LOW = 0x20000000
const SOC_DEBUG_HIGH = 0x28000000
const SOC_ROM_STACK_START = 0x3fcdeb70
const SOC_ROM_STACK_SIZE = 0x2000
const ETS_T0_WDT_INUM = 24
const ETS_CACHEERR_INUM = 25
const ETS_MEMPROT_ERR_INUM = 26
const ETS_ASSIST_DEBUG_INUM = 27
const ETS_MAX_INUM = 31
const ETS_SLC_INUM = 1
const ETS_UART0_INUM = 5
const ETS_UART1_INUM = 5
const ETS_SPI2_INUM = 1
const ETS_GPIO_INUM = 4
const ETS_INVALID_INUM = 0
const SOC_INTERRUPT_LEVEL_MEDIUM = 4
const GPIO_BT_SEL_S = 0
const GPIO_OUT_DATA_ORIG_S = 0
const GPIO_OUT_W1TS_S = 0
const GPIO_OUT_W1TC_S = 0
const GPIO_SDIO_SEL_S = 0
const GPIO_ENABLE_DATA_S = 0
const GPIO_ENABLE_W1TS_S = 0
const GPIO_ENABLE_W1TC_S = 0
const GPIO_STRAPPING_S = 0
const GPIO_IN_DATA_NEXT_S = 0
const GPIO_STATUS_INTERRUPT_S = 0
const GPIO_STATUS_W1TS_S = 0
const GPIO_STATUS_W1TC_S = 0
const GPIO_PROCPU_INT_S = 0
const GPIO_PROCPU_NMI_INT_S = 0
const GPIO_SDIO_INT_S = 0
const GPIO_PIN0_SYNC2_BYPASS_S = 0
const GPIO_PIN0_PAD_DRIVER_S = 2
const GPIO_PIN0_SYNC1_BYPASS_S = 3
const GPIO_PIN0_INT_TYPE_S = 7
const GPIO_PIN0_WAKEUP_ENABLE_S = 10
const GPIO_PIN0_CONFIG_S = 11
const GPIO_PIN0_INT_ENA_S = 13
const GPIO_PIN1_SYNC2_BYPASS_S = 0
const GPIO_PIN1_PAD_DRIVER_S = 2
const GPIO_PIN1_SYNC1_BYPASS_S = 3
const GPIO_PIN1_INT_TYPE_S = 7
const GPIO_PIN1_WAKEUP_ENABLE_S = 10
const GPIO_PIN1_CONFIG_S = 11
const GPIO_PIN1_INT_ENA_S = 13
const GPIO_PIN2_SYNC2_BYPASS_S = 0
const GPIO_PIN2_PAD_DRIVER_S = 2
const GPIO_PIN2_SYNC1_BYPASS_S = 3
const GPIO_PIN2_INT_TYPE_S = 7
const GPIO_PIN2_WAKEUP_ENABLE_S = 10
const GPIO_PIN2_CONFIG_S = 11
const GPIO_PIN2_INT_ENA_S = 13
const GPIO_PIN3_SYNC2_BYPASS_S = 0
const GPIO_PIN3_PAD_DRIVER_S = 2
const GPIO_PIN3_SYNC1_BYPASS_S = 3
const GPIO_PIN3_INT_TYPE_S = 7
const GPIO_PIN3_WAKEUP_ENABLE_S = 10
const GPIO_PIN3_CONFIG_S = 11
const GPIO_PIN3_INT_ENA_S = 13
const GPIO_PIN4_SYNC2_BYPASS_S = 0
const GPIO_PIN4_PAD_DRIVER_S = 2
const GPIO_PIN4_SYNC1_BYPASS_S = 3
const GPIO_PIN4_INT_TYPE_S = 7
const GPIO_PIN4_WAKEUP_ENABLE_S = 10
const GPIO_PIN4_CONFIG_S = 11
const GPIO_PIN4_INT_ENA_S = 13
const GPIO_PIN5_SYNC2_BYPASS_S = 0
const GPIO_PIN5_PAD_DRIVER_S = 2
const GPIO_PIN5_SYNC1_BYPASS_S = 3
const GPIO_PIN5_INT_TYPE_S = 7
const GPIO_PIN5_WAKEUP_ENABLE_S = 10
const GPIO_PIN5_CONFIG_S = 11
const GPIO_PIN5_INT_ENA_S = 13
const GPIO_PIN6_SYNC2_BYPASS_S = 0
const GPIO_PIN6_PAD_DRIVER_S = 2
const GPIO_PIN6_SYNC1_BYPASS_S = 3
const GPIO_PIN6_INT_TYPE_S = 7
const GPIO_PIN6_WAKEUP_ENABLE_S = 10
const GPIO_PIN6_CONFIG_S = 11
const GPIO_PIN6_INT_ENA_S = 13
const GPIO_PIN7_SYNC2_BYPASS_S = 0
const GPIO_PIN7_PAD_DRIVER_S = 2
const GPIO_PIN7_SYNC1_BYPASS_S = 3
const GPIO_PIN7_INT_TYPE_S = 7
const GPIO_PIN7_WAKEUP_ENABLE_S = 10
const GPIO_PIN7_CONFIG_S = 11
const GPIO_PIN7_INT_ENA_S = 13
const GPIO_PIN8_SYNC2_BYPASS_S = 0
const GPIO_PIN8_PAD_DRIVER_S = 2
const GPIO_PIN8_SYNC1_BYPASS_S = 3
const GPIO_PIN8_INT_TYPE_S = 7
const GPIO_PIN8_WAKEUP_ENABLE_S = 10
const GPIO_PIN8_CONFIG_S = 11
const GPIO_PIN8_INT_ENA_S = 13
const GPIO_PIN9_SYNC2_BYPASS_S = 0
const GPIO_PIN9_PAD_DRIVER_S = 2
const GPIO_PIN9_SYNC1_BYPASS_S = 3
const GPIO_PIN9_INT_TYPE_S = 7
const GPIO_PIN9_WAKEUP_ENABLE_S = 10
const GPIO_PIN9_CONFIG_S = 11
const GPIO_PIN9_INT_ENA_S = 13
const GPIO_PIN10_SYNC2_BYPASS_S = 0
const GPIO_PIN10_PAD_DRIVER_S = 2
const GPIO_PIN10_SYNC1_BYPASS_S = 3
const GPIO_PIN10_INT_TYPE_S = 7
const GPIO_PIN10_WAKEUP_ENABLE_S = 10
const GPIO_PIN10_CONFIG_S = 11
const GPIO_PIN10_INT_ENA_S = 13
const GPIO_PIN11_SYNC2_BYPASS_S = 0
const GPIO_PIN11_PAD_DRIVER_S = 2
const GPIO_PIN11_SYNC1_BYPASS_S = 3
const GPIO_PIN11_INT_TYPE_S = 7
const GPIO_PIN11_WAKEUP_ENABLE_S = 10
const GPIO_PIN11_CONFIG_S = 11
const GPIO_PIN11_INT_ENA_S = 13
const GPIO_PIN12_SYNC2_BYPASS_S = 0
const GPIO_PIN12_PAD_DRIVER_S = 2
const GPIO_PIN12_SYNC1_BYPASS_S = 3
const GPIO_PIN12_INT_TYPE_S = 7
const GPIO_PIN12_WAKEUP_ENABLE_S = 10
const GPIO_PIN12_CONFIG_S = 11
const GPIO_PIN12_INT_ENA_S = 13
const GPIO_PIN13_SYNC2_BYPASS_S = 0
const GPIO_PIN13_PAD_DRIVER_S = 2
const GPIO_PIN13_SYNC1_BYPASS_S = 3
const GPIO_PIN13_INT_TYPE_S = 7
const GPIO_PIN13_WAKEUP_ENABLE_S = 10
const GPIO_PIN13_CONFIG_S = 11
const GPIO_PIN13_INT_ENA_S = 13
const GPIO_PIN14_SYNC2_BYPASS_S = 0
const GPIO_PIN14_PAD_DRIVER_S = 2
const GPIO_PIN14_SYNC1_BYPASS_S = 3
const GPIO_PIN14_INT_TYPE_S = 7
const GPIO_PIN14_WAKEUP_ENABLE_S = 10
const GPIO_PIN14_CONFIG_S = 11
const GPIO_PIN14_INT_ENA_S = 13
const GPIO_PIN15_SYNC2_BYPASS_S = 0
const GPIO_PIN15_PAD_DRIVER_S = 2
const GPIO_PIN15_SYNC1_BYPASS_S = 3
const GPIO_PIN15_INT_TYPE_S = 7
const GPIO_PIN15_WAKEUP_ENABLE_S = 10
const GPIO_PIN15_CONFIG_S = 11
const GPIO_PIN15_INT_ENA_S = 13
const GPIO_PIN16_SYNC2_BYPASS_S = 0
const GPIO_PIN16_PAD_DRIVER_S = 2
const GPIO_PIN16_SYNC1_BYPASS_S = 3
const GPIO_PIN16_INT_TYPE_S = 7
const GPIO_PIN16_WAKEUP_ENABLE_S = 10
const GPIO_PIN16_CONFIG_S = 11
const GPIO_PIN16_INT_ENA_S = 13
const GPIO_PIN17_SYNC2_BYPASS_S = 0
const GPIO_PIN17_PAD_DRIVER_S = 2
const GPIO_PIN17_SYNC1_BYPASS_S = 3
const GPIO_PIN17_INT_TYPE_S = 7
const GPIO_PIN17_WAKEUP_ENABLE_S = 10
const GPIO_PIN17_CONFIG_S = 11
const GPIO_PIN17_INT_ENA_S = 13
const GPIO_PIN18_SYNC2_BYPASS_S = 0
const GPIO_PIN18_PAD_DRIVER_S = 2
const GPIO_PIN18_SYNC1_BYPASS_S = 3
const GPIO_PIN18_INT_TYPE_S = 7
const GPIO_PIN18_WAKEUP_ENABLE_S = 10
const GPIO_PIN18_CONFIG_S = 11
const GPIO_PIN18_INT_ENA_S = 13
const GPIO_PIN19_SYNC2_BYPASS_S = 0
const GPIO_PIN19_PAD_DRIVER_S = 2
const GPIO_PIN19_SYNC1_BYPASS_S = 3
const GPIO_PIN19_INT_TYPE_S = 7
const GPIO_PIN19_WAKEUP_ENABLE_S = 10
const GPIO_PIN19_CONFIG_S = 11
const GPIO_PIN19_INT_ENA_S = 13
const GPIO_PIN20_SYNC2_BYPASS_S = 0
const GPIO_PIN20_PAD_DRIVER_S = 2
const GPIO_PIN20_SYNC1_BYPASS_S = 3
const GPIO_PIN20_INT_TYPE_S = 7
const GPIO_PIN20_WAKEUP_ENABLE_S = 10
const GPIO_PIN20_CONFIG_S = 11
const GPIO_PIN20_INT_ENA_S = 13
const GPIO_PIN21_SYNC2_BYPASS_S = 0
const GPIO_PIN21_PAD_DRIVER_S = 2
const GPIO_PIN21_SYNC1_BYPASS_S = 3
const GPIO_PIN21_INT_TYPE_S = 7
const GPIO_PIN21_WAKEUP_ENABLE_S = 10
const GPIO_PIN21_CONFIG_S = 11
const GPIO_PIN21_INT_ENA_S = 13
const GPIO_PIN22_SYNC2_BYPASS_S = 0
const GPIO_PIN22_PAD_DRIVER_S = 2
const GPIO_PIN22_SYNC1_BYPASS_S = 3
const GPIO_PIN22_INT_TYPE_S = 7
const GPIO_PIN22_WAKEUP_ENABLE_S = 10
const GPIO_PIN22_CONFIG_S = 11
const GPIO_PIN22_INT_ENA_S = 13
const GPIO_PIN23_SYNC2_BYPASS_S = 0
const GPIO_PIN23_PAD_DRIVER_S = 2
const GPIO_PIN23_SYNC1_BYPASS_S = 3
const GPIO_PIN23_INT_TYPE_S = 7
const GPIO_PIN23_WAKEUP_ENABLE_S = 10
const GPIO_PIN23_CONFIG_S = 11
const GPIO_PIN23_INT_ENA_S = 13
const GPIO_PIN24_SYNC2_BYPASS_S = 0
const GPIO_PIN24_PAD_DRIVER_S = 2
const GPIO_PIN24_SYNC1_BYPASS_S = 3
const GPIO_PIN24_INT_TYPE_S = 7
const GPIO_PIN24_WAKEUP_ENABLE_S = 10
const GPIO_PIN24_CONFIG_S = 11
const GPIO_PIN24_INT_ENA_S = 13
const GPIO_STATUS_INTERRUPT_NEXT_S = 0
const GPIO_FUNC0_IN_SEL_S = 0
const GPIO_FUNC0_IN_INV_SEL_S = 5
const GPIO_SIG0_IN_SEL_S = 6
const GPIO_FUNC1_IN_SEL_S = 0
const GPIO_FUNC1_IN_INV_SEL_S = 5
const GPIO_SIG1_IN_SEL_S = 6
const GPIO_FUNC2_IN_SEL_S = 0
const GPIO_FUNC2_IN_INV_SEL_S = 5
const GPIO_SIG2_IN_SEL_S = 6
const GPIO_FUNC3_IN_SEL_S = 0
const GPIO_FUNC3_IN_INV_SEL_S = 5
const GPIO_SIG3_IN_SEL_S = 6
const GPIO_FUNC4_IN_SEL_S = 0
const GPIO_FUNC4_IN_INV_SEL_S = 5
const GPIO_SIG4_IN_SEL_S = 6
const GPIO_FUNC5_IN_SEL_S = 0
const GPIO_FUNC5_IN_INV_SEL_S = 5
const GPIO_SIG5_IN_SEL_S = 6
const GPIO_FUNC6_IN_SEL_S = 0
const GPIO_FUNC6_IN_INV_SEL_S = 5
const GPIO_SIG6_IN_SEL_S = 6
const GPIO_FUNC7_IN_SEL_S = 0
const GPIO_FUNC7_IN_INV_SEL_S = 5
const GPIO_SIG7_IN_SEL_S = 6
const GPIO_FUNC8_IN_SEL_S = 0
const GPIO_FUNC8_IN_INV_SEL_S = 5
const GPIO_SIG8_IN_SEL_S = 6
const GPIO_FUNC9_IN_SEL_S = 0
const GPIO_FUNC9_IN_INV_SEL_S = 5
const GPIO_SIG9_IN_SEL_S = 6
const GPIO_FUNC10_IN_SEL_S = 0
const GPIO_FUNC10_IN_INV_SEL_S = 5
const GPIO_SIG10_IN_SEL_S = 6
const GPIO_FUNC11_IN_SEL_S = 0
const GPIO_FUNC11_IN_INV_SEL_S = 5
const GPIO_SIG11_IN_SEL_S = 6
const GPIO_FUNC12_IN_SEL_S = 0
const GPIO_FUNC12_IN_INV_SEL_S = 5
const GPIO_SIG12_IN_SEL_S = 6
const GPIO_FUNC13_IN_SEL_S = 0
const GPIO_FUNC13_IN_INV_SEL_S = 5
const GPIO_SIG13_IN_SEL_S = 6
const GPIO_FUNC14_IN_SEL_S = 0
const GPIO_FUNC14_IN_INV_SEL_S = 5
const GPIO_SIG14_IN_SEL_S = 6
const GPIO_FUNC15_IN_SEL_S = 0
const GPIO_FUNC15_IN_INV_SEL_S = 5
const GPIO_SIG15_IN_SEL_S = 6
const GPIO_FUNC16_IN_SEL_S = 0
const GPIO_FUNC16_IN_INV_SEL_S = 5
const GPIO_SIG16_IN_SEL_S = 6
const GPIO_FUNC17_IN_SEL_S = 0
const GPIO_FUNC17_IN_INV_SEL_S = 5
const GPIO_SIG17_IN_SEL_S = 6
const GPIO_FUNC18_IN_SEL_S = 0
const GPIO_FUNC18_IN_INV_SEL_S = 5
const GPIO_SIG18_IN_SEL_S = 6
const GPIO_FUNC19_IN_SEL_S = 0
const GPIO_FUNC19_IN_INV_SEL_S = 5
const GPIO_SIG19_IN_SEL_S = 6
const GPIO_FUNC20_IN_SEL_S = 0
const GPIO_FUNC20_IN_INV_SEL_S = 5
const GPIO_SIG20_IN_SEL_S = 6
const GPIO_FUNC21_IN_SEL_S = 0
const GPIO_FUNC21_IN_INV_SEL_S = 5
const GPIO_SIG21_IN_SEL_S = 6
const GPIO_FUNC22_IN_SEL_S = 0
const GPIO_FUNC22_IN_INV_SEL_S = 5
const GPIO_SIG22_IN_SEL_S = 6
const GPIO_FUNC23_IN_SEL_S = 0
const GPIO_FUNC23_IN_INV_SEL_S = 5
const GPIO_SIG23_IN_SEL_S = 6
const GPIO_FUNC24_IN_SEL_S = 0
const GPIO_FUNC24_IN_INV_SEL_S = 5
const GPIO_SIG24_IN_SEL_S = 6
const GPIO_FUNC25_IN_SEL_S = 0
const GPIO_FUNC25_IN_INV_SEL_S = 5
const GPIO_SIG25_IN_SEL_S = 6
const GPIO_FUNC26_IN_SEL_S = 0
const GPIO_FUNC26_IN_INV_SEL_S = 5
const GPIO_SIG26_IN_SEL_S = 6
const GPIO_FUNC27_IN_SEL_S = 0
const GPIO_FUNC27_IN_INV_SEL_S = 5
const GPIO_SIG27_IN_SEL_S = 6
const GPIO_FUNC28_IN_SEL_S = 0
const GPIO_FUNC28_IN_INV_SEL_S = 5
const GPIO_SIG28_IN_SEL_S = 6
const GPIO_FUNC29_IN_SEL_S = 0
const GPIO_FUNC29_IN_INV_SEL_S = 5
const GPIO_SIG29_IN_SEL_S = 6
const GPIO_FUNC30_IN_SEL_S = 0
const GPIO_FUNC30_IN_INV_SEL_S = 5
const GPIO_SIG30_IN_SEL_S = 6
const GPIO_FUNC31_IN_SEL_S = 0
const GPIO_FUNC31_IN_INV_SEL_S = 5
const GPIO_SIG31_IN_SEL_S = 6
const GPIO_FUNC32_IN_SEL_S = 0
const GPIO_FUNC32_IN_INV_SEL_S = 5
const GPIO_SIG32_IN_SEL_S = 6
const GPIO_FUNC33_IN_SEL_S = 0
const GPIO_FUNC33_IN_INV_SEL_S = 5
const GPIO_SIG33_IN_SEL_S = 6
const GPIO_FUNC34_IN_SEL_S = 0
const GPIO_FUNC34_IN_INV_SEL_S = 5
const GPIO_SIG34_IN_SEL_S = 6
const GPIO_FUNC35_IN_SEL_S = 0
const GPIO_FUNC35_IN_INV_SEL_S = 5
const GPIO_SIG35_IN_SEL_S = 6
const GPIO_FUNC36_IN_SEL_S = 0
const GPIO_FUNC36_IN_INV_SEL_S = 5
const GPIO_SIG36_IN_SEL_S = 6
const GPIO_FUNC37_IN_SEL_S = 0
const GPIO_FUNC37_IN_INV_SEL_S = 5
const GPIO_SIG37_IN_SEL_S = 6
const GPIO_FUNC38_IN_SEL_S = 0
const GPIO_FUNC38_IN_INV_SEL_S = 5
const GPIO_SIG38_IN_SEL_S = 6
const GPIO_FUNC39_IN_SEL_S = 0
const GPIO_FUNC39_IN_INV_SEL_S = 5
const GPIO_SIG39_IN_SEL_S = 6
const GPIO_FUNC40_IN_SEL_S = 0
const GPIO_FUNC40_IN_INV_SEL_S = 5
const GPIO_SIG40_IN_SEL_S = 6
const GPIO_FUNC41_IN_SEL_S = 0
const GPIO_FUNC41_IN_INV_SEL_S = 5
const GPIO_SIG41_IN_SEL_S = 6
const GPIO_FUNC42_IN_SEL_S = 0
const GPIO_FUNC42_IN_INV_SEL_S = 5
const GPIO_SIG42_IN_SEL_S = 6
const GPIO_FUNC43_IN_SEL_S = 0
const GPIO_FUNC43_IN_INV_SEL_S = 5
const GPIO_SIG43_IN_SEL_S = 6
const GPIO_FUNC44_IN_SEL_S = 0
const GPIO_FUNC44_IN_INV_SEL_S = 5
const GPIO_SIG44_IN_SEL_S = 6
const GPIO_FUNC45_IN_SEL_S = 0
const GPIO_FUNC45_IN_INV_SEL_S = 5
const GPIO_SIG45_IN_SEL_S = 6
const GPIO_FUNC46_IN_SEL_S = 0
const GPIO_FUNC46_IN_INV_SEL_S = 5
const GPIO_SIG46_IN_SEL_S = 6
const GPIO_FUNC47_IN_SEL_S = 0
const GPIO_FUNC47_IN_INV_SEL_S = 5
const GPIO_SIG47_IN_SEL_S = 6
const GPIO_FUNC48_IN_SEL_S = 0
const GPIO_FUNC48_IN_INV_SEL_S = 5
const GPIO_SIG48_IN_SEL_S = 6
const GPIO_FUNC49_IN_SEL_S = 0
const GPIO_FUNC49_IN_INV_SEL_S = 5
const GPIO_SIG49_IN_SEL_S = 6
const GPIO_FUNC50_IN_SEL_S = 0
const GPIO_FUNC50_IN_INV_SEL_S = 5
const GPIO_SIG50_IN_SEL_S = 6
const GPIO_FUNC51_IN_SEL_S = 0
const GPIO_FUNC51_IN_INV_SEL_S = 5
const GPIO_SIG51_IN_SEL_S = 6
const GPIO_FUNC52_IN_SEL_S = 0
const GPIO_FUNC52_IN_INV_SEL_S = 5
const GPIO_SIG52_IN_SEL_S = 6
const GPIO_FUNC53_IN_SEL_S = 0
const GPIO_FUNC53_IN_INV_SEL_S = 5
const GPIO_SIG53_IN_SEL_S = 6
const GPIO_FUNC54_IN_SEL_S = 0
const GPIO_FUNC54_IN_INV_SEL_S = 5
const GPIO_SIG54_IN_SEL_S = 6
const GPIO_FUNC55_IN_SEL_S = 0
const GPIO_FUNC55_IN_INV_SEL_S = 5
const GPIO_SIG55_IN_SEL_S = 6
const GPIO_FUNC56_IN_SEL_S = 0
const GPIO_FUNC56_IN_INV_SEL_S = 5
const GPIO_SIG56_IN_SEL_S = 6
const GPIO_FUNC57_IN_SEL_S = 0
const GPIO_FUNC57_IN_INV_SEL_S = 5
const GPIO_SIG57_IN_SEL_S = 6
const GPIO_FUNC58_IN_SEL_S = 0
const GPIO_FUNC58_IN_INV_SEL_S = 5
const GPIO_SIG58_IN_SEL_S = 6
const GPIO_FUNC59_IN_SEL_S = 0
const GPIO_FUNC59_IN_INV_SEL_S = 5
const GPIO_SIG59_IN_SEL_S = 6
const GPIO_FUNC60_IN_SEL_S = 0
const GPIO_FUNC60_IN_INV_SEL_S = 5
const GPIO_SIG60_IN_SEL_S = 6
const GPIO_FUNC61_IN_SEL_S = 0
const GPIO_FUNC61_IN_INV_SEL_S = 5
const GPIO_SIG61_IN_SEL_S = 6
const GPIO_FUNC62_IN_SEL_S = 0
const GPIO_FUNC62_IN_INV_SEL_S = 5
const GPIO_SIG62_IN_SEL_S = 6
const GPIO_FUNC63_IN_SEL_S = 0
const GPIO_FUNC63_IN_INV_SEL_S = 5
const GPIO_SIG63_IN_SEL_S = 6
const GPIO_FUNC64_IN_SEL_S = 0
const GPIO_FUNC64_IN_INV_SEL_S = 5
const GPIO_SIG64_IN_SEL_S = 6
const GPIO_FUNC65_IN_SEL_S = 0
const GPIO_FUNC65_IN_INV_SEL_S = 5
const GPIO_SIG65_IN_SEL_S = 6
const GPIO_FUNC66_IN_SEL_S = 0
const GPIO_FUNC66_IN_INV_SEL_S = 5
const GPIO_SIG66_IN_SEL_S = 6
const GPIO_FUNC67_IN_SEL_S = 0
const GPIO_FUNC67_IN_INV_SEL_S = 5
const GPIO_SIG67_IN_SEL_S = 6
const GPIO_FUNC68_IN_SEL_S = 0
const GPIO_FUNC68_IN_INV_SEL_S = 5
const GPIO_SIG68_IN_SEL_S = 6
const GPIO_FUNC69_IN_SEL_S = 0
const GPIO_FUNC69_IN_INV_SEL_S = 5
const GPIO_SIG69_IN_SEL_S = 6
const GPIO_FUNC70_IN_SEL_S = 0
const GPIO_FUNC70_IN_INV_SEL_S = 5
const GPIO_SIG70_IN_SEL_S = 6
const GPIO_FUNC71_IN_SEL_S = 0
const GPIO_FUNC71_IN_INV_SEL_S = 5
const GPIO_SIG71_IN_SEL_S = 6
const GPIO_FUNC72_IN_SEL_S = 0
const GPIO_FUNC72_IN_INV_SEL_S = 5
const GPIO_SIG72_IN_SEL_S = 6
const GPIO_FUNC73_IN_SEL_S = 0
const GPIO_FUNC73_IN_INV_SEL_S = 5
const GPIO_SIG73_IN_SEL_S = 6
const GPIO_FUNC74_IN_SEL_S = 0
const GPIO_FUNC74_IN_INV_SEL_S = 5
const GPIO_SIG74_IN_SEL_S = 6
const GPIO_FUNC75_IN_SEL_S = 0
const GPIO_FUNC75_IN_INV_SEL_S = 5
const GPIO_SIG75_IN_SEL_S = 6
const GPIO_FUNC76_IN_SEL_S = 0
const GPIO_FUNC76_IN_INV_SEL_S = 5
const GPIO_SIG76_IN_SEL_S = 6
const GPIO_FUNC77_IN_SEL_S = 0
const GPIO_FUNC77_IN_INV_SEL_S = 5
const GPIO_SIG77_IN_SEL_S = 6
const GPIO_FUNC78_IN_SEL_S = 0
const GPIO_FUNC78_IN_INV_SEL_S = 5
const GPIO_SIG78_IN_SEL_S = 6
const GPIO_FUNC79_IN_SEL_S = 0
const GPIO_FUNC79_IN_INV_SEL_S = 5
const GPIO_SIG79_IN_SEL_S = 6
const GPIO_FUNC80_IN_SEL_S = 0
const GPIO_FUNC80_IN_INV_SEL_S = 5
const GPIO_SIG80_IN_SEL_S = 6
const GPIO_FUNC81_IN_SEL_S = 0
const GPIO_FUNC81_IN_INV_SEL_S = 5
const GPIO_SIG81_IN_SEL_S = 6
const GPIO_FUNC82_IN_SEL_S = 0
const GPIO_FUNC82_IN_INV_SEL_S = 5
const GPIO_SIG82_IN_SEL_S = 6
const GPIO_FUNC83_IN_SEL_S = 0
const GPIO_FUNC83_IN_INV_SEL_S = 5
const GPIO_SIG83_IN_SEL_S = 6
const GPIO_FUNC84_IN_SEL_S = 0
const GPIO_FUNC84_IN_INV_SEL_S = 5
const GPIO_SIG84_IN_SEL_S = 6
const GPIO_FUNC85_IN_SEL_S = 0
const GPIO_FUNC85_IN_INV_SEL_S = 5
const GPIO_SIG85_IN_SEL_S = 6
const GPIO_FUNC86_IN_SEL_S = 0
const GPIO_FUNC86_IN_INV_SEL_S = 5
const GPIO_SIG86_IN_SEL_S = 6
const GPIO_FUNC87_IN_SEL_S = 0
const GPIO_FUNC87_IN_INV_SEL_S = 5
const GPIO_SIG87_IN_SEL_S = 6
const GPIO_FUNC88_IN_SEL_S = 0
const GPIO_FUNC88_IN_INV_SEL_S = 5
const GPIO_SIG88_IN_SEL_S = 6
const GPIO_FUNC89_IN_SEL_S = 0
const GPIO_FUNC89_IN_INV_SEL_S = 5
const GPIO_SIG89_IN_SEL_S = 6
const GPIO_FUNC90_IN_SEL_S = 0
const GPIO_FUNC90_IN_INV_SEL_S = 5
const GPIO_SIG90_IN_SEL_S = 6
const GPIO_FUNC91_IN_SEL_S = 0
const GPIO_FUNC91_IN_INV_SEL_S = 5
const GPIO_SIG91_IN_SEL_S = 6
const GPIO_FUNC92_IN_SEL_S = 0
const GPIO_FUNC92_IN_INV_SEL_S = 5
const GPIO_SIG92_IN_SEL_S = 6
const GPIO_FUNC93_IN_SEL_S = 0
const GPIO_FUNC93_IN_INV_SEL_S = 5
const GPIO_SIG93_IN_SEL_S = 6
const GPIO_FUNC94_IN_SEL_S = 0
const GPIO_FUNC94_IN_INV_SEL_S = 5
const GPIO_SIG94_IN_SEL_S = 6
const GPIO_FUNC95_IN_SEL_S = 0
const GPIO_FUNC95_IN_INV_SEL_S = 5
const GPIO_SIG95_IN_SEL_S = 6
const GPIO_FUNC96_IN_SEL_S = 0
const GPIO_FUNC96_IN_INV_SEL_S = 5
const GPIO_SIG96_IN_SEL_S = 6
const GPIO_FUNC97_IN_SEL_S = 0
const GPIO_FUNC97_IN_INV_SEL_S = 5
const GPIO_SIG97_IN_SEL_S = 6
const GPIO_FUNC98_IN_SEL_S = 0
const GPIO_FUNC98_IN_INV_SEL_S = 5
const GPIO_SIG98_IN_SEL_S = 6
const GPIO_FUNC99_IN_SEL_S = 0
const GPIO_FUNC99_IN_INV_SEL_S = 5
const GPIO_SIG99_IN_SEL_S = 6
const GPIO_FUNC100_IN_SEL_S = 0
const GPIO_FUNC100_IN_INV_SEL_S = 5
const GPIO_SIG100_IN_SEL_S = 6
const GPIO_FUNC101_IN_SEL_S = 0
const GPIO_FUNC101_IN_INV_SEL_S = 5
const GPIO_SIG101_IN_SEL_S = 6
const GPIO_FUNC102_IN_SEL_S = 0
const GPIO_FUNC102_IN_INV_SEL_S = 5
const GPIO_SIG102_IN_SEL_S = 6
const GPIO_FUNC103_IN_SEL_S = 0
const GPIO_FUNC103_IN_INV_SEL_S = 5
const GPIO_SIG103_IN_SEL_S = 6
const GPIO_FUNC104_IN_SEL_S = 0
const GPIO_FUNC104_IN_INV_SEL_S = 5
const GPIO_SIG104_IN_SEL_S = 6
const GPIO_FUNC105_IN_SEL_S = 0
const GPIO_FUNC105_IN_INV_SEL_S = 5
const GPIO_SIG105_IN_SEL_S = 6
const GPIO_FUNC106_IN_SEL_S = 0
const GPIO_FUNC106_IN_INV_SEL_S = 5
const GPIO_SIG106_IN_SEL_S = 6
const GPIO_FUNC107_IN_SEL_S = 0
const GPIO_FUNC107_IN_INV_SEL_S = 5
const GPIO_SIG107_IN_SEL_S = 6
const GPIO_FUNC108_IN_SEL_S = 0
const GPIO_FUNC108_IN_INV_SEL_S = 5
const GPIO_SIG108_IN_SEL_S = 6
const GPIO_FUNC109_IN_SEL_S = 0
const GPIO_FUNC109_IN_INV_SEL_S = 5
const GPIO_SIG109_IN_SEL_S = 6
const GPIO_FUNC110_IN_SEL_S = 0
const GPIO_FUNC110_IN_INV_SEL_S = 5
const GPIO_SIG110_IN_SEL_S = 6
const GPIO_FUNC111_IN_SEL_S = 0
const GPIO_FUNC111_IN_INV_SEL_S = 5
const GPIO_SIG111_IN_SEL_S = 6
const GPIO_FUNC112_IN_SEL_S = 0
const GPIO_FUNC112_IN_INV_SEL_S = 5
const GPIO_SIG112_IN_SEL_S = 6
const GPIO_FUNC113_IN_SEL_S = 0
const GPIO_FUNC113_IN_INV_SEL_S = 5
const GPIO_SIG113_IN_SEL_S = 6
const GPIO_FUNC114_IN_SEL_S = 0
const GPIO_FUNC114_IN_INV_SEL_S = 5
const GPIO_SIG114_IN_SEL_S = 6
const GPIO_FUNC115_IN_SEL_S = 0
const GPIO_FUNC115_IN_INV_SEL_S = 5
const GPIO_SIG115_IN_SEL_S = 6
const GPIO_FUNC116_IN_SEL_S = 0
const GPIO_FUNC116_IN_INV_SEL_S = 5
const GPIO_SIG116_IN_SEL_S = 6
const GPIO_FUNC117_IN_SEL_S = 0
const GPIO_FUNC117_IN_INV_SEL_S = 5
const GPIO_SIG117_IN_SEL_S = 6
const GPIO_FUNC118_IN_SEL_S = 0
const GPIO_FUNC118_IN_INV_SEL_S = 5
const GPIO_SIG118_IN_SEL_S = 6
const GPIO_FUNC119_IN_SEL_S = 0
const GPIO_FUNC119_IN_INV_SEL_S = 5
const GPIO_SIG119_IN_SEL_S = 6
const GPIO_FUNC120_IN_SEL_S = 0
const GPIO_FUNC120_IN_INV_SEL_S = 5
const GPIO_SIG120_IN_SEL_S = 6
const GPIO_FUNC121_IN_SEL_S = 0
const GPIO_FUNC121_IN_INV_SEL_S = 5
const GPIO_SIG121_IN_SEL_S = 6
const GPIO_FUNC122_IN_SEL_S = 0
const GPIO_FUNC122_IN_INV_SEL_S = 5
const GPIO_SIG122_IN_SEL_S = 6
const GPIO_FUNC123_IN_SEL_S = 0
const GPIO_FUNC123_IN_INV_SEL_S = 5
const GPIO_SIG123_IN_SEL_S = 6
const GPIO_FUNC124_IN_SEL_S = 0
const GPIO_FUNC124_IN_INV_SEL_S = 5
const GPIO_SIG124_IN_SEL_S = 6
const GPIO_FUNC125_IN_SEL_S = 0
const GPIO_FUNC125_IN_INV_SEL_S = 5
const GPIO_SIG125_IN_SEL_S = 6
const GPIO_FUNC126_IN_SEL_S = 0
const GPIO_FUNC126_IN_INV_SEL_S = 5
const GPIO_SIG126_IN_SEL_S = 6
const GPIO_FUNC127_IN_SEL_S = 0
const GPIO_FUNC127_IN_INV_SEL_S = 5
const GPIO_SIG127_IN_SEL_S = 6
const GPIO_FUNC0_OUT_SEL_S = 0
const GPIO_FUNC0_OUT_INV_SEL_S = 8
const GPIO_FUNC0_OEN_SEL_S = 9
const GPIO_FUNC0_OEN_INV_SEL_S = 10
const GPIO_FUNC1_OUT_SEL_S = 0
const GPIO_FUNC1_OUT_INV_SEL_S = 8
const GPIO_FUNC1_OEN_SEL_S = 9
const GPIO_FUNC1_OEN_INV_SEL_S = 10
const GPIO_FUNC2_OUT_SEL_S = 0
const GPIO_FUNC2_OUT_INV_SEL_S = 8
const GPIO_FUNC2_OEN_SEL_S = 9
const GPIO_FUNC2_OEN_INV_SEL_S = 10
const GPIO_FUNC3_OUT_SEL_S = 0
const GPIO_FUNC3_OUT_INV_SEL_S = 8
const GPIO_FUNC3_OEN_SEL_S = 9
const GPIO_FUNC3_OEN_INV_SEL_S = 10
const GPIO_FUNC4_OUT_SEL_S = 0
const GPIO_FUNC4_OUT_INV_SEL_S = 8
const GPIO_FUNC4_OEN_SEL_S = 9
const GPIO_FUNC4_OEN_INV_SEL_S = 10
const GPIO_FUNC5_OUT_SEL_S = 0
const GPIO_FUNC5_OUT_INV_SEL_S = 8
const GPIO_FUNC5_OEN_SEL_S = 9
const GPIO_FUNC5_OEN_INV_SEL_S = 10
const GPIO_FUNC6_OUT_SEL_S = 0
const GPIO_FUNC6_OUT_INV_SEL_S = 8
const GPIO_FUNC6_OEN_SEL_S = 9
const GPIO_FUNC6_OEN_INV_SEL_S = 10
const GPIO_FUNC7_OUT_SEL_S = 0
const GPIO_FUNC7_OUT_INV_SEL_S = 8
const GPIO_FUNC7_OEN_SEL_S = 9
const GPIO_FUNC7_OEN_INV_SEL_S = 10
const GPIO_FUNC8_OUT_SEL_S = 0
const GPIO_FUNC8_OUT_INV_SEL_S = 8
const GPIO_FUNC8_OEN_SEL_S = 9
const GPIO_FUNC8_OEN_INV_SEL_S = 10
const GPIO_FUNC9_OUT_SEL_S = 0
const GPIO_FUNC9_OUT_INV_SEL_S = 8
const GPIO_FUNC9_OEN_SEL_S = 9
const GPIO_FUNC9_OEN_INV_SEL_S = 10
const GPIO_FUNC10_OUT_SEL_S = 0
const GPIO_FUNC10_OUT_INV_SEL_S = 8
const GPIO_FUNC10_OEN_SEL_S = 9
const GPIO_FUNC10_OEN_INV_SEL_S = 10
const GPIO_FUNC11_OUT_SEL_S = 0
const GPIO_FUNC11_OUT_INV_SEL_S = 8
const GPIO_FUNC11_OEN_SEL_S = 9
const GPIO_FUNC11_OEN_INV_SEL_S = 10
const GPIO_FUNC12_OUT_SEL_S = 0
const GPIO_FUNC12_OUT_INV_SEL_S = 8
const GPIO_FUNC12_OEN_SEL_S = 9
const GPIO_FUNC12_OEN_INV_SEL_S = 10
const GPIO_FUNC13_OUT_SEL_S = 0
const GPIO_FUNC13_OUT_INV_SEL_S = 8
const GPIO_FUNC13_OEN_SEL_S = 9
const GPIO_FUNC13_OEN_INV_SEL_S = 10
const GPIO_FUNC14_OUT_SEL_S = 0
const GPIO_FUNC14_OUT_INV_SEL_S = 8
const GPIO_FUNC14_OEN_SEL_S = 9
const GPIO_FUNC14_OEN_INV_SEL_S = 10
const GPIO_FUNC15_OUT_SEL_S = 0
const GPIO_FUNC15_OUT_INV_SEL_S = 8
const GPIO_FUNC15_OEN_SEL_S = 9
const GPIO_FUNC15_OEN_INV_SEL_S = 10
const GPIO_FUNC16_OUT_SEL_S = 0
const GPIO_FUNC16_OUT_INV_SEL_S = 8
const GPIO_FUNC16_OEN_SEL_S = 9
const GPIO_FUNC16_OEN_INV_SEL_S = 10
const GPIO_FUNC17_OUT_SEL_S = 0
const GPIO_FUNC17_OUT_INV_SEL_S = 8
const GPIO_FUNC17_OEN_SEL_S = 9
const GPIO_FUNC17_OEN_INV_SEL_S = 10
const GPIO_FUNC18_OUT_SEL_S = 0
const GPIO_FUNC18_OUT_INV_SEL_S = 8
const GPIO_FUNC18_OEN_SEL_S = 9
const GPIO_FUNC18_OEN_INV_SEL_S = 10
const GPIO_FUNC19_OUT_SEL_S = 0
const GPIO_FUNC19_OUT_INV_SEL_S = 8
const GPIO_FUNC19_OEN_SEL_S = 9
const GPIO_FUNC19_OEN_INV_SEL_S = 10
const GPIO_FUNC20_OUT_SEL_S = 0
const GPIO_FUNC20_OUT_INV_SEL_S = 8
const GPIO_FUNC20_OEN_SEL_S = 9
const GPIO_FUNC20_OEN_INV_SEL_S = 10
const GPIO_FUNC21_OUT_SEL_S = 0
const GPIO_FUNC21_OUT_INV_SEL_S = 8
const GPIO_FUNC21_OEN_SEL_S = 9
const GPIO_FUNC21_OEN_INV_SEL_S = 10
const GPIO_FUNC22_OUT_SEL_S = 0
const GPIO_FUNC22_OUT_INV_SEL_S = 8
const GPIO_FUNC22_OEN_SEL_S = 9
const GPIO_FUNC22_OEN_INV_SEL_S = 10
const GPIO_FUNC23_OUT_SEL_S = 0
const GPIO_FUNC23_OUT_INV_SEL_S = 8
const GPIO_FUNC23_OEN_SEL_S = 9
const GPIO_FUNC23_OEN_INV_SEL_S = 10
const GPIO_FUNC24_OUT_SEL_S = 0
const GPIO_FUNC24_OUT_INV_SEL_S = 8
const GPIO_FUNC24_OEN_SEL_S = 9
const GPIO_FUNC24_OEN_INV_SEL_S = 10
const GPIO_CLK_EN_S = 0
const GPIO_REG_DATE_S = 0
const RTC_CNTL_SW_SYS_RST_V = 0x1
const RTC_CNTL_SW_SYS_RST_S = 31
const RTC_CNTL_DG_WRAP_FORCE_NORST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NORST_S = 30
const RTC_CNTL_DG_WRAP_FORCE_RST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_RST_S = 29
const RTC_CNTL_ANALOG_FORCE_NOISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_NOISO_S = 28
const RTC_CNTL_ANALOG_FORCE_ISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_ISO_S = 25
const RTC_CNTL_XTL_EXT_CTR_SEL = 0x00000007
const RTC_CNTL_XTL_EXT_CTR_SEL_V = 0x7
const RTC_CNTL_XTL_EXT_CTR_SEL_S = 20
const RTC_CNTL_XTL_EN_WAIT = 0x0000000F
const RTC_CNTL_XTL_EN_WAIT_V = 0xF
const RTC_CNTL_XTL_EN_WAIT_S = 14
const RTC_CNTL_XTL_FORCE_PU_V = 0x1
const RTC_CNTL_XTL_FORCE_PU_S = 13
const RTC_CNTL_XTL_FORCE_PD_V = 0x1
const RTC_CNTL_XTL_FORCE_PD_S = 12
const RTC_CNTL_BBPLL_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PU_S = 11
const RTC_CNTL_BBPLL_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PD_S = 10
const RTC_CNTL_BBPLL_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PU_S = 9
const RTC_CNTL_BBPLL_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PD_S = 8
const RTC_CNTL_BB_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PU_S = 7
const RTC_CNTL_BB_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PD_S = 6
const RTC_CNTL_SW_PROCPU_RST_V = 0x1
const RTC_CNTL_SW_PROCPU_RST_S = 5
const RTC_CNTL_SW_STALL_PROCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_PROCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_PROCPU_C0_S = 2
const RTC_CNTL_SLP_VAL_LO = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_V = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_S = 0
const RTC_CNTL_MAIN_TIMER_ALARM_EN_V = 0x1
const RTC_CNTL_MAIN_TIMER_ALARM_EN_S = 16
const RTC_CNTL_SLP_VAL_HI = 0x0000FFFF
const RTC_CNTL_SLP_VAL_HI_V = 0xFFFF
const RTC_CNTL_SLP_VAL_HI_S = 0
const RTC_CNTL_TIME_UPDATE_V = 0x1
const RTC_CNTL_TIME_UPDATE_S = 31
const RTC_CNTL_TIMER_SYS_RST_V = 0x1
const RTC_CNTL_TIMER_SYS_RST_S = 29
const RTC_CNTL_TIMER_XTL_OFF_V = 0x1
const RTC_CNTL_TIMER_XTL_OFF_S = 28
const RTC_CNTL_TIMER_SYS_STALL_V = 0x1
const RTC_CNTL_TIMER_SYS_STALL_S = 27
const RTC_CNTL_TIMER_VALUE0_LOW = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE0_LOW_V = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE0_LOW_S = 0
const RTC_CNTL_TIMER_VALUE0_HIGH = 0x0000FFFF
const RTC_CNTL_TIMER_VALUE0_HIGH_V = 0xFFFF
const RTC_CNTL_TIMER_VALUE0_HIGH_S = 0
const RTC_CNTL_SLEEP_EN_V = 0x1
const RTC_CNTL_SLEEP_EN_S = 31
const RTC_CNTL_SLP_REJECT_V = 0x1
const RTC_CNTL_SLP_REJECT_S = 30
const RTC_CNTL_SLP_WAKEUP_V = 0x1
const RTC_CNTL_SLP_WAKEUP_S = 29
const RTC_CNTL_SDIO_ACTIVE_IND_V = 0x1
const RTC_CNTL_SDIO_ACTIVE_IND_S = 28
const RTC_CNTL_APB2RTC_BRIDGE_SEL_V = 0x1
const RTC_CNTL_APB2RTC_BRIDGE_SEL_S = 22
const RTC_CNTL_SLP_REJECT_CAUSE_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_CAUSE_CLR_S = 1
const RTC_CNTL_SW_CPU_INT_V = 0x1
const RTC_CNTL_SW_CPU_INT_S = 0
const RTC_CNTL_PLL_BUF_WAIT = 0x000000FF
const RTC_CNTL_PLL_BUF_WAIT_V = 0xFF
const RTC_CNTL_PLL_BUF_WAIT_S = 24
const RTC_CNTL_XTL_BUF_WAIT = 0x000003FF
const RTC_CNTL_XTL_BUF_WAIT_V = 0x3FF
const RTC_CNTL_XTL_BUF_WAIT_S = 14
const RTC_CNTL_CK8M_WAIT = 0x000000FF
const RTC_CNTL_CK8M_WAIT_V = 0xFF
const RTC_CNTL_CK8M_WAIT_S = 6
const RTC_CNTL_CPU_STALL_WAIT = 0x0000001F
const RTC_CNTL_CPU_STALL_WAIT_V = 0x1F
const RTC_CNTL_CPU_STALL_WAIT_S = 1
const RTC_CNTL_CPU_STALL_EN_V = 0x1
const RTC_CNTL_CPU_STALL_EN_S = 0
const RTC_CNTL_MIN_TIME_CK8M_OFF = 0x000000FF
const RTC_CNTL_MIN_TIME_CK8M_OFF_V = 0xFF
const RTC_CNTL_MIN_TIME_CK8M_OFF_S = 24
const RTC_CNTL_DG_WRAP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_WRAP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_S = 16
const RTC_CNTL_MIN_SLP_VAL = 0x000000FF
const RTC_CNTL_MIN_SLP_VAL_V = 0xFF
const RTC_CNTL_MIN_SLP_VAL_S = 8
const RTC_CNTL_PLL_I2C_PU_V = 0x1
const RTC_CNTL_PLL_I2C_PU_S = 31
const RTC_CNTL_CKGEN_I2C_PU_V = 0x1
const RTC_CNTL_CKGEN_I2C_PU_S = 30
const RTC_CNTL_RFRX_PBUS_PU_V = 0x1
const RTC_CNTL_RFRX_PBUS_PU_S = 28
const RTC_CNTL_TXRF_I2C_PU_V = 0x1
const RTC_CNTL_TXRF_I2C_PU_S = 27
const RTC_CNTL_BBPLL_CAL_SLP_START_V = 0x1
const RTC_CNTL_BBPLL_CAL_SLP_START_S = 25
const RTC_CNTL_SAR_I2C_PU_V = 0x1
const RTC_CNTL_SAR_I2C_PU_S = 22
const RTC_CNTL_I2C_RESET_POR_FORCE_PU_V = 0x1
const RTC_CNTL_I2C_RESET_POR_FORCE_PU_S = 19
const RTC_CNTL_I2C_RESET_POR_FORCE_PD_V = 0x1
const RTC_CNTL_I2C_RESET_POR_FORCE_PD_S = 18
const RTC_CNTL_DRESET_MASK_PROCPU_V = 0x1
const RTC_CNTL_DRESET_MASK_PROCPU_S = 20
const RTC_CNTL_OCD_HALT_ON_RESET_PROCPU_V = 0x1
const RTC_CNTL_OCD_HALT_ON_RESET_PROCPU_S = 19
const RTC_CNTL_STAT_VECTOR_SEL_PROCPU_V = 0x1
const RTC_CNTL_STAT_VECTOR_SEL_PROCPU_S = 13
const RTC_CNTL_RESET_CAUSE_PROCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_PROCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_PROCPU_S = 0
const RTC_CNTL_WAKEUP_ENA = 0x0001FFFF
const RTC_CNTL_WAKEUP_ENA_V = 0x1FFFF
const RTC_CNTL_WAKEUP_ENA_S = 15
const RTC_CNTL_BBPLL_CAL_INT_ENA_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_S = 20
const RTC_CNTL_SWD_INT_ENA_V = 0x1
const RTC_CNTL_SWD_INT_ENA_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_S = 9
const RTC_CNTL_WDT_INT_ENA_V = 0x1
const RTC_CNTL_WDT_INT_ENA_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_S = 0
const RTC_CNTL_BBPLL_CAL_INT_RAW_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_RAW_S = 20
const RTC_CNTL_SWD_INT_RAW_V = 0x1
const RTC_CNTL_SWD_INT_RAW_S = 15
const RTC_CNTL_MAIN_TIMER_INT_RAW_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_RAW_S = 10
const RTC_CNTL_BROWN_OUT_INT_RAW_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_RAW_S = 9
const RTC_CNTL_WDT_INT_RAW_V = 0x1
const RTC_CNTL_WDT_INT_RAW_S = 3
const RTC_CNTL_SLP_REJECT_INT_RAW_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_RAW_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_S = 0
const RTC_CNTL_BBPLL_CAL_INT_ST_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ST_S = 20
const RTC_CNTL_SWD_INT_ST_V = 0x1
const RTC_CNTL_SWD_INT_ST_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ST_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ST_S = 10
const RTC_CNTL_BROWN_OUT_INT_ST_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ST_S = 9
const RTC_CNTL_WDT_INT_ST_V = 0x1
const RTC_CNTL_WDT_INT_ST_S = 3
const RTC_CNTL_SLP_REJECT_INT_ST_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ST_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ST_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ST_S = 0
const RTC_CNTL_BBPLL_CAL_INT_CLR_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_CLR_S = 20
const RTC_CNTL_SWD_INT_CLR_V = 0x1
const RTC_CNTL_SWD_INT_CLR_S = 15
const RTC_CNTL_MAIN_TIMER_INT_CLR_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_CLR_S = 10
const RTC_CNTL_BROWN_OUT_INT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_CLR_S = 9
const RTC_CNTL_WDT_INT_CLR_V = 0x1
const RTC_CNTL_WDT_INT_CLR_S = 3
const RTC_CNTL_SLP_REJECT_INT_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_CLR_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_S = 0
const RTC_CNTL_SCRATCH0 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_S = 0
const RTC_CNTL_SCRATCH1 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_S = 0
const RTC_CNTL_SCRATCH2 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_S = 0
const RTC_CNTL_SCRATCH3 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_S = 0
const RTC_CNTL_XTL_EXT_CTR_EN_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_EN_S = 31
const RTC_CNTL_XTL_EXT_CTR_LV_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_LV_S = 30
const RTC_CNTL_GPIO_WAKEUP_FILTER_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_FILTER_S = 31
const RTC_CNTL_DEEP_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_DEEP_SLP_REJECT_EN_S = 31
const RTC_CNTL_LIGHT_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_LIGHT_SLP_REJECT_EN_S = 30
const RTC_CNTL_SLEEP_REJECT_ENA = 0x0003FFFF
const RTC_CNTL_SLEEP_REJECT_ENA_V = 0x3FFFF
const RTC_CNTL_SLEEP_REJECT_ENA_S = 12
const RTC_CNTL_CPUPERIOD_SEL = 0x00000003
const RTC_CNTL_CPUPERIOD_SEL_V = 0x3
const RTC_CNTL_CPUPERIOD_SEL_S = 30
const RTC_CNTL_CPUSEL_CONF_V = 0x1
const RTC_CNTL_CPUSEL_CONF_S = 29
const RTC_CNTL_ANA_CLK_RTC_SEL = 0x00000003
const RTC_CNTL_ANA_CLK_RTC_SEL_V = 0x3
const RTC_CNTL_ANA_CLK_RTC_SEL_S = 30
const RTC_CNTL_FAST_CLK_RTC_SEL_V = 0x1
const RTC_CNTL_FAST_CLK_RTC_SEL_S = 29
const RTC_CNTL_XTAL_GLOBAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_GLOBAL_FORCE_NOGATING_S = 28
const RTC_CNTL_XTAL_GLOBAL_FORCE_GATING_V = 0x1
const RTC_CNTL_XTAL_GLOBAL_FORCE_GATING_S = 27
const RTC_CNTL_CK8M_FORCE_PU_V = 0x1
const RTC_CNTL_CK8M_FORCE_PU_S = 26
const RTC_CNTL_CK8M_FORCE_PD_V = 0x1
const RTC_CNTL_CK8M_FORCE_PD_S = 25
const RTC_CNTL_CK8M_DFREQ = 0x000000FF
const RTC_CNTL_CK8M_DFREQ_V = 0xFF
const RTC_CNTL_CK8M_DFREQ_S = 17
const RTC_CNTL_CK8M_FORCE_NOGATING_V = 0x1
const RTC_CNTL_CK8M_FORCE_NOGATING_S = 16
const RTC_CNTL_XTAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_FORCE_NOGATING_S = 15
const RTC_CNTL_CK8M_DIV_SEL = 0x00000007
const RTC_CNTL_CK8M_DIV_SEL_V = 0x7
const RTC_CNTL_CK8M_DIV_SEL_S = 12
const RTC_CNTL_DIG_CLK8M_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_EN_S = 10
const RTC_CNTL_DIG_CLK8M_D256_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_D256_EN_S = 9
const RTC_CNTL_DIG_XTAL32K_EN_V = 0x1
const RTC_CNTL_DIG_XTAL32K_EN_S = 8
const RTC_CNTL_ENB_CK8M_DIV_V = 0x1
const RTC_CNTL_ENB_CK8M_DIV_S = 7
const RTC_CNTL_ENB_CK8M_V = 0x1
const RTC_CNTL_ENB_CK8M_S = 6
const RTC_CNTL_CK8M_DIV = 0x00000003
const RTC_CNTL_CK8M_DIV_V = 0x3
const RTC_CNTL_CK8M_DIV_S = 4
const RTC_CNTL_CK8M_DIV_SEL_VLD_V = 0x1
const RTC_CNTL_CK8M_DIV_SEL_VLD_S = 3
const RTC_CNTL_EFUSE_CLK_FORCE_NOGATING_V = 0x1
const RTC_CNTL_EFUSE_CLK_FORCE_NOGATING_S = 2
const RTC_CNTL_EFUSE_CLK_FORCE_GATING_V = 0x1
const RTC_CNTL_EFUSE_CLK_FORCE_GATING_S = 1
const RTC_CNTL_SLOW_CLK_NEXT_EDGE_V = 0x1
const RTC_CNTL_SLOW_CLK_NEXT_EDGE_S = 31
const RTC_CNTL_ANA_CLK_DIV = 0x000000FF
const RTC_CNTL_ANA_CLK_DIV_V = 0xFF
const RTC_CNTL_ANA_CLK_DIV_S = 23
const RTC_CNTL_ANA_CLK_DIV_VLD_V = 0x1
const RTC_CNTL_ANA_CLK_DIV_VLD_S = 22
const RTC_CNTL_DBG_ATTEN_ACTIVE = 0x0000000F
const RTC_CNTL_DBG_ATTEN_ACTIVE_V = 0xF
const RTC_CNTL_DBG_ATTEN_ACTIVE_S = 26
const RTC_CNTL_DBG_ATTEN_MONITOR = 0x0000000F
const RTC_CNTL_DBG_ATTEN_MONITOR_V = 0xF
const RTC_CNTL_DBG_ATTEN_MONITOR_S = 22
const RTC_CNTL_DBG_ATTEN_DEEP_SLP = 0x0000000F
const RTC_CNTL_DBG_ATTEN_DEEP_SLP_V = 0xF
const RTC_CNTL_DBG_ATTEN_DEEP_SLP_S = 18
const RTC_CNTL_BIAS_SLEEP_MONITOR_V = 0x1
const RTC_CNTL_BIAS_SLEEP_MONITOR_S = 17
const RTC_CNTL_BIAS_SLEEP_DEEP_SLP_V = 0x1
const RTC_CNTL_BIAS_SLEEP_DEEP_SLP_S = 16
const RTC_CNTL_PD_CUR_MONITOR_V = 0x1
const RTC_CNTL_PD_CUR_MONITOR_S = 15
const RTC_CNTL_PD_CUR_DEEP_SLP_V = 0x1
const RTC_CNTL_PD_CUR_DEEP_SLP_S = 14
const RTC_CNTL_BIAS_BUF_MONITOR_V = 0x1
const RTC_CNTL_BIAS_BUF_MONITOR_S = 13
const RTC_CNTL_BIAS_BUF_DEEP_SLP_V = 0x1
const RTC_CNTL_BIAS_BUF_DEEP_SLP_S = 12
const RTC_CNTL_BIAS_BUF_WAKE_V = 0x1
const RTC_CNTL_BIAS_BUF_WAKE_S = 11
const RTC_CNTL_BIAS_BUF_IDLE_V = 0x1
const RTC_CNTL_BIAS_BUF_IDLE_S = 10
const RTC_CNTL_DG_VDD_DRV_B_SLP_EN_V = 0x1
const RTC_CNTL_DG_VDD_DRV_B_SLP_EN_S = 8
const RTC_CNTL_DG_VDD_DRV_B_SLP = 0x000000FF
const RTC_CNTL_DG_VDD_DRV_B_SLP_V = 0xFF
const RTC_CNTL_DG_VDD_DRV_B_SLP_S = 0
const RTC_CNTL_REGULATOR_FORCE_PU_V = 0x1
const RTC_CNTL_REGULATOR_FORCE_PU_S = 31
const RTC_CNTL_REGULATOR_FORCE_PD_V = 0x1
const RTC_CNTL_REGULATOR_FORCE_PD_S = 30
const RTC_CNTL_SCK_DCAP = 0x000000FF
const RTC_CNTL_SCK_DCAP_V = 0xFF
const RTC_CNTL_SCK_DCAP_S = 14
const RTC_CNTL_DIG_REG_CAL_EN_V = 0x1
const RTC_CNTL_DIG_REG_CAL_EN_S = 7
const RTC_CNTL_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_PAD_FORCE_HOLD_S = 21
const RTC_CNTL_DG_WRAP_PD_EN_V = 0x1
const RTC_CNTL_DG_WRAP_PD_EN_S = 31
const RTC_CNTL_DG_WRAP_FORCE_PU_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PU_S = 20
const RTC_CNTL_DG_WRAP_FORCE_PD_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PD_S = 19
const RTC_CNTL_LSLP_MEM_FORCE_PU_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PU_S = 5
const RTC_CNTL_LSLP_MEM_FORCE_PD_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PD_S = 4
const RTC_CNTL_VDD_SPI_PD_EN_V = 0x1
const RTC_CNTL_VDD_SPI_PD_EN_S = 3
const RTC_CNTL_VDD_SPI_PWR_FORCE_V = 0x1
const RTC_CNTL_VDD_SPI_PWR_FORCE_S = 2
const RTC_CNTL_VDD_SPI_PWR_DRV = 0x00000003
const RTC_CNTL_VDD_SPI_PWR_DRV_V = 0x3
const RTC_CNTL_VDD_SPI_PWR_DRV_S = 0
const RTC_CNTL_DG_WRAP_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NOISO_S = 31
const RTC_CNTL_DG_WRAP_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_ISO_S = 30
const RTC_CNTL_DG_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_HOLD_S = 15
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_S = 14
const RTC_CNTL_DG_PAD_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_ISO_S = 13
const RTC_CNTL_DG_PAD_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_NOISO_S = 12
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_S = 11
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_S = 10
const RTC_CNTL_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_S = 9
const RTC_CNTL_DIG_ISO_FORCE_ON_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_ON_S = 8
const RTC_CNTL_DIG_ISO_FORCE_OFF_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_OFF_S = 7
const RTC_CNTL_WDT_EN_V = 0x1
const RTC_CNTL_WDT_EN_S = 31
const RTC_CNTL_WDT_STG0 = 0x00000007
const RTC_CNTL_WDT_STG0_V = 0x7
const RTC_CNTL_WDT_STG0_S = 28
const RTC_CNTL_WDT_STG1 = 0x00000007
const RTC_CNTL_WDT_STG1_V = 0x7
const RTC_CNTL_WDT_STG1_S = 25
const RTC_CNTL_WDT_STG2 = 0x00000007
const RTC_CNTL_WDT_STG2_V = 0x7
const RTC_CNTL_WDT_STG2_S = 22
const RTC_CNTL_WDT_STG3 = 0x00000007
const RTC_CNTL_WDT_STG3_V = 0x7
const RTC_CNTL_WDT_STG3_S = 19
const RTC_WDT_STG_SEL_OFF = 0
const RTC_WDT_STG_SEL_INT = 1
const RTC_WDT_STG_SEL_RESET_CPU = 2
const RTC_WDT_STG_SEL_RESET_SYSTEM = 3
const RTC_WDT_STG_SEL_RESET_RTC = 4
const RTC_CNTL_WDT_CPU_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_CPU_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_CPU_RESET_LENGTH_S = 16
const RTC_CNTL_WDT_SYS_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_SYS_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_SYS_RESET_LENGTH_S = 13
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_V = 0x1
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_S = 12
const RTC_CNTL_WDT_PROCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_PROCPU_RESET_EN_S = 11
const RTC_CNTL_WDT_PAUSE_IN_SLP_V = 0x1
const RTC_CNTL_WDT_PAUSE_IN_SLP_S = 9
const RTC_CNTL_WDT_CHIP_RESET_EN_V = 0x1
const RTC_CNTL_WDT_CHIP_RESET_EN_S = 8
const RTC_CNTL_WDT_CHIP_RESET_WIDTH = 0x000000FF
const RTC_CNTL_WDT_CHIP_RESET_WIDTH_V = 0xFF
const RTC_CNTL_WDT_CHIP_RESET_WIDTH_S = 0
const RTC_CNTL_WDT_STG0_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_S = 0
const RTC_CNTL_WDT_STG1_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_S = 0
const RTC_CNTL_WDT_STG2_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_S = 0
const RTC_CNTL_WDT_STG3_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_S = 0
const RTC_CNTL_WDT_FEED_V = 0x1
const RTC_CNTL_WDT_FEED_S = 31
const RTC_CNTL_WDT_WKEY = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_S = 0
const RTC_CNTL_SWD_AUTO_FEED_EN_V = 0x1
const RTC_CNTL_SWD_AUTO_FEED_EN_S = 31
const RTC_CNTL_SWD_DISABLE_V = 0x1
const RTC_CNTL_SWD_DISABLE_S = 30
const RTC_CNTL_SWD_FEED_V = 0x1
const RTC_CNTL_SWD_FEED_S = 29
const RTC_CNTL_SWD_RST_FLAG_CLR_V = 0x1
const RTC_CNTL_SWD_RST_FLAG_CLR_S = 28
const RTC_CNTL_SWD_SIGNAL_WIDTH = 0x000003FF
const RTC_CNTL_SWD_SIGNAL_WIDTH_V = 0x3FF
const RTC_CNTL_SWD_SIGNAL_WIDTH_S = 18
const RTC_CNTL_SWD_BYPASS_RST_V = 0x1
const RTC_CNTL_SWD_BYPASS_RST_S = 17
const RTC_CNTL_SWD_FEED_INT_V = 0x1
const RTC_CNTL_SWD_FEED_INT_S = 1
const RTC_CNTL_SWD_RESET_FLAG_V = 0x1
const RTC_CNTL_SWD_RESET_FLAG_S = 0
const RTC_CNTL_SWD_WKEY = 0xFFFFFFFF
const RTC_CNTL_SWD_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_SWD_WKEY_S = 0
const RTC_CNTL_SW_STALL_PROCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_PROCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_PROCPU_C1_S = 26
const RTC_CNTL_SCRATCH4 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_S = 0
const RTC_CNTL_SCRATCH5 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_S = 0
const RTC_CNTL_SCRATCH6 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_S = 0
const RTC_CNTL_SCRATCH7 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_S = 0
const RTC_CNTL_MAIN_STATE = 0x0000000F
const RTC_CNTL_MAIN_STATE_V = 0xF
const RTC_CNTL_MAIN_STATE_S = 28
const RTC_CNTL_MAIN_STATE_IN_IDLE_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_IDLE_S = 27
const RTC_CNTL_MAIN_STATE_IN_SLP_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_SLP_S = 26
const RTC_CNTL_MAIN_STATE_IN_WAIT_XTL_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_XTL_S = 25
const RTC_CNTL_MAIN_STATE_IN_WAIT_PLL_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_PLL_S = 24
const RTC_CNTL_MAIN_STATE_IN_WAIT_8M_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_8M_S = 23
const RTC_CNTL_IN_LOW_POWER_STATE_V = 0x1
const RTC_CNTL_IN_LOW_POWER_STATE_S = 22
const RTC_CNTL_IN_WAKEUP_STATE_V = 0x1
const RTC_CNTL_IN_WAKEUP_STATE_S = 21
const RTC_CNTL_MAIN_STATE_WAIT_END_V = 0x1
const RTC_CNTL_MAIN_STATE_WAIT_END_S = 20
const RTC_CNTL_RDY_FOR_WAKEUP_V = 0x1
const RTC_CNTL_RDY_FOR_WAKEUP_S = 19
const RTC_CNTL_MAIN_STATE_PLL_ON_V = 0x1
const RTC_CNTL_MAIN_STATE_PLL_ON_S = 18
const RTC_CNTL_MAIN_STATE_XTAL_ISO_V = 0x1
const RTC_CNTL_MAIN_STATE_XTAL_ISO_S = 17
const RTC_CNTL_COCPU_STATE_DONE_V = 0x1
const RTC_CNTL_COCPU_STATE_DONE_S = 16
const RTC_CNTL_COCPU_STATE_SLP_V = 0x1
const RTC_CNTL_COCPU_STATE_SLP_S = 15
const RTC_CNTL_COCPU_STATE_SWITCH_V = 0x1
const RTC_CNTL_COCPU_STATE_SWITCH_S = 14
const RTC_CNTL_COCPU_STATE_START_V = 0x1
const RTC_CNTL_COCPU_STATE_START_S = 13
const RTC_CNTL_TOUCH_STATE_DONE_V = 0x1
const RTC_CNTL_TOUCH_STATE_DONE_S = 12
const RTC_CNTL_TOUCH_STATE_SLP_V = 0x1
const RTC_CNTL_TOUCH_STATE_SLP_S = 11
const RTC_CNTL_TOUCH_STATE_SWITCH_V = 0x1
const RTC_CNTL_TOUCH_STATE_SWITCH_S = 10
const RTC_CNTL_TOUCH_STATE_START_V = 0x1
const RTC_CNTL_TOUCH_STATE_START_S = 9
const RTC_CNTL_XPD_DIG_V = 0x1
const RTC_CNTL_XPD_DIG_S = 8
const RTC_CNTL_LOW_POWER_DIAG1 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_S = 0
const RTC_CNTL_GPIO_PIN5_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN5_HOLD_S = 5
const RTC_CNTL_GPIO_PIN4_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN4_HOLD_S = 4
const RTC_CNTL_GPIO_PIN3_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN3_HOLD_S = 3
const RTC_CNTL_GPIO_PIN2_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN2_HOLD_S = 2
const RTC_CNTL_GPIO_PIN1_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN1_HOLD_S = 1
const RTC_CNTL_GPIO_PIN0_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN0_HOLD_S = 0
const RTC_CNTL_DIG_PAD_HOLD = 0xFFFFFFFF
const RTC_CNTL_DIG_PAD_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_DIG_PAD_HOLD_S = 0
const RTC_CNTL_BROWN_OUT_DET_V = 0x1
const RTC_CNTL_BROWN_OUT_DET_S = 31
const RTC_CNTL_BROWN_OUT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_ENA_S = 30
const RTC_CNTL_BROWN_OUT_CNT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_CNT_CLR_S = 29
const RTC_CNTL_BROWN_OUT_ANA_RST_EN_V = 0x1
const RTC_CNTL_BROWN_OUT_ANA_RST_EN_S = 28
const RTC_CNTL_BROWN_OUT_RST_SEL_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_SEL_S = 27
const RTC_CNTL_BROWN_OUT_RST_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_ENA_S = 26
const RTC_CNTL_BROWN_OUT_RST_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_S = 16
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_S = 15
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_S = 14
const RTC_CNTL_BROWN_OUT_INT_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_INT_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_INT_WAIT_S = 4
const RTC_CNTL_TIMER_VALUE1_LOW = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE1_LOW_V = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE1_LOW_S = 0
const RTC_CNTL_TIMER_VALUE1_HIGH = 0x0000FFFF
const RTC_CNTL_TIMER_VALUE1_HIGH_V = 0xFFFF
const RTC_CNTL_TIMER_VALUE1_HIGH_S = 0
const RTC_CNTL_IO_MUX_RESET_DISABLE_V = 0x1
const RTC_CNTL_IO_MUX_RESET_DISABLE_S = 18
const RTC_CNTL_REJECT_CAUSE = 0x0003FFFF
const RTC_CNTL_REJECT_CAUSE_V = 0x3FFFF
const RTC_CNTL_REJECT_CAUSE_S = 0
const RTC_CNTL_FORCE_DOWNLOAD_BOOT_V = 0x1
const RTC_CNTL_FORCE_DOWNLOAD_BOOT_S = 0
const RTC_CNTL_WAKEUP_CAUSE = 0x0001FFFF
const RTC_CNTL_WAKEUP_CAUSE_V = 0x1FFFF
const RTC_CNTL_WAKEUP_CAUSE_S = 0
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE = 0x00FFFFFF
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE_V = 0xFFFFFF
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE_S = 8
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TS_S = 20
const RTC_CNTL_SWD_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SWD_INT_ENA_W1TS_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TS_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TS_S = 9
const RTC_CNTL_WDT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_WDT_INT_ENA_W1TS_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TS_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TS_S = 0
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TC_S = 20
const RTC_CNTL_SWD_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SWD_INT_ENA_W1TC_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TC_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TC_S = 9
const RTC_CNTL_WDT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_WDT_INT_ENA_W1TC_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TC_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TC_S = 0
const RTC_CNTL_RETENTION_WAIT = 0x0000001F
const RTC_CNTL_RETENTION_WAIT_V = 0x1F
const RTC_CNTL_RETENTION_WAIT_S = 27
const RTC_CNTL_RETENTION_EN_V = 0x1
const RTC_CNTL_RETENTION_EN_S = 26
const RTC_CNTL_RETENTION_CLKOFF_WAIT = 0x0000000F
const RTC_CNTL_RETENTION_CLKOFF_WAIT_V = 0xF
const RTC_CNTL_RETENTION_CLKOFF_WAIT_S = 22
const RTC_CNTL_RETENTION_DONE_WAIT = 0x00000007
const RTC_CNTL_RETENTION_DONE_WAIT_V = 0x7
const RTC_CNTL_RETENTION_DONE_WAIT_S = 19
const RTC_CNTL_RETENTION_CLK_SEL_V = 0x1
const RTC_CNTL_RETENTION_CLK_SEL_S = 18
const RTC_CNTL_FIB_SEL = 0x00000007
const RTC_CNTL_FIB_SEL_V = 0x7
const RTC_CNTL_FIB_SEL_S = 0
const RTC_CNTL_GPIO_PIN0_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN0_WAKEUP_ENABLE_S = 31
const RTC_CNTL_GPIO_PIN1_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN1_WAKEUP_ENABLE_S = 30
const RTC_CNTL_GPIO_PIN2_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN2_WAKEUP_ENABLE_S = 29
const RTC_CNTL_GPIO_PIN3_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN3_WAKEUP_ENABLE_S = 28
const RTC_CNTL_GPIO_PIN4_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN4_WAKEUP_ENABLE_S = 27
const RTC_CNTL_GPIO_PIN5_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN5_WAKEUP_ENABLE_S = 26
const RTC_CNTL_GPIO_PIN0_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN0_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN0_INT_TYPE_S = 23
const RTC_CNTL_GPIO_PIN1_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN1_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN1_INT_TYPE_S = 20
const RTC_CNTL_GPIO_PIN2_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN2_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN2_INT_TYPE_S = 17
const RTC_CNTL_GPIO_PIN3_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN3_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN3_INT_TYPE_S = 14
const RTC_CNTL_GPIO_PIN4_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN4_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN4_INT_TYPE_S = 11
const RTC_CNTL_GPIO_PIN5_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN5_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN5_INT_TYPE_S = 8
const RTC_CNTL_GPIO_PIN_CLK_GATE_V = 0x1
const RTC_CNTL_GPIO_PIN_CLK_GATE_S = 7
const RTC_CNTL_GPIO_WAKEUP_STATUS_CLR_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_STATUS_CLR_S = 6
const RTC_CNTL_GPIO_WAKEUP_STATUS = 0x0000003F
const RTC_CNTL_GPIO_WAKEUP_STATUS_V = 0x3F
const RTC_CNTL_GPIO_WAKEUP_STATUS_S = 0
const RTC_CNTL_DEBUG_SEL4 = 0x0000001F
const RTC_CNTL_DEBUG_SEL4_V = 0x1F
const RTC_CNTL_DEBUG_SEL4_S = 27
const RTC_CNTL_DEBUG_SEL3 = 0x0000001F
const RTC_CNTL_DEBUG_SEL3_V = 0x1F
const RTC_CNTL_DEBUG_SEL3_S = 22
const RTC_CNTL_DEBUG_SEL2 = 0x0000001F
const RTC_CNTL_DEBUG_SEL2_V = 0x1F
const RTC_CNTL_DEBUG_SEL2_S = 17
const RTC_CNTL_DEBUG_SEL1 = 0x0000001F
const RTC_CNTL_DEBUG_SEL1_V = 0x1F
const RTC_CNTL_DEBUG_SEL1_S = 12
const RTC_CNTL_DEBUG_SEL0 = 0x0000001F
const RTC_CNTL_DEBUG_SEL0_V = 0x1F
const RTC_CNTL_DEBUG_SEL0_S = 7
const RTC_CNTL_DEBUG_BIT_SEL = 0x0000001F
const RTC_CNTL_DEBUG_BIT_SEL_V = 0x1F
const RTC_CNTL_DEBUG_BIT_SEL_S = 2
const RTC_CNTL_DEBUG_12M_NO_GATING_V = 0x1
const RTC_CNTL_DEBUG_12M_NO_GATING_S = 1
const RTC_CNTL_GPIO_PIN0_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN0_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN0_FUN_SEL_S = 28
const RTC_CNTL_GPIO_PIN1_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN1_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN1_FUN_SEL_S = 24
const RTC_CNTL_GPIO_PIN2_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN2_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN2_FUN_SEL_S = 20
const RTC_CNTL_GPIO_PIN3_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN3_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN3_FUN_SEL_S = 16
const RTC_CNTL_GPIO_PIN4_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN4_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN4_FUN_SEL_S = 12
const RTC_CNTL_GPIO_PIN5_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN5_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN5_FUN_SEL_S = 8
const RTC_CNTL_GPIO_PIN0_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN0_MUX_SEL_S = 7
const RTC_CNTL_GPIO_PIN1_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN1_MUX_SEL_S = 6
const RTC_CNTL_GPIO_PIN2_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN2_MUX_SEL_S = 5
const RTC_CNTL_GPIO_PIN3_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN3_MUX_SEL_S = 4
const RTC_CNTL_GPIO_PIN4_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN4_MUX_SEL_S = 3
const RTC_CNTL_GPIO_PIN5_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN5_MUX_SEL_S = 2
const RTC_CNTL_FORCE_XPD_SAR = 0x00000003
const RTC_CNTL_FORCE_XPD_SAR_V = 0x3
const RTC_CNTL_FORCE_XPD_SAR_S = 30
const RTC_CNTL_SAR2_PWDET_CCT = 0x00000007
const RTC_CNTL_SAR2_PWDET_CCT_V = 0x7
const RTC_CNTL_SAR2_PWDET_CCT_S = 27
const RTC_CNTL_SAR_DEBUG_SEL = 0x0000001F
const RTC_CNTL_SAR_DEBUG_SEL_V = 0x1F
const RTC_CNTL_SAR_DEBUG_SEL_S = 27
const RTC_CNTL_DATE = 0x0FFFFFFF
const RTC_CNTL_DATE_V = 0xFFFFFFF
const RTC_CNTL_DATE_S = 0
const UART_RXFIFO_RD_BYTE = 0x000000FF
const UART_RXFIFO_RD_BYTE_V = 0xFF
const UART_RXFIFO_RD_BYTE_S = 0
const UART_WAKEUP_INT_RAW_V = 0x1
const UART_WAKEUP_INT_RAW_S = 19
const UART_AT_CMD_CHAR_DET_INT_RAW_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_RAW_S = 18
const UART_RS485_CLASH_INT_RAW_V = 0x1
const UART_RS485_CLASH_INT_RAW_S = 17
const UART_RS485_FRM_ERR_INT_RAW_V = 0x1
const UART_RS485_FRM_ERR_INT_RAW_S = 16
const UART_RS485_PARITY_ERR_INT_RAW_V = 0x1
const UART_RS485_PARITY_ERR_INT_RAW_S = 15
const UART_TX_DONE_INT_RAW_V = 0x1
const UART_TX_DONE_INT_RAW_S = 14
const UART_TX_BRK_IDLE_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_RAW_S = 13
const UART_TX_BRK_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_DONE_INT_RAW_S = 12
const UART_GLITCH_DET_INT_RAW_V = 0x1
const UART_GLITCH_DET_INT_RAW_S = 11
const UART_SW_XOFF_INT_RAW_V = 0x1
const UART_SW_XOFF_INT_RAW_S = 10
const UART_SW_XON_INT_RAW_V = 0x1
const UART_SW_XON_INT_RAW_S = 9
const UART_RXFIFO_TOUT_INT_RAW_V = 0x1
const UART_RXFIFO_TOUT_INT_RAW_S = 8
const UART_BRK_DET_INT_RAW_V = 0x1
const UART_BRK_DET_INT_RAW_S = 7
const UART_CTS_CHG_INT_RAW_V = 0x1
const UART_CTS_CHG_INT_RAW_S = 6
const UART_DSR_CHG_INT_RAW_V = 0x1
const UART_DSR_CHG_INT_RAW_S = 5
const UART_RXFIFO_OVF_INT_RAW_V = 0x1
const UART_RXFIFO_OVF_INT_RAW_S = 4
const UART_FRM_ERR_INT_RAW_V = 0x1
const UART_FRM_ERR_INT_RAW_S = 3
const UART_PARITY_ERR_INT_RAW_V = 0x1
const UART_PARITY_ERR_INT_RAW_S = 2
const UART_TXFIFO_EMPTY_INT_RAW_V = 0x1
const UART_TXFIFO_EMPTY_INT_RAW_S = 1
const UART_RXFIFO_FULL_INT_RAW_V = 0x1
const UART_RXFIFO_FULL_INT_RAW_S = 0
const UART_WAKEUP_INT_ST_V = 0x1
const UART_WAKEUP_INT_ST_S = 19
const UART_AT_CMD_CHAR_DET_INT_ST_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ST_S = 18
const UART_RS485_CLASH_INT_ST_V = 0x1
const UART_RS485_CLASH_INT_ST_S = 17
const UART_RS485_FRM_ERR_INT_ST_V = 0x1
const UART_RS485_FRM_ERR_INT_ST_S = 16
const UART_RS485_PARITY_ERR_INT_ST_V = 0x1
const UART_RS485_PARITY_ERR_INT_ST_S = 15
const UART_TX_DONE_INT_ST_V = 0x1
const UART_TX_DONE_INT_ST_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ST_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ST_S = 13
const UART_TX_BRK_DONE_INT_ST_V = 0x1
const UART_TX_BRK_DONE_INT_ST_S = 12
const UART_GLITCH_DET_INT_ST_V = 0x1
const UART_GLITCH_DET_INT_ST_S = 11
const UART_SW_XOFF_INT_ST_V = 0x1
const UART_SW_XOFF_INT_ST_S = 10
const UART_SW_XON_INT_ST_V = 0x1
const UART_SW_XON_INT_ST_S = 9
const UART_RXFIFO_TOUT_INT_ST_V = 0x1
const UART_RXFIFO_TOUT_INT_ST_S = 8
const UART_BRK_DET_INT_ST_V = 0x1
const UART_BRK_DET_INT_ST_S = 7
const UART_CTS_CHG_INT_ST_V = 0x1
const UART_CTS_CHG_INT_ST_S = 6
const UART_DSR_CHG_INT_ST_V = 0x1
const UART_DSR_CHG_INT_ST_S = 5
const UART_RXFIFO_OVF_INT_ST_V = 0x1
const UART_RXFIFO_OVF_INT_ST_S = 4
const UART_FRM_ERR_INT_ST_V = 0x1
const UART_FRM_ERR_INT_ST_S = 3
const UART_PARITY_ERR_INT_ST_V = 0x1
const UART_PARITY_ERR_INT_ST_S = 2
const UART_TXFIFO_EMPTY_INT_ST_V = 0x1
const UART_TXFIFO_EMPTY_INT_ST_S = 1
const UART_RXFIFO_FULL_INT_ST_V = 0x1
const UART_RXFIFO_FULL_INT_ST_S = 0
const UART_WAKEUP_INT_ENA_V = 0x1
const UART_WAKEUP_INT_ENA_S = 19
const UART_AT_CMD_CHAR_DET_INT_ENA_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ENA_S = 18
const UART_RS485_CLASH_INT_ENA_V = 0x1
const UART_RS485_CLASH_INT_ENA_S = 17
const UART_RS485_FRM_ERR_INT_ENA_V = 0x1
const UART_RS485_FRM_ERR_INT_ENA_S = 16
const UART_RS485_PARITY_ERR_INT_ENA_V = 0x1
const UART_RS485_PARITY_ERR_INT_ENA_S = 15
const UART_TX_DONE_INT_ENA_V = 0x1
const UART_TX_DONE_INT_ENA_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ENA_S = 13
const UART_TX_BRK_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_DONE_INT_ENA_S = 12
const UART_GLITCH_DET_INT_ENA_V = 0x1
const UART_GLITCH_DET_INT_ENA_S = 11
const UART_SW_XOFF_INT_ENA_V = 0x1
const UART_SW_XOFF_INT_ENA_S = 10
const UART_SW_XON_INT_ENA_V = 0x1
const UART_SW_XON_INT_ENA_S = 9
const UART_RXFIFO_TOUT_INT_ENA_V = 0x1
const UART_RXFIFO_TOUT_INT_ENA_S = 8
const UART_BRK_DET_INT_ENA_V = 0x1
const UART_BRK_DET_INT_ENA_S = 7
const UART_CTS_CHG_INT_ENA_V = 0x1
const UART_CTS_CHG_INT_ENA_S = 6
const UART_DSR_CHG_INT_ENA_V = 0x1
const UART_DSR_CHG_INT_ENA_S = 5
const UART_RXFIFO_OVF_INT_ENA_V = 0x1
const UART_RXFIFO_OVF_INT_ENA_S = 4
const UART_FRM_ERR_INT_ENA_V = 0x1
const UART_FRM_ERR_INT_ENA_S = 3
const UART_PARITY_ERR_INT_ENA_V = 0x1
const UART_PARITY_ERR_INT_ENA_S = 2
const UART_TXFIFO_EMPTY_INT_ENA_V = 0x1
const UART_TXFIFO_EMPTY_INT_ENA_S = 1
const UART_RXFIFO_FULL_INT_ENA_V = 0x1
const UART_RXFIFO_FULL_INT_ENA_S = 0
const UART_WAKEUP_INT_CLR_V = 0x1
const UART_WAKEUP_INT_CLR_S = 19
const UART_AT_CMD_CHAR_DET_INT_CLR_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_CLR_S = 18
const UART_RS485_CLASH_INT_CLR_V = 0x1
const UART_RS485_CLASH_INT_CLR_S = 17
const UART_RS485_FRM_ERR_INT_CLR_V = 0x1
const UART_RS485_FRM_ERR_INT_CLR_S = 16
const UART_RS485_PARITY_ERR_INT_CLR_V = 0x1
const UART_RS485_PARITY_ERR_INT_CLR_S = 15
const UART_TX_DONE_INT_CLR_V = 0x1
const UART_TX_DONE_INT_CLR_S = 14
const UART_TX_BRK_IDLE_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_CLR_S = 13
const UART_TX_BRK_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_DONE_INT_CLR_S = 12
const UART_GLITCH_DET_INT_CLR_V = 0x1
const UART_GLITCH_DET_INT_CLR_S = 11
const UART_SW_XOFF_INT_CLR_V = 0x1
const UART_SW_XOFF_INT_CLR_S = 10
const UART_SW_XON_INT_CLR_V = 0x1
const UART_SW_XON_INT_CLR_S = 9
const UART_RXFIFO_TOUT_INT_CLR_V = 0x1
const UART_RXFIFO_TOUT_INT_CLR_S = 8
const UART_BRK_DET_INT_CLR_V = 0x1
const UART_BRK_DET_INT_CLR_S = 7
const UART_CTS_CHG_INT_CLR_V = 0x1
const UART_CTS_CHG_INT_CLR_S = 6
const UART_DSR_CHG_INT_CLR_V = 0x1
const UART_DSR_CHG_INT_CLR_S = 5
const UART_RXFIFO_OVF_INT_CLR_V = 0x1
const UART_RXFIFO_OVF_INT_CLR_S = 4
const UART_FRM_ERR_INT_CLR_V = 0x1
const UART_FRM_ERR_INT_CLR_S = 3
const UART_PARITY_ERR_INT_CLR_V = 0x1
const UART_PARITY_ERR_INT_CLR_S = 2
const UART_TXFIFO_EMPTY_INT_CLR_V = 0x1
const UART_TXFIFO_EMPTY_INT_CLR_S = 1
const UART_RXFIFO_FULL_INT_CLR_V = 0x1
const UART_RXFIFO_FULL_INT_CLR_S = 0
const UART_CLKDIV_FRAG = 0x0000000F
const UART_CLKDIV_FRAG_V = 0xF
const UART_CLKDIV_FRAG_S = 20
const UART_CLKDIV = 0x00000FFF
const UART_CLKDIV_V = 0xFFF
const UART_CLKDIV_S = 0
const UART_GLITCH_FILT_EN_V = 0x1
const UART_GLITCH_FILT_EN_S = 8
const UART_GLITCH_FILT = 0x000000FF
const UART_GLITCH_FILT_V = 0xFF
const UART_GLITCH_FILT_S = 0
const UART_TXD_V = 0x1
const UART_TXD_S = 31
const UART_RTSN_V = 0x1
const UART_RTSN_S = 30
const UART_DTRN_V = 0x1
const UART_DTRN_S = 29
const UART_TXFIFO_CNT = 0x000003FF
const UART_TXFIFO_CNT_V = 0x3FF
const UART_TXFIFO_CNT_S = 16
const UART_RXD_V = 0x1
const UART_RXD_S = 15
const UART_CTSN_V = 0x1
const UART_CTSN_S = 14
const UART_DSRN_V = 0x1
const UART_DSRN_S = 13
const UART_RXFIFO_CNT = 0x000003FF
const UART_RXFIFO_CNT_V = 0x3FF
const UART_RXFIFO_CNT_S = 0
const UART_MEM_CLK_EN_V = 0x1
const UART_MEM_CLK_EN_S = 28
const UART_AUTOBAUD_EN_V = 0x1
const UART_AUTOBAUD_EN_S = 27
const UART_ERR_WR_MASK_V = 0x1
const UART_ERR_WR_MASK_S = 26
const UART_CLK_EN_V = 0x1
const UART_CLK_EN_S = 25
const UART_DTR_INV_V = 0x1
const UART_DTR_INV_S = 24
const UART_RTS_INV_V = 0x1
const UART_RTS_INV_S = 23
const UART_TXD_INV_V = 0x1
const UART_TXD_INV_S = 22
const UART_DSR_INV_V = 0x1
const UART_DSR_INV_S = 21
const UART_CTS_INV_V = 0x1
const UART_CTS_INV_S = 20
const UART_RXD_INV_V = 0x1
const UART_RXD_INV_S = 19
const UART_TXFIFO_RST_V = 0x1
const UART_TXFIFO_RST_S = 18
const UART_RXFIFO_RST_V = 0x1
const UART_RXFIFO_RST_S = 17
const UART_IRDA_EN_V = 0x1
const UART_IRDA_EN_S = 16
const UART_TX_FLOW_EN_V = 0x1
const UART_TX_FLOW_EN_S = 15
const UART_LOOPBACK_V = 0x1
const UART_LOOPBACK_S = 14
const UART_IRDA_RX_INV_V = 0x1
const UART_IRDA_RX_INV_S = 13
const UART_IRDA_TX_INV_V = 0x1
const UART_IRDA_TX_INV_S = 12
const UART_IRDA_WCTL_V = 0x1
const UART_IRDA_WCTL_S = 11
const UART_IRDA_TX_EN_V = 0x1
const UART_IRDA_TX_EN_S = 10
const UART_IRDA_DPLX_V = 0x1
const UART_IRDA_DPLX_S = 9
const UART_TXD_BRK_V = 0x1
const UART_TXD_BRK_S = 8
const UART_SW_DTR_V = 0x1
const UART_SW_DTR_S = 7
const UART_SW_RTS_V = 0x1
const UART_SW_RTS_S = 6
const UART_STOP_BIT_NUM = 0x00000003
const UART_STOP_BIT_NUM_V = 0x3
const UART_STOP_BIT_NUM_S = 4
const UART_BIT_NUM = 0x00000003
const UART_BIT_NUM_V = 0x3
const UART_BIT_NUM_S = 2
const UART_PARITY_EN_V = 0x1
const UART_PARITY_EN_S = 1
const UART_PARITY_V = 0x1
const UART_PARITY_S = 0
const UART_RX_TOUT_EN_V = 0x1
const UART_RX_TOUT_EN_S = 21
const UART_RX_FLOW_EN_V = 0x1
const UART_RX_FLOW_EN_S = 20
const UART_RX_TOUT_FLOW_DIS_V = 0x1
const UART_RX_TOUT_FLOW_DIS_S = 19
const UART_DIS_RX_DAT_OVF_V = 0x1
const UART_DIS_RX_DAT_OVF_S = 18
const UART_TXFIFO_EMPTY_THRHD = 0x000001FF
const UART_TXFIFO_EMPTY_THRHD_V = 0x1FF
const UART_TXFIFO_EMPTY_THRHD_S = 9
const UART_RXFIFO_FULL_THRHD = 0x000001FF
const UART_RXFIFO_FULL_THRHD_V = 0x1FF
const UART_RXFIFO_FULL_THRHD_S = 0
const UART_LOWPULSE_MIN_CNT = 0x00000FFF
const UART_LOWPULSE_MIN_CNT_V = 0xFFF
const UART_LOWPULSE_MIN_CNT_S = 0
const UART_HIGHPULSE_MIN_CNT = 0x00000FFF
const UART_HIGHPULSE_MIN_CNT_V = 0xFFF
const UART_HIGHPULSE_MIN_CNT_S = 0
const UART_RXD_EDGE_CNT = 0x000003FF
const UART_RXD_EDGE_CNT_V = 0x3FF
const UART_RXD_EDGE_CNT_S = 0
const UART_SEND_XOFF_V = 0x1
const UART_SEND_XOFF_S = 5
const UART_SEND_XON_V = 0x1
const UART_SEND_XON_S = 4
const UART_FORCE_XOFF_V = 0x1
const UART_FORCE_XOFF_S = 3
const UART_FORCE_XON_V = 0x1
const UART_FORCE_XON_S = 2
const UART_XONOFF_DEL_V = 0x1
const UART_XONOFF_DEL_S = 1
const UART_SW_FLOW_CON_EN_V = 0x1
const UART_SW_FLOW_CON_EN_S = 0
const UART_ACTIVE_THRESHOLD = 0x000003FF
const UART_ACTIVE_THRESHOLD_V = 0x3FF
const UART_ACTIVE_THRESHOLD_S = 0
const UART_XOFF_CHAR = 0x000000FF
const UART_XOFF_CHAR_V = 0xFF
const UART_XOFF_CHAR_S = 9
const UART_XOFF_THRESHOLD = 0x000001FF
const UART_XOFF_THRESHOLD_V = 0x1FF
const UART_XOFF_THRESHOLD_S = 0
const UART_XON_CHAR = 0x000000FF
const UART_XON_CHAR_V = 0xFF
const UART_XON_CHAR_S = 9
const UART_XON_THRESHOLD = 0x000001FF
const UART_XON_THRESHOLD_V = 0x1FF
const UART_XON_THRESHOLD_S = 0
const UART_TX_BRK_NUM = 0x000000FF
const UART_TX_BRK_NUM_V = 0xFF
const UART_TX_BRK_NUM_S = 0
const UART_TX_IDLE_NUM = 0x000003FF
const UART_TX_IDLE_NUM_V = 0x3FF
const UART_TX_IDLE_NUM_S = 10
const UART_RX_IDLE_THRHD = 0x000003FF
const UART_RX_IDLE_THRHD_V = 0x3FF
const UART_RX_IDLE_THRHD_S = 0
const UART_RS485_TX_DLY_NUM = 0x0000000F
const UART_RS485_TX_DLY_NUM_V = 0xF
const UART_RS485_TX_DLY_NUM_S = 6
const UART_RS485_RX_DLY_NUM_V = 0x1
const UART_RS485_RX_DLY_NUM_S = 5
const UART_RS485RXBY_TX_EN_V = 0x1
const UART_RS485RXBY_TX_EN_S = 4
const UART_RS485TX_RX_EN_V = 0x1
const UART_RS485TX_RX_EN_S = 3
const UART_DL1_EN_V = 0x1
const UART_DL1_EN_S = 2
const UART_DL0_EN_V = 0x1
const UART_DL0_EN_S = 1
const UART_RS485_EN_V = 0x1
const UART_RS485_EN_S = 0
const UART_PRE_IDLE_NUM = 0x0000FFFF
const UART_PRE_IDLE_NUM_V = 0xFFFF
const UART_PRE_IDLE_NUM_S = 0
const UART_POST_IDLE_NUM = 0x0000FFFF
const UART_POST_IDLE_NUM_V = 0xFFFF
const UART_POST_IDLE_NUM_S = 0
const UART_RX_GAP_TOUT = 0x0000FFFF
const UART_RX_GAP_TOUT_V = 0xFFFF
const UART_RX_GAP_TOUT_S = 0
const UART_CHAR_NUM = 0x000000FF
const UART_CHAR_NUM_V = 0xFF
const UART_CHAR_NUM_S = 8
const UART_AT_CMD_CHAR = 0x000000FF
const UART_AT_CMD_CHAR_V = 0xFF
const UART_AT_CMD_CHAR_S = 0
const UART_MEM_FORCE_PU_V = 0x1
const UART_MEM_FORCE_PU_S = 27
const UART_MEM_FORCE_PD_V = 0x1
const UART_MEM_FORCE_PD_S = 26
const UART_RX_TOUT_THRHD = 0x000003FF
const UART_RX_TOUT_THRHD_V = 0x3FF
const UART_RX_TOUT_THRHD_S = 16
const UART_RX_FLOW_THRHD = 0x000001FF
const UART_RX_FLOW_THRHD_V = 0x1FF
const UART_RX_FLOW_THRHD_S = 7
const UART_TX_SIZE = 0x00000007
const UART_TX_SIZE_V = 0x7
const UART_TX_SIZE_S = 4
const UART_RX_SIZE = 0x00000007
const UART_RX_SIZE_V = 0x7
const UART_RX_SIZE_S = 1
const UART_TX_RADDR = 0x000003FF
const UART_TX_RADDR_V = 0x3FF
const UART_TX_RADDR_S = 11
const UART_APB_TX_WADDR = 0x000003FF
const UART_APB_TX_WADDR_V = 0x3FF
const UART_APB_TX_WADDR_S = 0
const UART_RX_WADDR = 0x000003FF
const UART_RX_WADDR_V = 0x3FF
const UART_RX_WADDR_S = 11
const UART_APB_RX_RADDR = 0x000003FF
const UART_APB_RX_RADDR_V = 0x3FF
const UART_APB_RX_RADDR_S = 0
const UART_ST_UTX_OUT = 0x0000000F
const UART_ST_UTX_OUT_V = 0xF
const UART_ST_UTX_OUT_S = 4
const UART_ST_URX_OUT = 0x0000000F
const UART_ST_URX_OUT_V = 0xF
const UART_ST_URX_OUT_S = 0
const UART_POSEDGE_MIN_CNT = 0x00000FFF
const UART_POSEDGE_MIN_CNT_V = 0xFFF
const UART_POSEDGE_MIN_CNT_S = 0
const UART_NEGEDGE_MIN_CNT = 0x00000FFF
const UART_NEGEDGE_MIN_CNT_V = 0xFFF
const UART_NEGEDGE_MIN_CNT_S = 0
const UART_RX_RST_CORE_V = 0x1
const UART_RX_RST_CORE_S = 27
const UART_TX_RST_CORE_V = 0x1
const UART_TX_RST_CORE_S = 26
const UART_RX_SCLK_EN_V = 0x1
const UART_RX_SCLK_EN_S = 25
const UART_TX_SCLK_EN_V = 0x1
const UART_TX_SCLK_EN_S = 24
const UART_RST_CORE_V = 0x1
const UART_RST_CORE_S = 23
const UART_SCLK_EN_V = 0x1
const UART_SCLK_EN_S = 22
const UART_SCLK_SEL = 0x00000003
const UART_SCLK_SEL_V = 0x3
const UART_SCLK_SEL_S = 20
const UART_SCLK_DIV_NUM = 0x000000FF
const UART_SCLK_DIV_NUM_V = 0xFF
const UART_SCLK_DIV_NUM_S = 12
const UART_SCLK_DIV_A = 0x0000003F
const UART_SCLK_DIV_A_V = 0x3F
const UART_SCLK_DIV_A_S = 6
const UART_SCLK_DIV_B = 0x0000003F
const UART_SCLK_DIV_B_V = 0x3F
const UART_SCLK_DIV_B_S = 0
const UART_DATE = 0xFFFFFFFF
const UART_DATE_V = 0xFFFFFFFF
const UART_DATE_S = 0
const UART_UPDATE_V = 0x1
const UART_UPDATE_S = 31
const UART_HIGH_SPEED_V = 0x1
const UART_HIGH_SPEED_S = 30
const UART_ID = 0x3FFFFFFF
const UART_ID_V = 0x3FFFFFFF
const UART_ID_S = 0
const SOC_CLK_RC_FAST_FREQ_APPROX = 17500000
const SOC_CLK_RC_SLOW_FREQ_APPROX = 136000
const SOC_CLK_OSC_SLOW_FREQ_APPROX = 32768
const SYSTEM_CLK_EN_ASSIST_DEBUG_S = 6
const SYSTEM_CLK_EN_DEDICATED_GPIO_S = 7
const SYSTEM_RST_EN_ASSIST_DEBUG_S = 6
const SYSTEM_RST_EN_DEDICATED_GPIO_S = 7
const SYSTEM_CPUPERIOD_SEL_S = 0
const SYSTEM_PLL_FREQ_SEL_S = 2
const SYSTEM_CPU_WAIT_MODE_FORCE_ON_S = 3
const SYSTEM_CPU_WAITI_DELAY_NUM_S = 4
const SYSTEM_LSLP_MEM_PD_MASK_S = 0
const SYSTEM_SPI01_CLK_EN_S = 1
const SYSTEM_UART_CLK_EN_S = 2
const SYSTEM_UART1_CLK_EN_S = 5
const SYSTEM_SPI2_CLK_EN_S = 6
const SYSTEM_I2C_EXT0_CLK_EN_S = 7
const SYSTEM_LEDC_CLK_EN_S = 11
const SYSTEM_TIMERGROUP_CLK_EN_S = 13
const SYSTEM_UART_MEM_CLK_EN_S = 24
const SYSTEM_APB_SARADC_CLK_EN_S = 28
const SYSTEM_SYSTIMER_CLK_EN_S = 29
const SYSTEM_ADC2_ARB_CLK_EN_S = 30
const SYSTEM_CRYPTO_ECC_CLK_EN_S = 1
const SYSTEM_CRYPTO_SHA_CLK_EN_S = 2
const SYSTEM_DMA_CLK_EN_S = 6
const SYSTEM_TSENS_CLK_EN_S = 10
const SYSTEM_SPI01_RST_S = 1
const SYSTEM_UART_RST_S = 2
const SYSTEM_UART1_RST_S = 5
const SYSTEM_SPI2_RST_S = 6
const SYSTEM_I2C_EXT0_RST_S = 7
const SYSTEM_LEDC_RST_S = 11
const SYSTEM_TIMERGROUP_RST_S = 13
const SYSTEM_UART_MEM_RST_S = 24
const SYSTEM_APB_SARADC_RST_S = 28
const SYSTEM_SYSTIMER_RST_S = 29
const SYSTEM_ADC2_ARB_RST_S = 30
const SYSTEM_CRYPTO_ECC_RST_S = 1
const SYSTEM_CRYPTO_SHA_RST_S = 2
const SYSTEM_DMA_RST_S = 6
const SYSTEM_TSENS_RST_S = 10
const SYSTEM_BT_LPCK_DIV_NUM_S = 0
const SYSTEM_BT_LPCK_DIV_B_S = 0
const SYSTEM_BT_LPCK_DIV_A_S = 12
const SYSTEM_LPCLK_SEL_RTC_SLOW_S = 24
const SYSTEM_LPCLK_SEL_8M_S = 25
const SYSTEM_LPCLK_SEL_XTAL_S = 26
const SYSTEM_LPCLK_SEL_XTAL32K_S = 27
const SYSTEM_LPCLK_RTC_EN_S = 28
const SYSTEM_CPU_INTR_FROM_CPU_0_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_1_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_2_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_3_S = 0
const SYSTEM_RSA_MEM_PD_S = 0
const SYSTEM_RSA_MEM_FORCE_PU_S = 1
const SYSTEM_RSA_MEM_FORCE_PD_S = 2
const SYSTEM_EDMA_CLK_ON_S = 0
const SYSTEM_EDMA_RESET_S = 1
const SYSTEM_ICACHE_CLK_ON_S = 0
const SYSTEM_ICACHE_RESET_S = 1
const SYSTEM_DCACHE_CLK_ON_S = 2
const SYSTEM_DCACHE_RESET_S = 3
const SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_S = 0
const SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_S = 1
const SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_S = 2
const SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_S = 3
const SYSTEM_RTC_MEM_CRC_START_S = 8
const SYSTEM_RTC_MEM_CRC_ADDR_S = 9
const SYSTEM_RTC_MEM_CRC_LEN_S = 20
const SYSTEM_RTC_MEM_CRC_FINISH_S = 31
const SYSTEM_RTC_MEM_CRC_RES_S = 0
const SYSTEM_REDUNDANT_ECO_DRIVE_S = 0
const SYSTEM_REDUNDANT_ECO_RESULT_S = 1
const SYSTEM_CLK_EN_S = 0
const SYSTEM_PRE_DIV_CNT_S = 0
const SYSTEM_SOC_CLK_SEL_S = 10
const SYSTEM_CLK_XTAL_FREQ_S = 12
const SYSTEM_CLK_DIV_EN_S = 19
const SYSTEM_MEM_PATH_LEN_S = 0
const SYSTEM_MEM_ERR_CNT_CLR_S = 4
const SYSTEM_MEM_PVT_MONITOR_EN_S = 5
const SYSTEM_MEM_TIMING_ERR_CNT_S = 6
const SYSTEM_MEM_VT_SEL_S = 22
const SYSTEM_COMB_PATH_LEN_LVT_S = 0
const SYSTEM_COMB_ERR_CNT_CLR_LVT_S = 6
const SYSTEM_COMB_PVT_MONITOR_EN_LVT_S = 7
const SYSTEM_COMB_PATH_LEN_NVT_S = 0
const SYSTEM_COMB_ERR_CNT_CLR_NVT_S = 6
const SYSTEM_COMB_PVT_MONITOR_EN_NVT_S = 7
const SYSTEM_COMB_PATH_LEN_HVT_S = 0
const SYSTEM_COMB_ERR_CNT_CLR_HVT_S = 6
const SYSTEM_COMB_PVT_MONITOR_EN_HVT_S = 7
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3_S = 0
const SYSTEM_SYSTEM_REG_DATE_S = 0

type X__int8T c.Char
type X__uint8T c.Char
type X__int16T int16
type X__uint16T uint16
type X__int32T c.Int
type X__uint32T c.Uint
type X__int64T c.LongLong
type X__uint64T c.UlongLong
type X__intLeast8T c.Char
type X__uintLeast8T c.Char
type X__intLeast16T int16
type X__uintLeast16T uint16
type X__intLeast32T c.Int
type X__uintLeast32T c.Uint
type X__intLeast64T c.LongLong
type X__uintLeast64T c.UlongLong
type X__intmaxT c.LongLong
type X__uintmaxT c.UlongLong
type X__intptrT c.Int
type X__uintptrT c.Uint
type IntLeast8T X__intLeast8T
type UintLeast8T X__uintLeast8T
type IntLeast16T X__intLeast16T
type UintLeast16T X__uintLeast16T
type IntLeast32T X__intLeast32T
type UintLeast32T X__uintLeast32T
type IntLeast64T X__intLeast64T
type UintLeast64T X__uintLeast64T
type IntFast8T c.Char
type UintFast8T c.Char
type IntFast16T int16
type UintFast16T uint16
type IntFast32T c.Int
type UintFast32T c.Uint
type IntFast64T c.LongLong
type UintFast64T c.UlongLong
type PtrdiffT c.Int
type WcharT c.Int

type MaxAlignT struct {
	X__clangMaxAlignNonce1 c.LongLong
	X__clangMaxAlignNonce2 c.Double
}
type X__gnucVaList c.Pointer
type WintT c.Uint
type X__blkcntT c.Long
type X__blksizeT c.Long
type X__fsblkcntT X__uint64T
type X__fsfilcntT X__uint32T
type X_offT c.Long
type X__pidT c.Int
type X__devT int16
type X__uidT uint16
type X__gidT uint16
type X__idT X__uint32T
type X__inoT uint16
type X__modeT X__uint32T
type X_off64T c.LongLong
type X__offT X_offT
type X__loffT X_off64T
type X__keyT c.Long
type X_fposT c.Long
type X__sizeT c.Uint
type X_ssizeT c.Int
type X__ssizeT X_ssizeT

type X_mbstateT struct {
	X__count c.Int
	X__value struct {
		X__wch WintT
	}
}
type X_iconvT c.Pointer
type X__clockT c.Ulong
type X__timeT X__intLeast64T
type X__clockidT c.Ulong
type X__daddrT c.Long
type X__timerT c.Ulong
type X__saFamilyT X__uint8T
type X__socklenT X__uint32T
type X__nlItem c.Int
type X__nlinkT uint16
type X__susecondsT c.Long
type X__usecondsT c.Ulong
type X__vaList c.Pointer
type X__ULong c.Ulong

type X__lock struct {
	Unused [8]uint8
}
type X_LOCKT *X__lock
type X_lockT X_LOCKT
type X_flockT X_LOCKT

type X_reent struct {
	Unused [8]uint8
}

type X__localeT struct {
	Unused [8]uint8
}

type X_Bigint struct {
	X_next   *X_Bigint
	X_k      c.Int
	X_maxwds c.Int
	X_sign   c.Int
	X_wds    c.Int
	X_x      [1]X__ULong
}

type X__tm struct {
	X__tmSec   c.Int
	X__tmMin   c.Int
	X__tmHour  c.Int
	X__tmMday  c.Int
	X__tmMon   c.Int
	X__tmYear  c.Int
	X__tmWday  c.Int
	X__tmYday  c.Int
	X__tmIsdst c.Int
}

type X_onExitArgs struct {
	X_fnargs    [32]c.Pointer
	X_dsoHandle [32]c.Pointer
	X_fntypes   X__ULong
	X_isCxa     X__ULong
}

type X_atexit struct {
	X_next          *X_atexit
	X_ind           c.Int
	X_fns           [32]c.Pointer
	X_onExitArgsPtr *X_onExitArgs
}

type X__sbuf struct {
	X_base *c.Char
	X_size c.Int
}

type X__sFILE struct {
	X_p       *c.Char
	X_r       c.Int
	X_w       c.Int
	X_flags   int16
	X_file    int16
	X_bf      X__sbuf
	X_lbfsize c.Int
	X_data    *X_reent
	X_cookie  c.Pointer
	X_read    c.Pointer
	X_write   c.Pointer
	X_seek    c.Pointer
	X_close   c.Pointer
	X_ub      X__sbuf
	X_up      *c.Char
	X_ur      c.Int
	X_ubuf    [3]c.Char
	X_nbuf    [1]c.Char
	X_lb      X__sbuf
	X_blksize c.Int
	X_offset  X_offT
	X_lock    X_flockT
	X_mbstate X_mbstateT
	X_flags2  c.Int
}
type X__FILE X__sFILE

type X_glue struct {
	X_next  *X_glue
	X_niobs c.Int
	X_iobs  *X__FILE
}

type X_rand48 struct {
	X_seed     [3]uint16
	X_mult     [3]uint16
	X_add      uint16
	X_randNext c.UlongLong
}

type X_mprec struct {
	X_result   *X_Bigint
	X_resultK  c.Int
	X_p5s      *X_Bigint
	X_freelist **X_Bigint
}

type X_miscReent struct {
	X_strtokLast     *c.Char
	X_mblenState     X_mbstateT
	X_wctombState    X_mbstateT
	X_mbtowcState    X_mbstateT
	X_l64aBuf        [8]c.Char
	X_getdateErr     c.Int
	X_mbrlenState    X_mbstateT
	X_mbrtowcState   X_mbstateT
	X_mbsrtowcsState X_mbstateT
	X_wcrtombState   X_mbstateT
	X_wcsrtombsState X_mbstateT
}

type DivT struct {
	Quot c.Int
	Rem  c.Int
}

type LdivT struct {
	Quot c.Long
	Rem  c.Long
}

type LldivT struct {
	Quot c.LongLong
	Rem  c.LongLong
}

// llgo:type C
type X__comparFnT func(c.Pointer, c.Pointer) c.Int

type ImaxdivT struct {
	Quot c.IntmaxT
	Rem  c.IntmaxT
}
type SocResetReasonT c.Int

const (
	RESET_REASON_CHIP_POWER_ON   SocResetReasonT = 1
	RESET_REASON_CORE_SW         SocResetReasonT = 3
	RESET_REASON_CORE_DEEP_SLEEP SocResetReasonT = 5
	RESET_REASON_CORE_MWDT0      SocResetReasonT = 7
	RESET_REASON_CORE_RTC_WDT    SocResetReasonT = 9
	RESET_REASON_CPU0_MWDT0      SocResetReasonT = 11
	RESET_REASON_CPU0_SW         SocResetReasonT = 12
	RESET_REASON_CPU0_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_SYS_BROWN_OUT   SocResetReasonT = 15
	RESET_REASON_SYS_RTC_WDT     SocResetReasonT = 16
	RESET_REASON_SYS_SUPER_WDT   SocResetReasonT = 18
	RESET_REASON_SYS_CLK_GLITCH  SocResetReasonT = 19
	RESET_REASON_CORE_EFUSE_CRC  SocResetReasonT = 20
	RESET_REASON_CPU0_JTAG       SocResetReasonT = 24
)

type FposT X_fposT
type OffT X__offT
type UInt8T X__uint8T
type UInt16T X__uint16T
type UInt32T X__uint32T
type UInt64T X__uint64T
type RegisterT X__intptrT
type X__sigsetT c.Ulong
type SusecondsT X__susecondsT
type TimeT X__intLeast64T

type Timeval struct {
	TvSec  TimeT
	TvUsec SusecondsT
}

type Timespec struct {
	TvSec  TimeT
	TvNsec c.Long
}

type Itimerspec struct {
	ItInterval Timespec
	ItValue    Timespec
}
type SigsetT X__sigsetT
type X__fdMask c.Ulong
type FdMask X__fdMask

type FdSet struct {
	X__fdsBits [1]X__fdMask
}
type InAddrT X__uint32T
type InPortT X__uint16T
type URegisterT X__uintptrT
type UChar c.Char
type UShort uint16
type UInt c.Uint
type ULong c.Ulong
type Ushort uint16
type Uint c.Uint
type Ulong c.Ulong
type BlkcntT X__blkcntT
type BlksizeT X__blksizeT
type ClockT c.Ulong
type DaddrT X__daddrT
type CaddrT *c.Char
type FsblkcntT X__fsblkcntT
type FsfilcntT X__fsfilcntT
type IdT X__idT
type InoT X__inoT
type DevT X__devT
type UidT X__uidT
type GidT X__gidT
type PidT X__pidT
type KeyT X__keyT
type ModeT X__modeT
type NlinkT X__nlinkT
type ClockidT X__clockidT
type TimerT X__timerT
type UsecondsT X__usecondsT
type SbintimeT X__int64T

type SchedParam struct {
	SchedPriority c.Int
}
type PthreadT X__uint32T

type PthreadAttrT struct {
	IsInitialized   c.Int
	Stackaddr       c.Pointer
	Stacksize       c.Int
	Contentionscope c.Int
	Inheritsched    c.Int
	Schedpolicy     c.Int
	Schedparam      SchedParam
	Detachstate     c.Int
}
type PthreadMutexT X__uint32T

type PthreadMutexattrT struct {
	IsInitialized c.Int
	Type          c.Int
	Recursive     c.Int
}
type PthreadCondT X__uint32T

type PthreadCondattrT struct {
	IsInitialized c.Int
	Clock         ClockT
}
type PthreadKeyT X__uint32T

type PthreadOnceT struct {
	IsInitialized c.Int
	InitExecuted  c.Int
}
type PthreadRwlockT X__uint32T

type PthreadRwlockattrT struct {
	IsInitialized c.Int
}

type Tm struct {
	TmSec   c.Int
	TmMin   c.Int
	TmHour  c.Int
	TmMday  c.Int
	TmMon   c.Int
	TmYear  c.Int
	TmWday  c.Int
	TmYday  c.Int
	TmIsdst c.Int
}

type Sigval struct {
	SivalPtr c.Pointer
}

type Sigevent struct {
	SigevNotify           c.Int
	SigevSigno            c.Int
	SigevValue            Sigval
	SigevNotifyFunction   c.Pointer
	SigevNotifyAttributes *PthreadAttrT
}

type SiginfoT struct {
	SiSigno c.Int
	SiCode  c.Int
	SiValue Sigval
}

// llgo:type C
type X_sigFuncPtr func(c.Int)

type Sigaction struct {
	SaHandler X_sigFuncPtr
	SaMask    SigsetT
	SaFlags   c.Int
}

type Sigaltstack struct {
	SsSp    c.Pointer
	SsFlags c.Int
	SsSize  c.SizeT
}
type StackT Sigaltstack
type SigAtomicT c.Int
type SigT X_sigFuncPtr

type Stat struct {
	Unused [8]uint8
}

type Tms struct {
	Unused [8]uint8
}

type Timezone struct {
	Unused [8]uint8
}
type ErrorT c.Int
type EspErrT c.Int
type SocRootClkT c.Int

const (
	SOC_ROOT_CLK_INT_RC_FAST  SocRootClkT = 0
	SOC_ROOT_CLK_INT_RC_SLOW  SocRootClkT = 1
	SOC_ROOT_CLK_EXT_XTAL     SocRootClkT = 2
	SOC_ROOT_CLK_EXT_OSC_SLOW SocRootClkT = 3
)

type SocCpuClkSrcT c.Int

const (
	SOC_CPU_CLK_SRC_XTAL    SocCpuClkSrcT = 0
	SOC_CPU_CLK_SRC_PLL     SocCpuClkSrcT = 1
	SOC_CPU_CLK_SRC_RC_FAST SocCpuClkSrcT = 2
	SOC_CPU_CLK_SRC_INVALID SocCpuClkSrcT = 3
)

type SocRtcSlowClkSrcT c.Int

const (
	SOC_RTC_SLOW_CLK_SRC_RC_SLOW      SocRtcSlowClkSrcT = 0
	SOC_RTC_SLOW_CLK_SRC_OSC_SLOW     SocRtcSlowClkSrcT = 1
	SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 SocRtcSlowClkSrcT = 2
	SOC_RTC_SLOW_CLK_SRC_INVALID      SocRtcSlowClkSrcT = 3
)

type SocRtcFastClkSrcT c.Int

const (
	SOC_RTC_FAST_CLK_SRC_XTAL_D2  SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_XTAL_DIV SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_RC_FAST  SocRtcFastClkSrcT = 1
	SOC_RTC_FAST_CLK_SRC_INVALID  SocRtcFastClkSrcT = 2
)

type SocXtalFreqT c.Int

const (
	SOC_XTAL_FREQ_26M SocXtalFreqT = 26
	SOC_XTAL_FREQ_32M SocXtalFreqT = 32
	SOC_XTAL_FREQ_40M SocXtalFreqT = 40
)

type SocModuleClkT c.Int

const (
	SOC_MOD_CLK_CPU          SocModuleClkT = 1
	SOC_MOD_CLK_RTC_FAST     SocModuleClkT = 2
	SOC_MOD_CLK_RTC_SLOW     SocModuleClkT = 3
	SOC_MOD_CLK_APB          SocModuleClkT = 4
	SOC_MOD_CLK_PLL_F40M     SocModuleClkT = 5
	SOC_MOD_CLK_PLL_F60M     SocModuleClkT = 6
	SOC_MOD_CLK_PLL_F80M     SocModuleClkT = 7
	SOC_MOD_CLK_OSC_SLOW     SocModuleClkT = 8
	SOC_MOD_CLK_RC_FAST      SocModuleClkT = 9
	SOC_MOD_CLK_RC_FAST_D256 SocModuleClkT = 10
	SOC_MOD_CLK_XTAL         SocModuleClkT = 11
	SOC_MOD_CLK_INVALID      SocModuleClkT = 12
)

type SocPeriphSystimerClkSrcT c.Int

const (
	SYSTIMER_CLK_SRC_XTAL    SocPeriphSystimerClkSrcT = 11
	SYSTIMER_CLK_SRC_DEFAULT SocPeriphSystimerClkSrcT = 11
)

type SocPeriphGptimerClkSrcT c.Int

const (
	GPTIMER_CLK_SRC_PLL_F40M SocPeriphGptimerClkSrcT = 5
	GPTIMER_CLK_SRC_XTAL     SocPeriphGptimerClkSrcT = 11
	GPTIMER_CLK_SRC_DEFAULT  SocPeriphGptimerClkSrcT = 5
)

type SocPeriphTgClkSrcLegacyT c.Int

const (
	TIMER_SRC_CLK_PLL_F40M SocPeriphTgClkSrcLegacyT = 5
	TIMER_SRC_CLK_XTAL     SocPeriphTgClkSrcLegacyT = 11
	TIMER_SRC_CLK_DEFAULT  SocPeriphTgClkSrcLegacyT = 5
)

type SocPeriphTemperatureSensorClkSrcT c.Int

const (
	TEMPERATURE_SENSOR_CLK_SRC_XTAL    SocPeriphTemperatureSensorClkSrcT = 11
	TEMPERATURE_SENSOR_CLK_SRC_RC_FAST SocPeriphTemperatureSensorClkSrcT = 9
	TEMPERATURE_SENSOR_CLK_SRC_DEFAULT SocPeriphTemperatureSensorClkSrcT = 11
)

type SocPeriphUartClkSrcLegacyT c.Int

const (
	UART_SCLK_PLL_F40M SocPeriphUartClkSrcLegacyT = 5
	UART_SCLK_RTC      SocPeriphUartClkSrcLegacyT = 9
	UART_SCLK_XTAL     SocPeriphUartClkSrcLegacyT = 11
	UART_SCLK_DEFAULT  SocPeriphUartClkSrcLegacyT = 5
)

type SocPeriphSpiClkSrcT c.Int

const (
	SPI_CLK_SRC_DEFAULT  SocPeriphSpiClkSrcT = 5
	SPI_CLK_SRC_PLL_F40M SocPeriphSpiClkSrcT = 5
	SPI_CLK_SRC_XTAL     SocPeriphSpiClkSrcT = 11
)

type SocPeriphI2cClkSrcT c.Int

const (
	I2C_CLK_SRC_XTAL    SocPeriphI2cClkSrcT = 11
	I2C_CLK_SRC_RC_FAST SocPeriphI2cClkSrcT = 9
	I2C_CLK_SRC_DEFAULT SocPeriphI2cClkSrcT = 11
)

type SocPeriphAdcDigiClkSrcT c.Int

const (
	ADC_DIGI_CLK_SRC_XTAL     SocPeriphAdcDigiClkSrcT = 11
	ADC_DIGI_CLK_SRC_PLL_F80M SocPeriphAdcDigiClkSrcT = 7
	ADC_DIGI_CLK_SRC_DEFAULT  SocPeriphAdcDigiClkSrcT = 7
)

type SocPeriphGlitchFilterClkSrcT c.Int

const (
	GLITCH_FILTER_CLK_SRC_APB     SocPeriphGlitchFilterClkSrcT = 4
	GLITCH_FILTER_CLK_SRC_DEFAULT SocPeriphGlitchFilterClkSrcT = 4
)

type SocPeriphMwdtClkSrcT c.Int

const (
	MWDT_CLK_SRC_XTAL     SocPeriphMwdtClkSrcT = 11
	MWDT_CLK_SRC_PLL_F40M SocPeriphMwdtClkSrcT = 5
	MWDT_CLK_SRC_DEFAULT  SocPeriphMwdtClkSrcT = 5
)

type SocPeriphLedcClkSrcLegacyT c.Int

const (
	LEDC_AUTO_CLK        SocPeriphLedcClkSrcLegacyT = 0
	LEDC_USE_PLL_DIV_CLK SocPeriphLedcClkSrcLegacyT = 6
	LEDC_USE_RC_FAST_CLK SocPeriphLedcClkSrcLegacyT = 9
	LEDC_USE_XTAL_CLK    SocPeriphLedcClkSrcLegacyT = 11
	LEDC_USE_RTC8M_CLK   SocPeriphLedcClkSrcLegacyT = 9
)

type SocClkoutSigIdT c.Int

const (
	CLKOUT_SIG_PLL      SocClkoutSigIdT = 1
	CLKOUT_SIG_RC_SLOW  SocClkoutSigIdT = 4
	CLKOUT_SIG_XTAL     SocClkoutSigIdT = 5
	CLKOUT_SIG_PLL_F80M SocClkoutSigIdT = 13
	CLKOUT_SIG_RC_FAST  SocClkoutSigIdT = 14
	CLKOUT_SIG_INVALID  SocClkoutSigIdT = 255
)

type UartPortT c.Int

const (
	UART_NUM_0   UartPortT = 0
	UART_NUM_1   UartPortT = 1
	UART_NUM_MAX UartPortT = 2
)

type UartModeT c.Int

const (
	UART_MODE_UART                   UartModeT = 0
	UART_MODE_RS485_HALF_DUPLEX      UartModeT = 1
	UART_MODE_IRDA                   UartModeT = 2
	UART_MODE_RS485_COLLISION_DETECT UartModeT = 3
	UART_MODE_RS485_APP_CTRL         UartModeT = 4
)

type UartWordLengthT c.Int

const (
	UART_DATA_5_BITS   UartWordLengthT = 0
	UART_DATA_6_BITS   UartWordLengthT = 1
	UART_DATA_7_BITS   UartWordLengthT = 2
	UART_DATA_8_BITS   UartWordLengthT = 3
	UART_DATA_BITS_MAX UartWordLengthT = 4
)

type UartStopBitsT c.Int

const (
	UART_STOP_BITS_1   UartStopBitsT = 1
	UART_STOP_BITS_1_5 UartStopBitsT = 2
	UART_STOP_BITS_2   UartStopBitsT = 3
	UART_STOP_BITS_MAX UartStopBitsT = 4
)

type UartParityT c.Int

const (
	UART_PARITY_DISABLE UartParityT = 0
	UART_PARITY_EVEN    UartParityT = 2
	UART_PARITY_ODD     UartParityT = 3
)

type UartHwFlowcontrolT c.Int

const (
	UART_HW_FLOWCTRL_DISABLE UartHwFlowcontrolT = 0
	UART_HW_FLOWCTRL_RTS     UartHwFlowcontrolT = 1
	UART_HW_FLOWCTRL_CTS     UartHwFlowcontrolT = 2
	UART_HW_FLOWCTRL_CTS_RTS UartHwFlowcontrolT = 3
	UART_HW_FLOWCTRL_MAX     UartHwFlowcontrolT = 4
)

type UartSignalInvT c.Int

const (
	UART_SIGNAL_INV_DISABLE UartSignalInvT = 0
	UART_SIGNAL_IRDA_TX_INV UartSignalInvT = 1
	UART_SIGNAL_IRDA_RX_INV UartSignalInvT = 2
	UART_SIGNAL_RXD_INV     UartSignalInvT = 4
	UART_SIGNAL_CTS_INV     UartSignalInvT = 8
	UART_SIGNAL_DSR_INV     UartSignalInvT = 16
	UART_SIGNAL_TXD_INV     UartSignalInvT = 32
	UART_SIGNAL_RTS_INV     UartSignalInvT = 64
	UART_SIGNAL_DTR_INV     UartSignalInvT = 128
)

type UartSclkT SocPeriphUartClkSrcLegacyT

/**
 * @brief UART AT cmd char configuration parameters
 *        Note that this function may different on different chip. Please refer to the TRM at confirguration.
 */

type UartAtCmdT struct {
	CmdChar  c.Uint8T
	CharNum  c.Uint8T
	GapTout  c.Uint32T
	PreIdle  c.Uint32T
	PostIdle c.Uint32T
}

/**
 * @brief UART software flow control configuration parameters
 */

type UartSwFlowctrlT struct {
	XonChar  c.Uint8T
	XoffChar c.Uint8T
	XonThrd  c.Uint8T
	XoffThrd c.Uint8T
}

type UartDevS struct {
	AhbFifo struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	ClkDiv struct {
		Val c.Uint32T
	}
	RxFilt struct {
		Val c.Uint32T
	}
	Status struct {
		Val c.Uint32T
	}
	Conf0 struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	Lowpulse struct {
		Val c.Uint32T
	}
	Highpulse struct {
		Val c.Uint32T
	}
	RxdCnt struct {
		Val c.Uint32T
	}
	FlowConf struct {
		Val c.Uint32T
	}
	SleepConf struct {
		Val c.Uint32T
	}
	SwfcConf0 struct {
		Val c.Uint32T
	}
	SwfcConf1 struct {
		Val c.Uint32T
	}
	TxbrkConf struct {
		Val c.Uint32T
	}
	IdleConf struct {
		Val c.Uint32T
	}
	Rs485Conf struct {
		Val c.Uint32T
	}
	AtCmdPrecnt struct {
		Val c.Uint32T
	}
	AtCmdPostcnt struct {
		Val c.Uint32T
	}
	AtCmdGaptout struct {
		Val c.Uint32T
	}
	AtCmdChar struct {
		Val c.Uint32T
	}
	MemConf struct {
		Val c.Uint32T
	}
	MemTxStatus struct {
		Val c.Uint32T
	}
	MemRxStatus struct {
		Val c.Uint32T
	}
	FsmStatus struct {
		Val c.Uint32T
	}
	Pospulse struct {
		Val c.Uint32T
	}
	Negpulse struct {
		Val c.Uint32T
	}
	ClkConf struct {
		Val c.Uint32T
	}
	Date c.Uint32T
	Id   struct {
		Val c.Uint32T
	}
}
type UartDevT UartDevS

/** Group: peripheral clock gating and reset registers */
/** Type of cpu_peri_clk_en register
 *  cpu_peripheral clock gating register
 */

type SystemCpuPeriClkEnRegT struct {
	Val c.Uint32T
}

/** Type of cpu_peri_rst_en register
 *  cpu_peripheral reset register
 */

type SystemCpuPeriRstEnRegT struct {
	Val c.Uint32T
}

/** Type of perip_clk_en0 register
 *  peripheral clock gating register
 */

type SystemPeripClkEn0RegT struct {
	Val c.Uint32T
}

/** Type of perip_clk_en1 register
 *  peripheral clock gating register
 */

type SystemPeripClkEn1RegT struct {
	Val c.Uint32T
}

/** Type of perip_rst_en0 register
 *  reserved
 */

type SystemPeripRstEn0RegT struct {
	Val c.Uint32T
}

/** Type of perip_rst_en1 register
 *  peripheral reset register
 */

type SystemPeripRstEn1RegT struct {
	Val c.Uint32T
}

/** Type of edma_ctrl register
 *  edma clcok and reset register
 */

type SystemEdmaCtrlRegT struct {
	Val c.Uint32T
}

/** Type of cache_control register
 *  cache control register
 */

type SystemCacheControlRegT struct {
	Val c.Uint32T
}

/** Group: clock config register */
/** Type of cpu_per_conf register
 *  cpu clock config register
 */

type SystemCpuPerConfRegT struct {
	Val c.Uint32T
}

/** Type of bt_lpck_div_int register
 *  clock config register
 */

type SystemBtLpckDivIntRegT struct {
	Val c.Uint32T
}

/** Type of bt_lpck_div_frac register
 *  low power clock configuration register
 */

type SystemBtLpckDivFracRegT struct {
	Val c.Uint32T
}

/** Type of sysclk_conf register
 *  system clock config register
 */

type SystemSysclkConfRegT struct {
	Val c.Uint32T
}

/** Group: Low-power management register */
/** Type of mem_pd_mask register
 *  memory power down mask register
 */

type SystemMemPdMaskRegT struct {
	Val c.Uint32T
}

/** Type of rtc_fastmem_config register
 *  fast memory config register
 */

type SystemRtcFastmemConfigRegT struct {
	Val c.Uint32T
}

/** Type of rtc_fastmem_crc register
 *  reserved
 */

type SystemRtcFastmemCrcRegT struct {
	Val c.Uint32T
}

/** Group: interrupt register */
/** Type of cpu_intr_from_cpu_0 register
 *  interrupt generate register
 */

type SystemCpuIntrFromCpu0RegT struct {
	Val c.Uint32T
}

/** Type of cpu_intr_from_cpu_1 register
 *  interrupt generate register
 */

type SystemCpuIntrFromCpu1RegT struct {
	Val c.Uint32T
}

/** Type of cpu_intr_from_cpu_2 register
 *  interrupt generate register
 */

type SystemCpuIntrFromCpu2RegT struct {
	Val c.Uint32T
}

/** Type of cpu_intr_from_cpu_3 register
 *  interrupt generate register
 */

type SystemCpuIntrFromCpu3RegT struct {
	Val c.Uint32T
}

/** Group: system and memory register */
/** Type of rsa_pd_ctrl register
 *  rsa memory power control register
 */

type SystemRsaPdCtrlRegT struct {
	Val c.Uint32T
}

/** Type of external_device_encrypt_decrypt_control register
 *  SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG
 */

type SystemExternalDeviceEncryptDecryptControlRegT struct {
	Val c.Uint32T
}

/** Group: eco register */
/** Type of redundant_eco_ctrl register
 *  eco register
 */

type SystemRedundantEcoCtrlRegT struct {
	Val c.Uint32T
}

/** Group: clock gating register */
/** Type of clock_gate register
 *  clock gating register
 */

type SystemClockGateRegT struct {
	Val c.Uint32T
}

/** Group: pvt register */
/** Type of mem_pvt register
 *  mem pvt register
 */

type SystemMemPvtRegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_lvt_conf register
 *  mem pvt register
 */

type SystemCombPvtLvtConfRegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_nvt_conf register
 *  mem pvt register
 */

type SystemCombPvtNvtConfRegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_hvt_conf register
 *  mem pvt register
 */

type SystemCombPvtHvtConfRegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_lvt_site0 register
 *  mem pvt register
 */

type SystemCombPvtErrLvtSite0RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_nvt_site0 register
 *  mem pvt register
 */

type SystemCombPvtErrNvtSite0RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_hvt_site0 register
 *  mem pvt register
 */

type SystemCombPvtErrHvtSite0RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_lvt_site1 register
 *  mem pvt register
 */

type SystemCombPvtErrLvtSite1RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_nvt_site1 register
 *  mem pvt register
 */

type SystemCombPvtErrNvtSite1RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_hvt_site1 register
 *  mem pvt register
 */

type SystemCombPvtErrHvtSite1RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_lvt_site2 register
 *  mem pvt register
 */

type SystemCombPvtErrLvtSite2RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_nvt_site2 register
 *  mem pvt register
 */

type SystemCombPvtErrNvtSite2RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_hvt_site2 register
 *  mem pvt register
 */

type SystemCombPvtErrHvtSite2RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_lvt_site3 register
 *  mem pvt register
 */

type SystemCombPvtErrLvtSite3RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_nvt_site3 register
 *  mem pvt register
 */

type SystemCombPvtErrNvtSite3RegT struct {
	Val c.Uint32T
}

/** Type of comb_pvt_err_hvt_site3 register
 *  mem pvt register
 */

type SystemCombPvtErrHvtSite3RegT struct {
	Val c.Uint32T
}

/** Group: date register */
/** Type of reg_date register
 *  Version register
 */

type SystemRegDateRegT struct {
	Val c.Uint32T
}

type SystemDevT struct {
	CpuPeriClkEn                        SystemCpuPeriClkEnRegT
	CpuPeriRstEn                        SystemCpuPeriRstEnRegT
	CpuPerConf                          SystemCpuPerConfRegT
	MemPdMask                           SystemMemPdMaskRegT
	PeripClkEn0                         SystemPeripClkEn0RegT
	PeripClkEn1                         SystemPeripClkEn1RegT
	PeripRstEn0                         SystemPeripRstEn0RegT
	PeripRstEn1                         SystemPeripRstEn1RegT
	BtLpckDivInt                        SystemBtLpckDivIntRegT
	BtLpckDivFrac                       SystemBtLpckDivFracRegT
	CpuIntrFromCpu0                     SystemCpuIntrFromCpu0RegT
	CpuIntrFromCpu1                     SystemCpuIntrFromCpu1RegT
	CpuIntrFromCpu2                     SystemCpuIntrFromCpu2RegT
	CpuIntrFromCpu3                     SystemCpuIntrFromCpu3RegT
	RsaPdCtrl                           SystemRsaPdCtrlRegT
	EdmaCtrl                            SystemEdmaCtrlRegT
	CacheControl                        SystemCacheControlRegT
	ExternalDeviceEncryptDecryptControl SystemExternalDeviceEncryptDecryptControlRegT
	RtcFastmemConfig                    SystemRtcFastmemConfigRegT
	RtcFastmemCrc                       SystemRtcFastmemCrcRegT
	RedundantEcoCtrl                    SystemRedundantEcoCtrlRegT
	ClockGate                           SystemClockGateRegT
	SysclkConf                          SystemSysclkConfRegT
	MemPvt                              SystemMemPvtRegT
	CombPvtLvtConf                      SystemCombPvtLvtConfRegT
	CombPvtNvtConf                      SystemCombPvtNvtConfRegT
	CombPvtHvtConf                      SystemCombPvtHvtConfRegT
	CombPvtErrLvtSite0                  SystemCombPvtErrLvtSite0RegT
	CombPvtErrNvtSite0                  SystemCombPvtErrNvtSite0RegT
	CombPvtErrHvtSite0                  SystemCombPvtErrHvtSite0RegT
	CombPvtErrLvtSite1                  SystemCombPvtErrLvtSite1RegT
	CombPvtErrNvtSite1                  SystemCombPvtErrNvtSite1RegT
	CombPvtErrHvtSite1                  SystemCombPvtErrHvtSite1RegT
	CombPvtErrLvtSite2                  SystemCombPvtErrLvtSite2RegT
	CombPvtErrNvtSite2                  SystemCombPvtErrNvtSite2RegT
	CombPvtErrHvtSite2                  SystemCombPvtErrHvtSite2RegT
	CombPvtErrLvtSite3                  SystemCombPvtErrLvtSite3RegT
	CombPvtErrNvtSite3                  SystemCombPvtErrNvtSite3RegT
	CombPvtErrHvtSite3                  SystemCombPvtErrHvtSite3RegT
	Reserved09c                         [984]c.Uint32T
	RegDate                             SystemRegDateRegT
}
type UartIntrT c.Int

const (
	UART_INTR_RXFIFO_FULL      UartIntrT = 1
	UART_INTR_TXFIFO_EMPTY     UartIntrT = 2
	UART_INTR_PARITY_ERR       UartIntrT = 4
	UART_INTR_FRAM_ERR         UartIntrT = 8
	UART_INTR_RXFIFO_OVF       UartIntrT = 16
	UART_INTR_DSR_CHG          UartIntrT = 32
	UART_INTR_CTS_CHG          UartIntrT = 64
	UART_INTR_BRK_DET          UartIntrT = 128
	UART_INTR_RXFIFO_TOUT      UartIntrT = 256
	UART_INTR_SW_XON           UartIntrT = 512
	UART_INTR_SW_XOFF          UartIntrT = 1024
	UART_INTR_GLITCH_DET       UartIntrT = 2048
	UART_INTR_TX_BRK_DONE      UartIntrT = 4096
	UART_INTR_TX_BRK_IDLE      UartIntrT = 8192
	UART_INTR_TX_DONE          UartIntrT = 16384
	UART_INTR_RS485_PARITY_ERR UartIntrT = 32768
	UART_INTR_RS485_FRM_ERR    UartIntrT = 65536
	UART_INTR_RS485_CLASH      UartIntrT = 131072
	UART_INTR_CMD_CHAR_DET     UartIntrT = 262144
	UART_INTR_WAKEUP           UartIntrT = 524288
)
