{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1629536333787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mt11_controller_c-ii EP2C35F484I8 " "Selected device EP2C35F484I8 for design \"mt11_controller_c-ii\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629536333809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629536333845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629536333845 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629536333971 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629536333985 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Device EP2C15AF484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Device EP2C15AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Device EP2C20F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Device EP2C20F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Device EP2C20AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Device EP2C35F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Device EP2C50F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Device EP2C50F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1629536334768 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629536334768 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2760 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1629536334775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2761 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1629536334775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2762 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1629536334775 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629536334775 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "clk_25m " "Reserve pin assignment ignored because of existing pin with name \"clk_25m\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_25m } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 40 -80 88 56 "clk_25m" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1629536334776 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 121 " "No exact pin location assignment(s) for 6 pins of 121 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[5\] " "Pin ctrl\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[5] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1629536334868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[4\] " "Pin ctrl\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[4] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1629536334868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[3\] " "Pin ctrl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[3] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1629536334868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[2\] " "Pin ctrl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[2] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1629536334868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[1\] " "Pin ctrl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[1] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1629536334868 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[0\] " "Pin ctrl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ctrl[0] } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 696 552 720 712 "ctrl" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1629536334868 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1629536334868 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "TimeQuest Timing Analyzer is analyzing 74 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1629536335126 ""}
{ "Info" "ISTA_SDC_FOUND" "mt11_controller_c-ii.sdc " "Reading SDC File: 'mt11_controller_c-ii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1629536335129 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tm11\|inst380~1\|combout " "Node \"tm11\|inst380~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335141 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380~1\|datad " "Node \"tm11\|inst380~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335141 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5024 936 1000 5072 "inst380" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629536335141 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335141 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335141 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629536335141 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335141 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335141 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629536335141 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|combout " "Node \"tu10\|inst255~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst333~0\|datad " "Node \"tu10\|inst333~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst333~0\|combout " "Node \"tu10\|inst333~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|datad " "Node \"tu10\|inst249~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|combout " "Node \"tu10\|inst249~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|datad " "Node \"tu10\|inst255~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|datad " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|combout " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|datab " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|combout " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|datab " "Node \"tu10\|inst249~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335142 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1296 1360 7392 "inst255" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7032 1936 2000 7112 "inst333" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7408 840 904 7456 "inst249" "" } } } } { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 73 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629536335142 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335143 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335143 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335143 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629536335143 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1629536335143 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_dmgi " "Node: qbus_dmgi was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335149 "|mt11_controller_c-ii|qbus_dmgi"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] " "Node: tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335149 "|mt11_controller_c-ii|tm11:tm11|count_m304_1us:inst499|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_wtbt_in " "Node: qbus_wtbt_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335149 "|mt11_controller_c-ii|qbus_wtbt_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst405 " "Node: tm11:tm11\|inst405 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335149 "|mt11_controller_c-ii|tm11:tm11|inst405"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst90~1 " "Node: tu10:tu10\|inst90~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tu10:tu10|inst90~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 " "Node: tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~14"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst50|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst475 " "Node: tu10:tu10\|inst475 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tu10:tu10|inst475"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst468 " "Node: tu10:tu10\|inst468 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tu10:tu10|inst468"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tu10:tu10|count_74123_50ms:inst363|lpm_counter:LPM_COUNTER_component|cntr_94i:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tu10:tu10|count_m307_15us:inst436|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst212 " "Node: tu10:tu10\|inst212 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tu10:tu10|inst212"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-isv " "Node: mt-isv was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|mt-isv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst408 " "Node: tm11:tm11\|inst408 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tm11:tm11|inst408"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst467 " "Node: tm11:tm11\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335150 "|mt11_controller_c-ii|tm11:tm11|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst280|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst47|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst46|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tu10:tu10|count_m304_1us:inst403|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_iaki " "Node: qbus_iaki was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|qbus_iaki"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst476 " "Node: tm11:tm11\|inst476 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tm11:tm11|inst476"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst157 " "Node: tm11:tm11\|inst157 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tm11:tm11|inst157"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst164 " "Node: tu10:tu10\|inst164 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tu10:tu10|inst164"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst88 " "Node: tu10:tu10\|inst88 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335151 "|mt11_controller_c-ii|tu10:tu10|inst88"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst278~1 " "Node: tu10:tu10\|inst278~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335152 "|mt11_controller_c-ii|tu10:tu10|inst278~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-sgt " "Node: mt-sgt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335152 "|mt11_controller_c-ii|mt-sgt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst438 " "Node: tm11:tm11\|inst438 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335152 "|mt11_controller_c-ii|tm11:tm11|inst438"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst467 " "Node: tu10:tu10\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335152 "|mt11_controller_c-ii|tu10:tu10|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst254 " "Node: tu10:tu10\|inst254 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335152 "|mt11_controller_c-ii|tu10:tu10|inst254"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629536335152 "|mt11_controller_c-ii|tu10:tu10|tu10_count_sdwn_timer:inst57|lpm_counter:LPM_COUNTER_component|cntr_0pi:auto_generated|safe_q[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1629536335164 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1629536335165 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1629536335165 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_25m " "  40.000      clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1629536335165 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000    qbus_dout " " 500.000    qbus_dout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1629536335165 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000    qbus_sync " " 500.000    qbus_sync" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1629536335165 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1629536335165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25m (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk_25m (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst479 " "Destination node tm11:tm11\|inst479" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15696 1080 1144 15776 "inst479" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst479 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\] " "Destination node tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|sh:inst27|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1010 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\] " "Destination node tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst185|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst185|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst185|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\] " "Destination node tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst190|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst190|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst190|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\] " "Destination node tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2094 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1629536335303 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335303 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_25m } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 40 -80 88 56 "clk_25m" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst219  " "Automatically promoted node tu10:tu10\|inst219 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[15\] " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 119 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|pre_hazard[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[14\] " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 119 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|pre_hazard[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335306 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6824 1376 1440 6872 "inst219" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst219 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst254  " "Automatically promoted node tu10:tu10\|inst254 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst321 " "Destination node tu10:tu10\|inst321" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7824 712 776 7872 "inst321" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst321 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt-isz " "Destination node mt-isz" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-isz } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-isz" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 632 -80 96 648 "mt-isz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-isz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335307 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7432 1120 1184 7512 "inst254" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst254 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst44  " "Automatically promoted node tm11:tm11\|inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst156 " "Destination node tm11:tm11\|inst156" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 6552 184 248 6632 "inst156" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst156 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst457\[1\]~0 " "Destination node tm11:tm11\|inst457\[1\]~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst290~2 " "Destination node tm11:tm11\|inst290~2" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10352 768 832 10400 "inst290" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst290~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2412 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst457\[1\]~3 " "Destination node tm11:tm11\|inst457\[1\]~3" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|qbus_mux_4x16:inst30\|lpm_mux:LPM_MUX_component\|mux_p4e:auto_generated\|result_node\[4\]~59 " "Destination node tm11:tm11\|qbus_mux_4x16:inst30\|lpm_mux:LPM_MUX_component\|mux_p4e:auto_generated\|result_node\[4\]~59" {  } { { "db/mux_p4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_p4e.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|qbus_mux_4x16:inst30|lpm_mux:LPM_MUX_component|mux_p4e:auto_generated|result_node[4]~59 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2537 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst110 " "Destination node tm11:tm11\|inst110" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7424 552 616 7472 "inst110" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst112 " "Destination node tm11:tm11\|inst112" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4288 400 464 4368 "inst112" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst112 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335307 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1776 1280 1344 1824 "inst44" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst276  " "Automatically promoted node tm11:tm11\|inst276 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335308 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst147\[0\] " "Destination node tm11:tm11\|inst147\[0\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12648 856 920 12728 "inst147" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst147[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335308 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335308 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10112 480 544 10160 "inst276" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst276 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335308 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst412  " "Automatically promoted node tm11:tm11\|inst412 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst47 " "Destination node tu10:tu10\|inst47" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2688 648 712 2768 "inst47" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst63 " "Destination node tu10:tu10\|inst63" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2592 960 1024 2672 "inst63" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst66 " "Destination node tu10:tu10\|inst66" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 960 1024 2960 "inst66" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst67 " "Destination node tu10:tu10\|inst67" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2976 960 1024 3056 "inst67" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst67 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst195 " "Destination node tu10:tu10\|inst195" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6056 2144 2208 6136 "inst195" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst195 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst65 " "Destination node tu10:tu10\|inst65" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2784 960 1024 2864 "inst65" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst50 " "Destination node tu10:tu10\|inst50" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2976 648 712 3056 "inst50" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst49 " "Destination node tu10:tu10\|inst49" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 648 712 2960 "inst49" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst397 " "Destination node tu10:tu10\|inst397" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3504 936 1000 3552 "inst397" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst397 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst395~0 " "Destination node tu10:tu10\|inst395~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3456 864 928 3536 "inst395" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst395~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335309 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1629536335309 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335309 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3400 840 904 3448 "inst412" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst412 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335309 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst188  " "Automatically promoted node tu10:tu10\|inst188 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335310 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst186\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tu10:tu10\|tu10_count_4bit:inst186\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 59 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst186|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|pre_hazard[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335310 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335310 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6208 1664 1728 6256 "inst188" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst188 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst467  " "Automatically promoted node tu10:tu10\|inst467 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst215~1 " "Destination node tu10:tu10\|inst215~1" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6928 -160 -96 6976 "inst215" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst215~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst174 " "Destination node tu10:tu10\|inst174" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5584 680 744 5632 "inst174" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst174 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst246 " "Destination node tu10:tu10\|inst246" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7368 552 616 7416 "inst246" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst246 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst286 " "Destination node tu10:tu10\|inst286" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2920 2688 2752 2968 "inst286" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst286 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst99~0 " "Destination node tu10:tu10\|inst99~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3184 2640 2704 3232 "inst99" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst99~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2592 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335311 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335311 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2904 2800 2864 2984 "inst467" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst467 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|counter_comb_bita7~0  " "Automatically promoted node tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|counter_comb_bita7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335312 ""}  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 75 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|counter_comb_bita7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2630 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst263  " "Automatically promoted node tm11:tm11\|inst263 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst146\[1\] " "Destination node tm11:tm11\|inst146\[1\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12536 856 920 12616 "inst146" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst146[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst146\[0\] " "Destination node tm11:tm11\|inst146\[0\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12536 856 920 12616 "inst146" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst146[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335312 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10176 1128 1192 10224 "inst263" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst263 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst252  " "Automatically promoted node tu10:tu10\|inst252 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst132~_emulated " "Destination node tm11:tm11\|inst132~_emulated" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 632 696 6048 "inst132" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst132~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst434 " "Destination node tm11:tm11\|inst434" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7944 864 928 7992 "inst434" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst434 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335312 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7456 840 904 7504 "inst252" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst252 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst457\[1\]~0  " "Automatically promoted node tm11:tm11\|inst457\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst474 " "Destination node tm11:tm11\|inst474" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15656 1328 1392 15704 "inst474" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst474 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst483 " "Destination node tm11:tm11\|inst483" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15528 952 1016 15576 "inst483" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst483 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst518 " "Destination node tm11:tm11\|inst518" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14904 1760 1824 14952 "inst518" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst518 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst281 " "Destination node tm11:tm11\|inst281" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13000 704 768 13048 "inst281" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst281 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst524 " "Destination node tm11:tm11\|inst524" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13288 960 1024 13336 "inst524" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst524 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst215 " "Destination node tu10:tu10\|inst215" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6928 -160 -96 6976 "inst215" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst215 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst293~0 " "Destination node tm11:tm11\|inst293~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13352 960 1024 13400 "inst293" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst293~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst174 " "Destination node tu10:tu10\|inst174" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5584 680 744 5632 "inst174" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst174 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst375 " "Destination node tm11:tm11\|inst375" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5088 936 1000 5136 "inst375" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst375 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst246 " "Destination node tu10:tu10\|inst246" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7368 552 616 7416 "inst246" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst246 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1629536335313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335313 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2256 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0  " "Automatically promoted node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335314 ""}  } { { "lpm_counter.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2291 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst475  " "Automatically promoted node tu10:tu10\|inst475 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst14~0 " "Destination node tu10:tu10\|inst14~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5672 2200 2264 5720 "inst14" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2394 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|aclr_actual~0 " "Destination node tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|aclr_actual~0" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 62 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst187|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|aclr_actual~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|safe_q\[3\]~1 " "Destination node tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|safe_q\[3\]~1" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 73 8 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst187|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|safe_q[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst313~0 " "Destination node tm11:tm11\|inst313~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10576 640 704 10624 "inst313" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst313~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2403 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst348~0 " "Destination node tm11:tm11\|inst348~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11448 928 992 11496 "inst348" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst348~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst114~0 " "Destination node tm11:tm11\|inst114~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7840 432 496 7888 "inst114" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst114~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2608 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[0\] " "Destination node tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[0\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 69 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst187|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|latch_signal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[3\] " "Destination node tu10:tu10\|tu10_count_4bit:inst187\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[3\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 69 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst187|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|latch_signal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "la\[8\] " "Destination node la\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { la[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "la\[8\]" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { la[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335315 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6072 2664 2728 6152 "inst475" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst475 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual  " "Automatically promoted node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 122 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|aclr_actual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst473  " "Automatically promoted node tu10:tu10\|inst473 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst182 " "Destination node tu10:tu10\|inst182" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5928 304 368 5976 "inst182" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst182 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst179~2 " "Destination node tu10:tu10\|inst179~2" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5848 560 624 5928 "inst179" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst179~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst179~0 " "Destination node tu10:tu10\|inst179~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5848 560 624 5928 "inst179" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst179~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst283 " "Destination node tu10:tu10\|inst283" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6088 2584 2648 6136 "inst283" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst283 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst260 " "Destination node tu10:tu10\|inst260" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6808 104 168 6856 "inst260" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst260 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst179~1 " "Destination node tu10:tu10\|inst179~1" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5848 560 624 5928 "inst179" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst179~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1629536335317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1629536335317 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5776 920 984 5856 "inst473" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst473 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629536335317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629536335546 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629536335549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629536335550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629536335555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629536335560 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629536335563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629536335564 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629536335567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629536335623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1629536335628 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629536335628 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 6 0 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 6 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1629536335643 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1629536335643 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1629536335643 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 17 22 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 20 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 43 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 28 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 18 18 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 25 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1629536335646 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1629536335646 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1629536335646 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_aclo " "Node \"qbus_aclo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_aclo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1629536335704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_dclo " "Node \"qbus_dclo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_dclo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1629536335704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_evnt " "Node \"qbus_evnt\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_evnt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1629536335704 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1629536335704 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629536335706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629536338273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629536339088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629536339114 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629536340363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629536340364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629536340670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1629536344038 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629536344038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629536345827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1629536345833 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1629536345833 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629536345833 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1629536345882 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629536345890 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "87 " "Found 87 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a16 0 " "Pin \"qbus_a16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a17 0 " "Pin \"qbus_a17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a18 0 " "Pin \"qbus_a18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a19 0 " "Pin \"qbus_a19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a20 0 " "Pin \"qbus_a20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a21 0 " "Pin \"qbus_a21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[15\] 0 " "Pin \"qbus_ad\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[14\] 0 " "Pin \"qbus_ad\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[13\] 0 " "Pin \"qbus_ad\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[12\] 0 " "Pin \"qbus_ad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[11\] 0 " "Pin \"qbus_ad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[10\] 0 " "Pin \"qbus_ad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[9\] 0 " "Pin \"qbus_ad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[8\] 0 " "Pin \"qbus_ad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[7\] 0 " "Pin \"qbus_ad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[6\] 0 " "Pin \"qbus_ad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[5\] 0 " "Pin \"qbus_ad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[4\] 0 " "Pin \"qbus_ad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[3\] 0 " "Pin \"qbus_ad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[2\] 0 " "Pin \"qbus_ad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[1\] 0 " "Pin \"qbus_ad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[0\] 0 " "Pin \"qbus_ad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_bus 0 " "Pin \"led_bus\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dmgo 0 " "Pin \"qbus_dmgo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq5 0 " "Pin \"qbus_virq5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq6 0 " "Pin \"qbus_virq6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ca_buff 0 " "Pin \"qbus_ca_buff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_cb_buff 0 " "Pin \"qbus_cb_buff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-0 0 " "Pin \"mt-vbr-0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-1 0 " "Pin \"mt-vbr-1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-2 0 " "Pin \"mt-vbr-2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-3 0 " "Pin \"mt-vbr-3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-stz 0 " "Pin \"mt-stz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-uvs 0 " "Pin \"mt-uvs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-udn 0 " "Pin \"mt-udn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-urv 0 " "Pin \"mt-urv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-usz 0 " "Pin \"mt-usz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-udv 0 " "Pin \"mt-udv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz-k 0 " "Pin \"mt-sz-k\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-urz 0 " "Pin \"mt-urz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_dp 0 " "Pin \"led_dp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_wr 0 " "Pin \"led_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_rd 0 " "Pin \"led_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dout_out 0 " "Pin \"qbus_dout_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_rply_out 0 " "Pin \"qbus_rply_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_din_out 0 " "Pin \"qbus_din_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_sync_out 0 " "Pin \"qbus_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_wtbt_out 0 " "Pin \"qbus_wtbt_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq4 0 " "Pin \"qbus_virq4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dmr 0 " "Pin \"qbus_dmr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_iako 0 " "Pin \"qbus_iako\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq7 0 " "Pin \"qbus_virq7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_sack 0 " "Pin \"qbus_sack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-umu 0 " "Pin \"mt-umu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-isz 0 " "Pin \"mt-isz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[15\] 0 " "Pin \"la\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[14\] 0 " "Pin \"la\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[13\] 0 " "Pin \"la\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[12\] 0 " "Pin \"la\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[11\] 0 " "Pin \"la\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[10\] 0 " "Pin \"la\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[9\] 0 " "Pin \"la\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[8\] 0 " "Pin \"la\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[7\] 0 " "Pin \"la\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[6\] 0 " "Pin \"la\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[5\] 0 " "Pin \"la\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[4\] 0 " "Pin \"la\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[3\] 0 " "Pin \"la\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[2\] 0 " "Pin \"la\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[1\] 0 " "Pin \"la\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[0\] 0 " "Pin \"la\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[7\] 0 " "Pin \"mt-sz\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[6\] 0 " "Pin \"mt-sz\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[5\] 0 " "Pin \"mt-sz\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[4\] 0 " "Pin \"mt-sz\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[3\] 0 " "Pin \"mt-sz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[2\] 0 " "Pin \"mt-sz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[1\] 0 " "Pin \"mt-sz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[0\] 0 " "Pin \"mt-sz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1629536345945 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1629536345945 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629536346619 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629536346731 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629536347418 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629536347969 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1629536348072 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a18 a permanently disabled " "Pin qbus_a18 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a18 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a18" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 328 944 1120 344 "qbus_a18" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1629536348077 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a19 a permanently disabled " "Pin qbus_a19 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a19 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a19" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 344 944 1120 360 "qbus_a19" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1629536348077 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a20 a permanently disabled " "Pin qbus_a20 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a20 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a20" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 360 944 1120 376 "qbus_a20" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1629536348077 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a21 a permanently disabled " "Pin qbus_a21 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a21 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a21" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 376 944 1120 392 "qbus_a21" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1629536348077 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1629536348077 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1629536348078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/mt11_controller_c-ii.fit.smsg " "Generated suppressed messages file D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/mt11_controller_c-ii.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629536348349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 70 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1629536348865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 11:59:08 2021 " "Processing ended: Sat Aug 21 11:59:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1629536348865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1629536348865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1629536348865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629536348865 ""}
