Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 16 16:51:51 2024
| Host         : ykpc running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MemController_timing_summary_routed.rpt -pb MemController_timing_summary_routed.pb -rpx MemController_timing_summary_routed.rpx -warn_on_violation
| Design       : MemController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.864        0.000                      0                  561        0.058        0.000                      0                  561        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
sys_clk_pin  {0.000 5.000}          10.000          100.000         
  rx_clk     {0.000 270.000}        540.000         1.852           
  tx_clk     {0.000 4340.000}       8680.000        0.115           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.227        0.000                      0                  445        0.058        0.000                      0                  445        4.500        0.000                       0                   140  
  rx_clk          535.110        0.000                      0                   74        0.177        0.000                      0                   74      269.500        0.000                       0                    40  
  tx_clk         8675.541        0.000                      0                   34        0.191        0.000                      0                   34     4339.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rx_clk        sys_clk_pin         3.864        0.000                      0                   69        0.945        0.000                      0                   69  
tx_clk        sys_clk_pin         5.181        0.000                      0                    5        0.747        0.000                      0                    5  
sys_clk_pin   tx_clk              6.771        0.000                      0                   25        0.131        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)        tx_clk                      
(none)                      rx_clk        
(none)                      sys_clk_pin   
(none)                      tx_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.014ns (19.546%)  route 4.174ns (80.453%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871    10.344    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[21]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.524    14.571    time_out_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.014ns (19.546%)  route 4.174ns (80.453%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871    10.344    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[22]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.524    14.571    time_out_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.014ns (19.546%)  route 4.174ns (80.453%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871    10.344    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[23]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.524    14.571    time_out_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.014ns (19.546%)  route 4.174ns (80.453%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871    10.344    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[24]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.524    14.571    time_out_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.014ns (20.092%)  route 4.033ns (79.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731    10.203    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[17]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.524    14.572    time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.014ns (20.092%)  route 4.033ns (79.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731    10.203    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[18]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.524    14.572    time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.014ns (20.092%)  route 4.033ns (79.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731    10.203    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[19]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.524    14.572    time_out_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.014ns (20.092%)  route 4.033ns (79.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731    10.203    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[20]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.524    14.572    time_out_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.014ns (20.372%)  route 3.963ns (79.628%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.661    10.134    nolabel_line102_n_21
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[10]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X6Y4           FDRE (Setup_fdre_C_R)       -0.524    14.597    time_out_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 time_out_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.014ns (20.372%)  route 3.963ns (79.628%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  time_out_counter_reg[12]/Q
                         net (fo=2, routed)           0.653     6.328    nolabel_line102/time_out_counter[0]_i_2_5[3]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.452 f  nolabel_line102/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           1.154     7.605    nolabel_line102/time_out_counter[0]_i_6_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.729 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.597     8.327    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.451 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.898     9.349    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.124     9.473 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.661    10.134    nolabel_line102_n_21
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  time_out_counter_reg[11]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X6Y4           FDRE (Setup_fdre_C_R)       -0.524    14.597    time_out_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mem_write_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.032%)  route 0.267ns (61.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  mem_write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  mem_write_data_reg[9]/Q
                         net (fo=4, routed)           0.267     1.881    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.824    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mem_write_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.182%)  route 0.272ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  mem_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  mem_write_data_reg[4]/Q
                         net (fo=4, routed)           0.272     1.863    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y3          RAMB18E1                                     r  memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.005    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.803    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mem_write_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.035%)  route 0.267ns (61.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  mem_write_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  mem_write_data_reg[1]/Q
                         net (fo=4, routed)           0.267     1.881    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y3          RAMB18E1                                     r  memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.005    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.803    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mem_write_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.962%)  route 0.280ns (63.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  mem_write_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  mem_write_data_reg[7]/Q
                         net (fo=4, routed)           0.280     1.894    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.005    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.803    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.042%)  route 0.170ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  mem_address_reg[2]/Q
                         net (fo=8, routed)           0.170     1.785    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.042%)  route 0.170ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  mem_address_reg[2]/Q
                         net (fo=8, routed)           0.170     1.785    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mem_write_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.806%)  route 0.274ns (68.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  mem_write_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.128     1.578 r  mem_write_data_reg[6]/Q
                         net (fo=4, routed)           0.274     1.853    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.005    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     1.750    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mem_write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.523%)  route 0.278ns (68.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  mem_write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.128     1.578 r  mem_write_data_reg[5]/Q
                         net (fo=4, routed)           0.278     1.856    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.005    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.242     1.749    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.602%)  route 0.170ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.148     1.598 r  mem_address_reg[5]/Q
                         net (fo=8, routed)           0.170     1.768    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.637    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.602%)  route 0.170ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.148     1.598 r  mem_address_reg[5]/Q
                         net (fo=8, routed)           0.170     1.768    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y1          RAMB18E1                                     r  memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.637    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y3     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y3     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y3     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_get_ram_data_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_get_ram_data_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    enable_rams_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    enable_rams_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y3     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y3     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_get_ram_data_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_get_ram_data_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    enable_rams_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    enable_rams_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack      535.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      269.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             535.110ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.854ns (19.227%)  route 3.588ns (80.773%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 547.403 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 r  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 r  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 r  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.128    11.476    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.150    11.626 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.812    12.439    nolabel_line85/boud_counter
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520   547.403    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[3]/C
                         clock pessimism              0.594   547.997    
                         clock uncertainty           -0.035   547.962    
    SLICE_X1Y2           FDRE (Setup_fdre_C_CE)      -0.413   547.549    nolabel_line85/boud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        547.549    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                535.110    

Slack (MET) :             535.110ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.854ns (19.227%)  route 3.588ns (80.773%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 547.403 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 r  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 r  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 r  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.128    11.476    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.150    11.626 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.812    12.439    nolabel_line85/boud_counter
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520   547.403    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
                         clock pessimism              0.594   547.997    
                         clock uncertainty           -0.035   547.962    
    SLICE_X1Y2           FDRE (Setup_fdre_C_CE)      -0.413   547.549    nolabel_line85/boud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        547.549    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                535.110    

Slack (MET) :             535.156ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.828ns (17.943%)  route 3.787ns (82.057%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 547.403 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 f  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 f  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 f  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.521    11.869    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    11.993 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618    12.611    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520   547.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[3]/C
                         clock pessimism              0.569   547.972    
                         clock uncertainty           -0.035   547.937    
    SLICE_X2Y0           FDSE (Setup_fdse_C_CE)      -0.169   547.768    nolabel_line85/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        547.768    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                535.156    

Slack (MET) :             535.156ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.828ns (17.943%)  route 3.787ns (82.057%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 547.403 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 f  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 f  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 f  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.521    11.869    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    11.993 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618    12.611    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520   547.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[4]/C
                         clock pessimism              0.569   547.972    
                         clock uncertainty           -0.035   547.937    
    SLICE_X2Y0           FDSE (Setup_fdse_C_CE)      -0.169   547.768    nolabel_line85/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        547.768    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                535.156    

Slack (MET) :             535.156ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.828ns (17.943%)  route 3.787ns (82.057%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 547.403 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 f  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 f  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 f  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.521    11.869    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    11.993 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618    12.611    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520   547.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[5]/C
                         clock pessimism              0.569   547.972    
                         clock uncertainty           -0.035   547.937    
    SLICE_X2Y0           FDSE (Setup_fdse_C_CE)      -0.169   547.768    nolabel_line85/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        547.768    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                535.156    

Slack (MET) :             535.156ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.828ns (17.943%)  route 3.787ns (82.057%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 547.403 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 f  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 f  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 f  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.521    11.869    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    11.993 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618    12.611    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520   547.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[6]/C
                         clock pessimism              0.569   547.972    
                         clock uncertainty           -0.035   547.937    
    SLICE_X2Y0           FDSE (Setup_fdse_C_CE)      -0.169   547.768    nolabel_line85/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        547.768    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                535.156    

Slack (MET) :             535.225ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.854ns (19.858%)  route 3.447ns (80.142%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 547.402 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 r  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 r  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 r  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.128    11.476    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.150    11.626 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.671    12.298    nolabel_line85/boud_counter
    SLICE_X3Y3           FDRE                                         r  nolabel_line85/boud_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.519   547.402    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line85/boud_counter_reg[6]/C
                         clock pessimism              0.569   547.971    
                         clock uncertainty           -0.035   547.936    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.413   547.523    nolabel_line85/boud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        547.522    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                535.225    

Slack (MET) :             535.225ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.854ns (19.858%)  route 3.447ns (80.142%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 547.402 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 r  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 r  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 r  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.128    11.476    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.150    11.626 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.671    12.298    nolabel_line85/boud_counter
    SLICE_X3Y3           FDRE                                         r  nolabel_line85/boud_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.519   547.402    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line85/boud_counter_reg[7]/C
                         clock pessimism              0.569   547.971    
                         clock uncertainty           -0.035   547.936    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.413   547.523    nolabel_line85/boud_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        547.522    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                535.225    

Slack (MET) :             535.225ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.854ns (19.858%)  route 3.447ns (80.142%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 547.402 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 r  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 r  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 r  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.128    11.476    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.150    11.626 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.671    12.298    nolabel_line85/boud_counter
    SLICE_X3Y3           FDRE                                         r  nolabel_line85/boud_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.519   547.402    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line85/boud_counter_reg[8]/C
                         clock pessimism              0.569   547.971    
                         clock uncertainty           -0.035   547.936    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.413   547.523    nolabel_line85/boud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        547.522    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                535.225    

Slack (MET) :             535.233ns  (required time - arrival time)
  Source:                 nolabel_line85/boud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            540.000ns  (rx_clk rise@540.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.854ns (19.889%)  route 3.440ns (80.111%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns = ( 547.403 - 540.000 ) 
    Source Clock Delay      (SCD):    7.997ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.639     7.997    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     8.453 r  nolabel_line85/boud_counter_reg[4]/Q
                         net (fo=2, routed)           1.004     9.457    nolabel_line85/boud_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     9.581 r  nolabel_line85/boud_counter[15]_i_6/O
                         net (fo=1, routed)           0.643    10.224    nolabel_line85/boud_counter[15]_i_6_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124    10.348 r  nolabel_line85/boud_counter[15]_i_3/O
                         net (fo=21, routed)          1.128    11.476    nolabel_line85/boud_counter[15]_i_3_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.150    11.626 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.665    12.291    nolabel_line85/boud_counter
    SLICE_X3Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)   540.000   540.000 r  
    W5                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   541.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   543.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   543.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444   544.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367   545.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639   545.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   545.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520   547.403    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[1]/C
                         clock pessimism              0.569   547.972    
                         clock uncertainty           -0.035   547.937    
    SLICE_X3Y2           FDRE (Setup_fdre_C_CE)      -0.413   547.523    nolabel_line85/boud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        547.523    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                535.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line85/data_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y1           FDSE                                         r  nolabel_line85/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDSE (Prop_fdse_C_Q)         0.141     2.617 r  nolabel_line85/data_reg_reg[1]/Q
                         net (fo=2, routed)           0.125     2.742    nolabel_line85/data_reg_reg_n_0_[1]
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[1]/C
                         clock pessimism             -0.842     2.489    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.076     2.565    nolabel_line85/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line85/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y1           FDRE                                         r  nolabel_line85/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.128     2.604 r  nolabel_line85/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.075     2.679    nolabel_line85/data_reg_reg_n_0_[7]
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[7]/C
                         clock pessimism             -0.842     2.489    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.011     2.500    nolabel_line85/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line85/data_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDSE (Prop_fdse_C_Q)         0.164     2.640 r  nolabel_line85/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.123     2.763    nolabel_line85/data_reg_reg_n_0_[5]
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[5]/C
                         clock pessimism             -0.839     2.492    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.053     2.545    nolabel_line85/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line85/data_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.785%)  route 0.129ns (50.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y1           FDSE                                         r  nolabel_line85/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDSE (Prop_fdse_C_Q)         0.128     2.604 r  nolabel_line85/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.129     2.733    nolabel_line85/data_reg_reg_n_0_[2]
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[2]/C
                         clock pessimism             -0.842     2.489    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.022     2.511    nolabel_line85/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line85/data_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.297%)  route 0.170ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y1           FDSE                                         r  nolabel_line85/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDSE (Prop_fdse_C_Q)         0.141     2.617 r  nolabel_line85/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.170     2.787    nolabel_line85/data_reg_reg_n_0_[0]
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[0]/C
                         clock pessimism             -0.842     2.489    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.075     2.564    nolabel_line85/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line85/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.593     2.473    nolabel_line85/rx_clk_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     2.614 r  nolabel_line85/bit_counter_reg[1]/Q
                         net (fo=4, routed)           0.132     2.746    nolabel_line85/bit_counter_reg_n_0_[1]
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.045     2.791 r  nolabel_line85/bit_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.791    nolabel_line85/bit_counter[3]_i_2_n_0
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[3]/C
                         clock pessimism             -0.855     2.473    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.092     2.565    nolabel_line85/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line85/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.593     2.473    nolabel_line85/rx_clk_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     2.614 r  nolabel_line85/bit_counter_reg[1]/Q
                         net (fo=4, routed)           0.167     2.781    nolabel_line85/bit_counter_reg_n_0_[1]
    SLICE_X5Y3           LUT5 (Prop_lut5_I2_O)        0.042     2.823 r  nolabel_line85/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.823    nolabel_line85/bit_counter[2]_i_1_n_0
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[2]/C
                         clock pessimism             -0.855     2.473    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.107     2.580    nolabel_line85/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line85/data_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.783%)  route 0.172ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDSE (Prop_fdse_C_Q)         0.164     2.640 r  nolabel_line85/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.172     2.812    nolabel_line85/data_reg_reg_n_0_[3]
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[3]/C
                         clock pessimism             -0.839     2.492    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.076     2.568    nolabel_line85/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line85/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.429%)  route 0.190ns (50.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.593     2.473    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     2.614 r  nolabel_line85/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.190     2.804    nolabel_line85/state__0[0]
    SLICE_X3Y2           LUT6 (Prop_lut6_I3_O)        0.045     2.849 r  nolabel_line85/boud_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.849    nolabel_line85/boud_counter[1]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[1]/C
                         clock pessimism             -0.818     2.513    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.091     2.604    nolabel_line85/boud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line85/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line85/boud_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.298%)  route 0.191ns (50.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.593     2.473    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     2.614 r  nolabel_line85/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.191     2.805    nolabel_line85/state__0[0]
    SLICE_X3Y2           LUT6 (Prop_lut6_I3_O)        0.045     2.850 r  nolabel_line85/boud_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.850    nolabel_line85/boud_counter[2]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.867     3.331    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[2]/C
                         clock pessimism             -0.818     2.513    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.092     2.605    nolabel_line85/boud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 270.000 }
Period(ns):         540.000
Sources:            { clk_div/rx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         540.000     537.845    BUFGCTRL_X0Y1  rx_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X5Y3     nolabel_line85/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X5Y3     nolabel_line85/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X5Y3     nolabel_line85/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X5Y3     nolabel_line85/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X1Y3     nolabel_line85/boud_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X3Y4     nolabel_line85/boud_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         540.000     539.000    SLICE_X3Y4     nolabel_line85/boud_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X4Y3     nolabel_line85/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         270.000     269.500    SLICE_X5Y3     nolabel_line85/bit_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack     8675.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4339.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8675.541ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8686.165    nolabel_line93/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       8686.165    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.541    

Slack (MET) :             8675.541ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8686.165    nolabel_line93/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                       8686.165    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.541    

Slack (MET) :             8675.541ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8686.165    nolabel_line93/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                       8686.165    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.541    

Slack (MET) :             8675.541ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[7]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8686.165    nolabel_line93/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                       8686.165    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.541    

Slack (MET) :             8675.576ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8686.201    nolabel_line93/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       8686.200    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.576    

Slack (MET) :             8675.576ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8686.201    nolabel_line93/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       8686.200    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.576    

Slack (MET) :             8675.576ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8686.201    nolabel_line93/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       8686.200    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.576    

Slack (MET) :             8675.576ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.642ns (16.610%)  route 3.223ns (83.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.076     8.353    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147    10.624    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/C
                         clock pessimism              0.385  8686.405    
                         clock uncertainty           -0.035  8686.370    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8686.201    nolabel_line93/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                       8686.200    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                               8675.576    

Slack (MET) :             8675.978ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.002ns (26.240%)  route 2.817ns (73.760%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.196ns = ( 8686.196 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          0.852     8.129    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.152     8.281 r  nolabel_line93/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.521     8.801    nolabel_line93/FSM_onehot_state[3]_i_2_n_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I0_O)        0.332     9.133 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           1.444    10.577    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y5          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.049  8686.196    nolabel_line93/CLK
    SLICE_X12Y5          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.563  8686.759    
                         clock uncertainty           -0.035  8686.724    
    SLICE_X12Y5          FDSE (Setup_fdse_C_CE)      -0.169  8686.555    nolabel_line93/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8686.555    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                               8675.978    

Slack (MET) :             8675.978ns  (required time - arrival time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (tx_clk rise@8680.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.002ns (26.240%)  route 2.817ns (73.760%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.196ns = ( 8686.196 - 8680.000 ) 
    Source Clock Delay      (SCD):    6.759ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     7.277 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          0.852     8.129    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.152     8.281 r  nolabel_line93/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.521     8.801    nolabel_line93/FSM_onehot_state[3]_i_2_n_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I0_O)        0.332     9.133 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           1.444    10.577    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.049  8686.196    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.563  8686.759    
                         clock uncertainty           -0.035  8686.724    
    SLICE_X12Y5          FDRE (Setup_fdre_C_CE)      -0.169  8686.555    nolabel_line93/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8686.555    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                               8675.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/tx_out_reg/D
                            (rising edge-triggered cell FDSE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.767%)  route 0.086ns (29.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.536     2.116    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     2.280 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          0.086     2.366    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X13Y5          LUT4 (Prop_lut4_I2_O)        0.045     2.411 r  nolabel_line93/tx_out_i_1/O
                         net (fo=1, routed)           0.000     2.411    nolabel_line93/tx_out_i_1_n_0
    SLICE_X13Y5          FDSE                                         r  nolabel_line93/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X13Y5          FDSE                                         r  nolabel_line93/tx_out_reg/C
                         clock pessimism             -0.615     2.129    
    SLICE_X13Y5          FDSE (Hold_fdse_C_D)         0.091     2.220    nolabel_line93/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line93/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.934%)  route 0.194ns (51.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.460     2.040    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     2.181 r  nolabel_line93/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.194     2.375    nolabel_line93/in4[4]
    SLICE_X12Y4          LUT5 (Prop_lut5_I1_O)        0.045     2.420 r  nolabel_line93/data_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.420    nolabel_line93/data_reg__0[4]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/C
                         clock pessimism             -0.600     2.053    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     2.174    nolabel_line93/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line93/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.460     2.040    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     2.204 r  nolabel_line93/data_reg_reg[4]/Q
                         net (fo=1, routed)           0.162     2.366    nolabel_line93/in4[3]
    SLICE_X12Y4          LUT5 (Prop_lut5_I1_O)        0.045     2.411 r  nolabel_line93/data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.411    nolabel_line93/data_reg__0[3]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/C
                         clock pessimism             -0.613     2.040    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     2.161    nolabel_line93/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line93/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.514     2.094    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     2.235 r  nolabel_line93/bit_counter_reg[1]/Q
                         net (fo=5, routed)           0.179     2.414    nolabel_line93/bit_counter_reg_n_0_[1]
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.042     2.456 r  nolabel_line93/bit_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.456    nolabel_line93/bit_counter[2]_i_1__0_n_0
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.591     2.717    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[2]/C
                         clock pessimism             -0.623     2.094    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.107     2.201    nolabel_line93/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line93/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.514     2.094    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     2.235 r  nolabel_line93/bit_counter_reg[1]/Q
                         net (fo=5, routed)           0.179     2.414    nolabel_line93/bit_counter_reg_n_0_[1]
    SLICE_X13Y3          LUT3 (Prop_lut3_I2_O)        0.045     2.459 r  nolabel_line93/bit_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.459    nolabel_line93/bit_counter[1]_i_1__0_n_0
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.591     2.717    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[1]/C
                         clock pessimism             -0.623     2.094    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.091     2.185    nolabel_line93/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.733%)  route 0.195ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.536     2.116    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     2.280 r  nolabel_line93/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          0.195     2.474    nolabel_line93/FSM_onehot_state_reg_n_0_[1]
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.628     2.116    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.063     2.179    nolabel_line93/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 nolabel_line93/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.337%)  route 0.223ns (51.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.460     2.040    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     2.204 r  nolabel_line93/data_reg_reg[3]/Q
                         net (fo=1, routed)           0.223     2.427    nolabel_line93/in4[2]
    SLICE_X12Y4          LUT5 (Prop_lut5_I1_O)        0.045     2.472 r  nolabel_line93/data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.472    nolabel_line93/data_reg__0[2]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/C
                         clock pessimism             -0.613     2.040    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     2.161    nolabel_line93/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line93/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.460     2.040    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     2.204 r  nolabel_line93/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.223     2.427    nolabel_line93/in4[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I1_O)        0.045     2.472 r  nolabel_line93/data_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.472    nolabel_line93/data_reg__0[1]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/C
                         clock pessimism             -0.613     2.040    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     2.160    nolabel_line93/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line93/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.632%)  route 0.212ns (56.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.536     2.116    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     2.280 r  nolabel_line93/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          0.212     2.492    nolabel_line93/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.628     2.116    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.063     2.179    nolabel_line93/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 nolabel_line93/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            nolabel_line93/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.460     2.040    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     2.181 r  nolabel_line93/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.219     2.400    nolabel_line93/in4[5]
    SLICE_X13Y4          LUT5 (Prop_lut5_I1_O)        0.045     2.445 r  nolabel_line93/data_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.445    nolabel_line93/data_reg__0[5]
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/C
                         clock pessimism             -0.613     2.040    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.091     2.131    nolabel_line93/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk
Waveform(ns):       { 0.000 4340.000 }
Period(ns):         8680.000
Sources:            { clk_div/tx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         8680.000    8679.000   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X13Y3  nolabel_line93/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X13Y3  nolabel_line93/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X13Y3  nolabel_line93/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X13Y3  nolabel_line93/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X13Y4  nolabel_line93/data_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X12Y4  nolabel_line93/data_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X13Y3  nolabel_line93/bit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X13Y3  nolabel_line93/bit_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X12Y5  nolabel_line93/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X13Y3  nolabel_line93/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X13Y3  nolabel_line93/bit_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.936ns (31.790%)  route 2.008ns (68.210%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.655     9.985    nolabel_line102/last_write_en
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.327    10.312 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.625    10.937    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  nolabel_line102/data_reg_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.520    14.861    nolabel_line102/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  nolabel_line102/data_reg_reg[2][5]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X1Y0           FDRE (Setup_fdre_C_CE)      -0.205    14.801    nolabel_line102/data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.936ns (32.083%)  route 1.981ns (67.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.655     9.985    nolabel_line102/last_write_en
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.327    10.312 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.598    10.910    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.520    14.861    nolabel_line102/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][4]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X1Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.801    nolabel_line102/data_reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.936ns (32.083%)  route 1.981ns (67.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.655     9.985    nolabel_line102/last_write_en
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.327    10.312 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.598    10.910    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.520    14.861    nolabel_line102/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][6]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X1Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.801    nolabel_line102/data_reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.936ns (32.158%)  route 1.975ns (67.842%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.453     9.783    nolabel_line102/last_write_en
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.327    10.110 r  nolabel_line102/data_reg[1][7]_i_1/O
                         net (fo=8, routed)           0.794    10.904    nolabel_line102/data_reg[1][7]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  nolabel_line102/data_reg_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.520    14.861    nolabel_line102/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  nolabel_line102/data_reg_reg[1][3]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    14.801    nolabel_line102/data_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.936ns (32.158%)  route 1.975ns (67.842%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.453     9.783    nolabel_line102/last_write_en
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.327    10.110 r  nolabel_line102/data_reg[1][7]_i_1/O
                         net (fo=8, routed)           0.794    10.904    nolabel_line102/data_reg[1][7]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  nolabel_line102/data_reg_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.520    14.861    nolabel_line102/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  nolabel_line102/data_reg_reg[1][5]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    14.801    nolabel_line102/data_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.936ns (33.847%)  route 1.829ns (66.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.655     9.985    nolabel_line102/last_write_en
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.327    10.312 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.446    10.758    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.518    14.859    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][0]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.799    nolabel_line102/data_reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.936ns (33.847%)  route 1.829ns (66.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.655     9.985    nolabel_line102/last_write_en
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.327    10.312 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.446    10.758    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.518    14.859    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][1]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.799    nolabel_line102/data_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.936ns (33.847%)  route 1.829ns (66.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.655     9.985    nolabel_line102/last_write_en
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.327    10.312 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.446    10.758    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.518    14.859    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][7]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.799    nolabel_line102/data_reg_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.936ns (33.869%)  route 1.828ns (66.131%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.453     9.783    nolabel_line102/last_write_en
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.327    10.110 r  nolabel_line102/data_reg[1][7]_i_1/O
                         net (fo=8, routed)           0.647    10.756    nolabel_line102/data_reg[1][7]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.520    14.861    nolabel_line102/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][4]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.801    nolabel_line102/data_reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.936ns (33.869%)  route 1.828ns (66.131%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564     5.085    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.720     6.261    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.357 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.635     7.993    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     8.449 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.728     9.177    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT3 (Prop_lut3_I2_O)        0.153     9.330 r  nolabel_line102/data_reg[2][7]_i_3/O
                         net (fo=5, routed)           0.453     9.783    nolabel_line102/last_write_en
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.327    10.110 r  nolabel_line102/data_reg[1][7]_i_1/O
                         net (fo=8, routed)           0.647    10.756    nolabel_line102/data_reg[1][7]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.520    14.861    nolabel_line102/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][6]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X0Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.801    nolabel_line102/data_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  4.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.640 r  nolabel_line85/data_out_reg[2]/Q
                         net (fo=4, routed)           0.129     2.769    nolabel_line102/data_reg_reg[3][7]_0[2]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045     2.814 r  nolabel_line102/data_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     2.814    nolabel_line102/data_reg[0][2]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][2]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.120     1.868    nolabel_line102/data_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.433%)  route 0.137ns (45.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.640 r  nolabel_line85/data_out_reg[2]/Q
                         net (fo=4, routed)           0.137     2.777    nolabel_line102/data_reg_reg[3][7]_0[2]
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][2]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.070     1.818    nolabel_line102/data_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.250%)  route 0.144ns (40.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.640 r  nolabel_line85/data_out_reg[0]/Q
                         net (fo=4, routed)           0.144     2.784    nolabel_line102/data_reg_reg[3][7]_0[0]
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.045     2.829 r  nolabel_line102/data_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.829    nolabel_line102/p_0_in[0]
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.092     1.840    nolabel_line102/data_reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.222%)  route 0.150ns (41.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.640 r  nolabel_line85/data_out_reg[0]/Q
                         net (fo=4, routed)           0.150     2.790    nolabel_line102/data_reg_reg[3][7]_0[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.045     2.835 r  nolabel_line102/data_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.835    nolabel_line102/data_reg[1][0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.092     1.840    nolabel_line102/data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.148ns (50.744%)  route 0.144ns (49.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     2.624 r  nolabel_line85/data_out_reg[7]/Q
                         net (fo=4, routed)           0.144     2.768    nolabel_line102/data_reg_reg[3][7]_0[7]
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.018     1.766    nolabel_line102/data_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_pointer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.642%)  route 0.213ns (53.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.593     2.473    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     2.614 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.213     2.827    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.045     2.872 r  nolabel_line102/data_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.872    nolabel_line102/data_pointer[1]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.092     1.840    nolabel_line102/data_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.624%)  route 0.195ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.640 r  nolabel_line85/data_out_reg[1]/Q
                         net (fo=4, routed)           0.195     2.835    nolabel_line102/data_reg_reg[3][7]_0[1]
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.047     1.795    nolabel_line102/data_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 nolabel_line85/recieve_end_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_pointer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.588%)  route 0.222ns (54.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.593     2.473    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     2.614 r  nolabel_line85/recieve_end_reg/Q
                         net (fo=6, routed)           0.222     2.836    nolabel_line102/fifo_write
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.045     2.881 r  nolabel_line102/data_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.881    nolabel_line102/data_pointer[0]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.091     1.839    nolabel_line102/data_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (47.995%)  route 0.226ns (52.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.640 r  nolabel_line85/data_out_reg[1]/Q
                         net (fo=4, routed)           0.226     2.866    nolabel_line102/data_reg_reg[3][7]_0[1]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045     2.911 r  nolabel_line102/data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000     2.911    nolabel_line102/data_reg[0][1]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.121     1.869    nolabel_line102/data_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 nolabel_line85/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Destination:            nolabel_line102/data_reg_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.814%)  route 0.202ns (55.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.562     1.445    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.268     1.854    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.880 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.596     2.476    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.640 r  nolabel_line85/data_out_reg[0]/Q
                         net (fo=4, routed)           0.202     2.842    nolabel_line102/data_reg_reg[3][7]_0[0]
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  nolabel_line102/data_reg_reg[3][0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.046     1.794    nolabel_line102/data_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  1.048    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.890ns (28.142%)  route 2.273ns (71.858%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.156     6.688    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.518     7.206 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           1.016     8.222    nolabel_line102/send_end
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124     8.346 r  nolabel_line102/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.845     9.191    nolabel_line102/FSM_sequential_state[2]_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.315 r  nolabel_line102/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.411     9.726    nolabel_line102/time_out_counter_reg[0]_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I4_O)        0.124     9.850 r  nolabel_line102/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.850    nolabel_line102_n_3
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.029    15.032    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.890ns (28.168%)  route 2.270ns (71.832%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.156     6.688    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.518     7.206 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           1.016     8.222    nolabel_line102/send_end
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124     8.346 r  nolabel_line102/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.845     9.191    nolabel_line102/FSM_sequential_state[2]_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.315 r  nolabel_line102/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.408     9.723    nolabel_line102/time_out_counter_reg[0]_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I4_O)        0.124     9.847 r  nolabel_line102/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.847    nolabel_line102_n_0
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.031    15.034    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.890ns (30.502%)  route 2.028ns (69.498%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.156     6.688    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.518     7.206 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           1.016     8.222    nolabel_line102/send_end
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124     8.346 r  nolabel_line102/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.845     9.191    nolabel_line102/FSM_sequential_state[2]_i_5_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.315 r  nolabel_line102/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.167     9.482    nolabel_line93/FSM_sequential_state_reg[1]_2
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124     9.606 r  nolabel_line93/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.606    nolabel_line93_n_2
    SLICE_X9Y3           FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.029    14.965    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            packet_number_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.890ns (35.729%)  route 1.601ns (64.271%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.156     6.688    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.518     7.206 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           0.877     8.083    nolabel_line93/send_end
    SLICE_X11Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  nolabel_line93/packet_number_i_3/O
                         net (fo=1, routed)           0.292     8.500    nolabel_line93/packet_number_i_3_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.624 r  nolabel_line93/packet_number_i_2/O
                         net (fo=1, routed)           0.431     9.055    nolabel_line93/packet_number
    SLICE_X11Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.179 r  nolabel_line93/packet_number_i_1/O
                         net (fo=1, routed)           0.000     9.179    nolabel_line93_n_4
    SLICE_X11Y3          FDRE                                         r  packet_number_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  packet_number_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.029    14.966    packet_number_reg
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            send_command_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.642ns (49.982%)  route 0.642ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.156     6.688    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.518     7.206 f  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           0.642     7.848    nolabel_line93/send_end
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.972 r  nolabel_line93/send_command_i_1/O
                         net (fo=1, routed)           0.000     7.972    nolabel_line93_n_5
    SLICE_X11Y3          FDRE                                         r  send_command_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.031    14.968    send_command_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            send_command_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (44.999%)  route 0.255ns (55.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.514     2.094    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     2.258 f  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           0.255     2.513    nolabel_line93/send_end
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.558 r  nolabel_line93/send_command_i_1/O
                         net (fo=1, routed)           0.000     2.558    nolabel_line93_n_5
    SLICE_X11Y3          FDRE                                         r  send_command_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.092     1.811    send_command_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            packet_number_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (44.999%)  route 0.255ns (55.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.514     2.094    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     2.258 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           0.255     2.513    nolabel_line93/send_end
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.558 r  nolabel_line93/packet_number_i_1/O
                         net (fo=1, routed)           0.000     2.558    nolabel_line93_n_4
    SLICE_X11Y3          FDRE                                         r  packet_number_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  packet_number_reg/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.091     1.810    packet_number_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.299ns (42.024%)  route 0.413ns (57.976%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.514     2.094    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     2.258 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           0.300     2.558    nolabel_line93/send_end
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.045     2.603 r  nolabel_line93/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.049     2.652    nolabel_line102/FSM_sequential_state_reg[2]
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.045     2.697 r  nolabel_line102/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.064     2.760    nolabel_line93/FSM_sequential_state_reg[1]_2
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.045     2.805 r  nolabel_line93/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.805    nolabel_line93_n_2
    SLICE_X9Y3           FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     1.810    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.299ns (34.555%)  route 0.566ns (65.445%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.514     2.094    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     2.258 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           0.300     2.558    nolabel_line93/send_end
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.045     2.603 r  nolabel_line93/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.049     2.652    nolabel_line102/FSM_sequential_state_reg[2]
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.045     2.697 r  nolabel_line102/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.217     2.914    nolabel_line102/time_out_counter_reg[0]_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I4_O)        0.045     2.959 r  nolabel_line102/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.959    nolabel_line102_n_0
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.092     1.839    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 nolabel_line93/send_end_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - tx_clk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.299ns (34.515%)  route 0.567ns (65.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.514     2.094    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     2.258 r  nolabel_line93/send_end_reg/Q
                         net (fo=7, routed)           0.300     2.558    nolabel_line93/send_end
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.045     2.603 r  nolabel_line93/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.049     2.652    nolabel_line102/FSM_sequential_state_reg[2]
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.045     2.697 r  nolabel_line102/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.218     2.915    nolabel_line102/time_out_counter_reg[0]_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I4_O)        0.045     2.960 r  nolabel_line102/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.960    nolabel_line102_n_3
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.091     1.838    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.122    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8685.960    nolabel_line93/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       8685.960    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8685.960    nolabel_line93/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                       8685.960    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8685.960    nolabel_line93/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                       8685.960    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[7]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X13Y4          FDRE (Setup_fdre_C_CE)      -0.205  8685.960    nolabel_line93/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                       8685.960    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8685.996    nolabel_line93/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       8685.995    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8685.996    nolabel_line93/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       8685.995    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8685.996    nolabel_line93/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       8685.995    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        4.099ns  (logic 0.580ns (14.151%)  route 3.519ns (85.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 8686.021 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.372  8676.918    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.124  8677.042 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147  8679.188    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873  8686.021    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/C
                         clock pessimism              0.180  8686.200    
                         clock uncertainty           -0.035  8686.165    
    SLICE_X12Y4          FDRE (Setup_fdre_C_CE)      -0.169  8685.996    nolabel_line93/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                       8685.995    
                         arrival time                       -8679.188    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/send_end_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        3.965ns  (logic 0.704ns (17.755%)  route 3.261ns (82.245%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 8686.138 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 f  send_command_reg/Q
                         net (fo=5, routed)           1.765  8677.312    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT6 (Prop_lut6_I1_O)        0.124  8677.436 r  nolabel_line93/send_end_i_2/O
                         net (fo=1, routed)           1.496  8678.932    nolabel_line93/send_end_i_2_n_0
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124  8679.056 r  nolabel_line93/send_end_i_1/O
                         net (fo=1, routed)           0.000  8679.056    nolabel_line93/send_end_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.991  8686.138    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C
                         clock pessimism              0.180  8686.317    
                         clock uncertainty           -0.035  8686.282    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)        0.077  8686.359    nolabel_line93/send_end_reg
  -------------------------------------------------------------------
                         required time                       8686.359    
                         arrival time                       -8679.056    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/bit_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_clk rise@8680.000ns - sys_clk_pin rise@8670.000ns)
  Data Path Delay:        3.646ns  (logic 0.580ns (15.907%)  route 3.066ns (84.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 8686.138 - 8680.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 8675.090 - 8670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8670.000  8670.000 r  
    W5                                                0.000  8670.000 r  clk (IN)
                         net (fo=0)                   0.000  8670.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8671.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8673.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8673.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569  8675.090    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456  8675.546 r  send_command_reg/Q
                         net (fo=5, routed)           1.564  8677.109    nolabel_line93/send_command_reg
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.124  8677.233 r  nolabel_line93/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           1.502  8678.735    nolabel_line93/bit_counter
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)  8680.000  8680.000 r  
    W5                                                0.000  8680.000 r  clk (IN)
                         net (fo=0)                   0.000  8680.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  8681.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  8683.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8683.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439  8684.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367  8685.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.991  8686.138    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[0]/C
                         clock pessimism              0.180  8686.317    
                         clock uncertainty           -0.035  8686.282    
    SLICE_X13Y3          FDRE (Setup_fdre_C_CE)      -0.205  8686.077    nolabel_line93/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8686.077    
                         arrival time                       -8678.736    
  -------------------------------------------------------------------
                         slack                                  7.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sending_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.186ns (15.734%)  route 0.996ns (84.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  sending_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  sending_data_reg[5]/Q
                         net (fo=1, routed)           0.996     2.586    nolabel_line93/Q[5]
    SLICE_X13Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.631 r  nolabel_line93/data_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.631    nolabel_line93/data_reg__0[5]
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/C
                         clock pessimism             -0.244     2.409    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.091     2.500    nolabel_line93/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sending_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.459%)  route 0.988ns (82.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  sending_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  sending_data_reg[0]/Q
                         net (fo=1, routed)           0.988     2.601    nolabel_line93/Q[0]
    SLICE_X13Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.646 r  nolabel_line93/data_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.646    nolabel_line93/data_reg__0[0]
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/C
                         clock pessimism             -0.244     2.409    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.092     2.501    nolabel_line93/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sending_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.209ns (17.404%)  route 0.992ns (82.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  sending_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  sending_data_reg[6]/Q
                         net (fo=1, routed)           0.992     2.605    nolabel_line93/Q[6]
    SLICE_X13Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.650 r  nolabel_line93/data_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.650    nolabel_line93/data_reg__0[6]
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/C
                         clock pessimism             -0.244     2.409    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.092     2.501    nolabel_line93/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sending_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.186ns (14.986%)  route 1.055ns (85.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  sending_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  sending_data_reg[4]/Q
                         net (fo=1, routed)           1.055     2.645    nolabel_line93/Q[4]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.690 r  nolabel_line93/data_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.690    nolabel_line93/data_reg__0[4]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/C
                         clock pessimism             -0.244     2.409    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     2.530    nolabel_line93/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sending_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.209ns (16.504%)  route 1.057ns (83.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  sending_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  sending_data_reg[3]/Q
                         net (fo=1, routed)           1.057     2.670    nolabel_line93/Q[3]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.715 r  nolabel_line93/data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.715    nolabel_line93/data_reg__0[3]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/C
                         clock pessimism             -0.244     2.409    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     2.530    nolabel_line93/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sending_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.209ns (16.490%)  route 1.058ns (83.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  sending_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  sending_data_reg[1]/Q
                         net (fo=1, routed)           1.058     2.672    nolabel_line93/Q[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.717 r  nolabel_line93/data_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.717    nolabel_line93/data_reg__0[1]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/C
                         clock pessimism             -0.244     2.409    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     2.529    nolabel_line93/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sending_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.415%)  route 1.104ns (85.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  sending_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  sending_data_reg[2]/Q
                         net (fo=1, routed)           1.104     2.694    nolabel_line93/Q[2]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.739 r  nolabel_line93/data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.739    nolabel_line93/data_reg__0[2]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.527     2.653    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/C
                         clock pessimism             -0.244     2.409    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     2.530    nolabel_line93/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.186ns (14.142%)  route 1.129ns (85.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  send_command_reg/Q
                         net (fo=5, routed)           0.547     2.137    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT5 (Prop_lut5_I1_O)        0.045     2.182 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.582     2.764    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y5          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.244     2.500    
    SLICE_X12Y5          FDSE (Hold_fdse_C_CE)       -0.016     2.484    nolabel_line93/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.186ns (14.142%)  route 1.129ns (85.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  send_command_reg/Q
                         net (fo=5, routed)           0.547     2.137    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT5 (Prop_lut5_I1_O)        0.045     2.182 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.582     2.764    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.244     2.500    
    SLICE_X12Y5          FDRE (Hold_fdre_C_CE)       -0.016     2.484    nolabel_line93/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.186ns (14.142%)  route 1.129ns (85.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  send_command_reg/Q
                         net (fo=5, routed)           0.547     2.137    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT5 (Prop_lut5_I1_O)        0.045     2.182 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.582     2.764    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.244     2.500    
    SLICE_X12Y5          FDRE (Hold_fdre_C_CE)       -0.016     2.484    nolabel_line93/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.281    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line102/data_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_ptr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 3.986ns (55.779%)  route 3.160ns (44.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.636     5.157    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line102/data_pointer_reg[1]/Q
                         net (fo=9, routed)           3.160     8.773    buffer_ptr_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.303 r  buffer_ptr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.303    buffer_ptr[1]
    E19                                                               r  buffer_ptr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 3.965ns (62.210%)  route 2.408ns (37.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     5.546 r  FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          2.408     7.955    state_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.463 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.463    state[1]
    W18                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 3.965ns (63.476%)  route 2.281ns (36.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          2.281     7.894    state_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.403 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.403    state[0]
    V19                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line102/data_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_ptr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.961ns (67.335%)  route 1.921ns (32.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.636     5.157    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line102/data_pointer_reg[0]/Q
                         net (fo=9, routed)           1.921     7.535    buffer_ptr_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.039 r  buffer_ptr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.039    buffer_ptr[0]
    U16                                                               r  buffer_ptr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.970ns (69.540%)  route 1.739ns (30.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          1.739     7.351    state_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.866 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.866    state[2]
    U15                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.357ns (78.561%)  route 0.370ns (21.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          0.370     1.987    state_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.203 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.203    state[2]
    U15                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line102/data_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_ptr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.347ns (74.402%)  route 0.463ns (25.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     1.477    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line102/data_pointer_reg[0]/Q
                         net (fo=9, routed)           0.463     2.082    buffer_ptr_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.287 r  buffer_ptr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.287    buffer_ptr[0]
    U16                                                               r  buffer_ptr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.351ns (69.019%)  route 0.606ns (30.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          0.606     2.224    state_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.434 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.434    state[0]
    V19                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.351ns (65.281%)  route 0.718ns (34.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.718     2.308    state_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.518 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    state[1]
    W18                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line102/data_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_ptr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.372ns (57.403%)  route 1.018ns (42.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     1.477    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line102/data_pointer_reg[1]/Q
                         net (fo=9, routed)           1.018     2.636    buffer_ptr_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.867 r  buffer_ptr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.867    buffer_ptr[1]
    E19                                                               r  buffer_ptr[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tx_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line93/tx_out_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            tx_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 3.974ns (47.699%)  route 4.357ns (52.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.555     5.076    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          1.227     6.759    nolabel_line93/CLK
    SLICE_X13Y5          FDSE                                         r  nolabel_line93/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDSE (Prop_fdse_C_Q)         0.456     7.215 r  nolabel_line93/tx_out_reg/Q
                         net (fo=1, routed)           4.357    11.572    tx_out_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.090 r  tx_out_OBUF_inst/O
                         net (fo=0)                   0.000    15.090    tx_out
    A18                                                               r  tx_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line93/tx_out_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            tx_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.360ns (48.790%)  route 1.427ns (51.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.556     1.439    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.536     2.116    nolabel_line93/CLK
    SLICE_X13Y5          FDSE                                         r  nolabel_line93/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDSE (Prop_fdse_C_Q)         0.141     2.257 r  nolabel_line93/tx_out_reg/Q
                         net (fo=1, routed)           1.427     3.684    tx_out_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.903 r  tx_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.903    tx_out
    A18                                                               r  tx_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rx_clk

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/recieve_end_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.704ns (27.079%)  route 4.589ns (72.921%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        7.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.922     5.378    nolabel_line85/rx_in_IBUF
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.502 r  nolabel_line85/recieve_end_i_2/O
                         net (fo=1, routed)           0.667     6.169    nolabel_line85/recieve_end_i_2_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.124     6.293 r  nolabel_line85/recieve_end_i_1/O
                         net (fo=1, routed)           0.000     6.293    nolabel_line85/recieve_end_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.517     7.400    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.226ns  (logic 1.580ns (25.382%)  route 4.646ns (74.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          4.027     5.484    nolabel_line85/rx_in_IBUF
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.124     5.608 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618     6.226    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520     7.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[3]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.226ns  (logic 1.580ns (25.382%)  route 4.646ns (74.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          4.027     5.484    nolabel_line85/rx_in_IBUF
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.124     5.608 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618     6.226    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520     7.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[4]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.226ns  (logic 1.580ns (25.382%)  route 4.646ns (74.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          4.027     5.484    nolabel_line85/rx_in_IBUF
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.124     5.608 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618     6.226    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520     7.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[5]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.226ns  (logic 1.580ns (25.382%)  route 4.646ns (74.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          4.027     5.484    nolabel_line85/rx_in_IBUF
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.124     5.608 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.618     6.226    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520     7.403    nolabel_line85/rx_clk_BUFG
    SLICE_X2Y0           FDSE                                         r  nolabel_line85/data_reg_reg[6]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.608ns (26.270%)  route 4.514ns (73.730%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.701     5.158    nolabel_line85/rx_in_IBUF
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.152     5.310 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.812     6.122    nolabel_line85/boud_counter
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520     7.403    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[3]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.608ns (26.270%)  route 4.514ns (73.730%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.701     5.158    nolabel_line85/rx_in_IBUF
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.152     5.310 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.812     6.122    nolabel_line85/boud_counter
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520     7.403    nolabel_line85/rx_clk_BUFG
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[4]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.704ns (27.905%)  route 4.403ns (72.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        7.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.919     5.375    nolabel_line85/rx_in_IBUF
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124     5.499 r  nolabel_line85/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.484     5.983    nolabel_line85/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.124     6.107 r  nolabel_line85/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.107    nolabel_line85/FSM_sequential_state[0]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.517     7.400    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 1.698ns (27.834%)  route 4.403ns (72.166%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        7.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.919     5.375    nolabel_line85/rx_in_IBUF
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124     5.499 r  nolabel_line85/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.484     5.983    nolabel_line85/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.118     6.101 r  nolabel_line85/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.101    nolabel_line85/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.517     7.400    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.580ns (25.979%)  route 4.503ns (74.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          4.027     5.484    nolabel_line85/rx_in_IBUF
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.124     5.608 r  nolabel_line85/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.475     6.083    nolabel_line85/data_reg[7]_i_1__0_n_0
    SLICE_X3Y1           FDSE                                         r  nolabel_line85/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.444     4.785    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.639     5.792    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.883 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          1.520     7.403    nolabel_line85/rx_clk_BUFG
    SLICE_X3Y1           FDSE                                         r  nolabel_line85/data_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/recieve_end_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.264ns (28.186%)  route 0.674ns (71.814%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.674     0.893    nolabel_line85/reset_IBUF
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.045     0.938 r  nolabel_line85/recieve_end_i_1/O
                         net (fo=1, routed)           0.000     0.938    nolabel_line85/recieve_end_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/recieve_end_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.219ns (22.519%)  route 0.755ns (77.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.755     0.974    nolabel_line85/reset_IBUF
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.219ns (22.519%)  route 0.755ns (77.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.755     0.974    nolabel_line85/reset_IBUF
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.219ns (22.519%)  route 0.755ns (77.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.755     0.974    nolabel_line85/reset_IBUF
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.219ns (22.519%)  route 0.755ns (77.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.755     0.974    nolabel_line85/reset_IBUF
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y4           FDRE                                         r  nolabel_line85/boud_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.263ns (26.391%)  route 0.735ns (73.609%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=76, routed)          0.735     0.954    nolabel_line85/reset_IBUF
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.044     0.998 r  nolabel_line85/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.998    nolabel_line85/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.264ns (26.465%)  route 0.735ns (73.535%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=76, routed)          0.735     0.954    nolabel_line85/reset_IBUF
    SLICE_X4Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.999 r  nolabel_line85/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.999    nolabel_line85/FSM_sequential_state[0]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X4Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.219ns (21.214%)  route 0.815ns (78.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.815     1.034    nolabel_line85/reset_IBUF
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.219ns (21.214%)  route 0.815ns (78.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.815     1.034    nolabel_line85/reset_IBUF
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line85/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@270.000ns period=540.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.219ns (21.214%)  route 0.815ns (78.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.815     1.034    nolabel_line85/reset_IBUF
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.831     1.958    clk_div/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_div/clk_rx_uart_out_reg/Q
                         net (fo=2, routed)           0.302     2.436    rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.465 r  rx_clk_BUFG_inst/O
                         net (fo=39, routed)          0.864     3.328    nolabel_line85/rx_clk_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.109ns  (logic 1.699ns (23.901%)  route 5.410ns (76.099%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871     7.109    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.109ns  (logic 1.699ns (23.901%)  route 5.410ns (76.099%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871     7.109    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.109ns  (logic 1.699ns (23.901%)  route 5.410ns (76.099%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871     7.109    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.109ns  (logic 1.699ns (23.901%)  route 5.410ns (76.099%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.871     7.109    nolabel_line102_n_21
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  time_out_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.969ns  (logic 1.699ns (24.384%)  route 5.269ns (75.616%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731     6.969    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.969ns  (logic 1.699ns (24.384%)  route 5.269ns (75.616%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731     6.969    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.969ns  (logic 1.699ns (24.384%)  route 5.269ns (75.616%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731     6.969    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.969ns  (logic 1.699ns (24.384%)  route 5.269ns (75.616%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     6.238 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.731     6.969    nolabel_line102_n_21
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  time_out_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.957ns  (logic 1.725ns (24.800%)  route 5.231ns (75.200%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.150     6.264 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.693     6.957    nolabel_line102_n_17
    SLICE_X6Y8           FDRE                                         r  time_out_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  time_out_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.957ns  (logic 1.725ns (24.800%)  route 5.231ns (75.200%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.579     5.030    nolabel_line102/reset_IBUF
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.124     5.154 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           0.960     6.114    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.150     6.264 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.693     6.957    nolabel_line102_n_17
    SLICE_X6Y8           FDRE                                         r  time_out_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  time_out_counter_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/clk_tx_uart_out_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.219ns (23.670%)  route 0.707ns (76.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.707     0.927    clk_div/reset_IBUF
    SLICE_X11Y21         FDRE                                         r  clk_div/clk_tx_uart_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  clk_div/clk_tx_uart_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_tx_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.264ns (20.836%)  route 1.004ns (79.164%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.865     1.085    clk_div/reset_IBUF
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  clk_div/counter_tx[8]_i_1/O
                         net (fo=9, routed)           0.139     1.269    clk_div/counter_tx[8]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  clk_div/counter_tx_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.825     1.952    clk_div/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clk_div/counter_tx_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_tx_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.264ns (20.836%)  route 1.004ns (79.164%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.865     1.085    clk_div/reset_IBUF
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  clk_div/counter_tx[8]_i_1/O
                         net (fo=9, routed)           0.139     1.269    clk_div/counter_tx[8]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  clk_div/counter_tx_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.825     1.952    clk_div/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clk_div/counter_tx_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_tx_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.264ns (20.836%)  route 1.004ns (79.164%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.865     1.085    clk_div/reset_IBUF
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  clk_div/counter_tx[8]_i_1/O
                         net (fo=9, routed)           0.139     1.269    clk_div/counter_tx[8]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  clk_div/counter_tx_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.825     1.952    clk_div/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clk_div/counter_tx_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_tx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.264ns (20.770%)  route 1.008ns (79.230%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.865     1.085    clk_div/reset_IBUF
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  clk_div/counter_tx[8]_i_1/O
                         net (fo=9, routed)           0.143     1.273    clk_div/counter_tx[8]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  clk_div/counter_tx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clk_div/counter_tx_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_tx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.264ns (20.770%)  route 1.008ns (79.230%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.865     1.085    clk_div/reset_IBUF
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  clk_div/counter_tx[8]_i_1/O
                         net (fo=9, routed)           0.143     1.273    clk_div/counter_tx[8]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  clk_div/counter_tx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clk_div/counter_tx_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_tx_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.264ns (20.770%)  route 1.008ns (79.230%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          0.865     1.085    clk_div/reset_IBUF
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  clk_div/counter_tx[8]_i_1/O
                         net (fo=9, routed)           0.143     1.273    clk_div/counter_tx[8]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  clk_div/counter_tx_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clk_div/counter_tx_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line102/data_reg_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.264ns (20.654%)  route 1.016ns (79.346%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=76, routed)          0.849     1.068    nolabel_line102/reset_IBUF
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.045     1.113 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.167     1.280    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  nolabel_line102/data_reg_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  nolabel_line102/data_reg_reg[2][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line102/data_reg_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.264ns (20.654%)  route 1.016ns (79.346%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=76, routed)          0.849     1.068    nolabel_line102/reset_IBUF
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.045     1.113 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.167     1.280    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  nolabel_line102/data_reg_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  nolabel_line102/data_reg_reg[2][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line102/data_reg_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.264ns (20.504%)  route 1.025ns (79.496%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=76, routed)          0.849     1.068    nolabel_line102/reset_IBUF
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.045     1.113 r  nolabel_line102/data_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.176     1.289    nolabel_line102/data_reg[2][7]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[2][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tx_clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/data_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.575ns (22.578%)  route 5.402ns (77.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          3.255     4.706    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124     4.830 r  nolabel_line93/data_reg[7]_i_1/O
                         net (fo=8, routed)           2.147     6.977    nolabel_line93/data_reg[7]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.873     6.020    nolabel_line93/CLK
    SLICE_X13Y4          FDRE                                         r  nolabel_line93/data_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/send_end_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.111ns  (logic 1.575ns (30.818%)  route 3.536ns (69.182%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=76, routed)          3.536     4.987    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.111 r  nolabel_line93/send_end_i_1/O
                         net (fo=1, routed)           0.000     5.111    nolabel_line93/send_end_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.991     6.138    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.451ns (29.480%)  route 3.472ns (70.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=76, routed)          3.472     4.923    nolabel_line93/reset_IBUF
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.439     4.780    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.367     5.147 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.991     6.138    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.219ns (14.108%)  route 1.336ns (85.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.336     1.555    nolabel_line93/reset_IBUF
    SLICE_X12Y5          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.219ns (14.108%)  route 1.336ns (85.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.336     1.555    nolabel_line93/reset_IBUF
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.219ns (14.108%)  route 1.336ns (85.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.336     1.555    nolabel_line93/reset_IBUF
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.219ns (14.108%)  route 1.336ns (85.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.336     1.555    nolabel_line93/reset_IBUF
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X12Y5          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/tx_out_reg/S
                            (rising edge-triggered cell FDSE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.219ns (14.108%)  route 1.336ns (85.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.336     1.555    nolabel_line93/reset_IBUF
    SLICE_X13Y5          FDSE                                         r  nolabel_line93/tx_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.618     2.744    nolabel_line93/CLK
    SLICE_X13Y5          FDSE                                         r  nolabel_line93/tx_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.219ns (12.352%)  route 1.557ns (87.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.557     1.776    nolabel_line93/reset_IBUF
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.591     2.717    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.219ns (12.352%)  route 1.557ns (87.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.557     1.776    nolabel_line93/reset_IBUF
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.591     2.717    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.219ns (12.352%)  route 1.557ns (87.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.557     1.776    nolabel_line93/reset_IBUF
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.591     2.717    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/bit_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.219ns (12.352%)  route 1.557ns (87.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.557     1.776    nolabel_line93/reset_IBUF
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.591     2.717    nolabel_line93/CLK
    SLICE_X13Y3          FDRE                                         r  nolabel_line93/bit_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line93/send_end_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.264ns (14.356%)  route 1.577ns (85.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=76, routed)          1.577     1.797    nolabel_line93/reset_IBUF
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.842 r  nolabel_line93/send_end_i_1/O
                         net (fo=1, routed)           0.000     1.842    nolabel_line93/send_end_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.824     1.951    clk_div/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.175     2.126 r  clk_div/clk_tx_uart_out_reg/Q
                         net (fo=19, routed)          0.591     2.717    nolabel_line93/CLK
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/send_end_reg/C





