{
  "1": "RTL",
  "2": "Bus and Memory Transfers",
  "3": "Logic Microoperations",
  "4": "Shift Microoperations",
  "5": "ALU"
}
