# CH32V30x

- CH32V303xBT6: RISC-V4F, 480KB Flash, 32KB SRAM, 144MHz, USB2.0 FS
- CH32V303xCT6: RISC-V4F, 480KB Flash, up to 128KB SRAM, 144MHz, USB2.0 FS
- CH32V305: RISC-V4F, 480KB Flash, 32KB SRAM, 144MHz, USB2.0 HS
- CH32V307: RISC-V4F, 480KB Flash, up to 128KB SRAM, 144MHz, USB2.0 FS + HS, ETH (1G MAC + 10M PHY)

> **Note**: Flash memory consists of zero-wait application area (R<sub>0WAIT</sub>) and non-zero-wait data area.
> For the V303/V305/V307 series, non-zero-wait area size is (480K - R<sub>0WAIT</sub>).
>
> CH32V303xC and CH32V307 series support user-selected memory configuration:
> - 192K R<sub>0WAIT</sub> flash + 128K SRAM or
> - 224K R<sub>0WAIT</sub> flash + 96K SRAM or
> - 256K R<sub>0WAIT</sub> flash + 64K SRAM or
> - 288K R<sub>0WAIT</sub> flash + 32K SRAM.

Official Resources

- [Product Page CH32V303](https://www.wch-ic.com/products/CH32V303.html)
- [Product Page CH32V305/7](https://www.wch-ic.com/products/CH32V307.html)
- [Datasheet (CH32V20x_30xDS0)](https://www.wch-ic.com/downloads/CH32V20x_30xDS0_PDF.html)
- [Reference Manual (CH32FV2x_V3xRM)](https://www.wch-ic.com/downloads/CH32FV2x_V3xRM_PDF.html)
- [QingKeV4 Processor Manual](https://www.wch-ic.com/downloads/QingKeV4_Processor_Manual_PDF.html)
- [GitHub openwch/ch32v307](https://github.com/openwch/ch32v307)

## Development Boards

- CH32V303CBT6-EVT-R0 by WCH
- Ch32V303VCT6-EVT-R0 by WCH
- [nanoCH32V305] by MuseLab - CH32V305RBT6

[nanoCH32V305]: https://github.com/wuxx/nanoCH32V305

## Debug Support

```console
wlink -v dump 0x08000000 0x10`
14:40:22 [INFO] WCH-Link v2.8 (WCH-LinkE-CH32V305)
14:40:22 [INFO] attached chip: CH32V30X(0x30700518)
14:40:22 [DEBUG] (1) wlink::operations: Chip UID: 30-78-3e-26-3b-38-a9-d6
14:40:22 [DEBUG] (1) wlink::operations: flash protected: false
14:40:22 [DEBUG] (1) wlink::operations: SRAM CODE mode: 3
14:40:22 [DEBUG] (1) wlink::operations: already halted
14:40:22 [DEBUG] (1) wlink::operations: RISC-V core version: Some("WCH-V4A")
14:40:22 [INFO] Read memory from 0x08000000 to 0x08000010
08000000:   b7 00 00 08  67 80 80 00  73 50 40 30  73 50 40 34   ×00•g××0sP@0sP@4
```

## Notes

- erased flash `39 e3 39 e3`

## Chips

```
 * CH32V303CBT6-0x303305x4
 * CH32V303RBT6-0x303205x4
 * CH32V303RCT6-0x303105x4
 * CH32V303VCT6-0x303005x4
 * CH32V305FBP6-0x305205x8
 * CH32V305RBT6-0x305005x8
 * CH32V305GBU6-0x305B05x8
 * CH32V307WCU6-0x307305x8
 * CH32V307FBP6-0x307205x8
 * CH32V307RCT6-0x307105x8
 * CH32V307VCT6-0x307005x8
```

[ch32v30x_dbgmcu.c#L109-L119](https://github.com/openwch/ch32v307/blob/b6aa706128efe65a077a88f15a6844850fb1aafd/EVT/EXAM/SRC/Peripheral/src/ch32v30x_dbgmcu.c#L109-L119)