// Generated by CIRCT e2b32a42e
module or_32_gate(	// design.cleaned.mlir:2:3
  input  [31:0] a_in,	// design.cleaned.mlir:2:28
                b_in,	// design.cleaned.mlir:2:44
  output [31:0] c_out	// design.cleaned.mlir:2:61
);

  assign c_out = a_in | b_in;	// design.cleaned.mlir:3:10, :4:5
endmodule

