library	ieee;
	use.ieee.std_logic_1164.all;
	
entity	key_ctrl is 
port (
	clk : in std_logic;
	key_n : in std_logic_vector(3 downto 0);
	key_n_out: out std_logic_vector(3 downto 0)
);
end entity key_ctrl;

architecture rtl of key_ctrl is 

	signal key_n_r 			: std_logic_vector(key_n'range);
	signal key_n_r2			: std_logic_vector(key_n'range);
	
begin 
	key_n_out <= key_n_r2;
	p_main : process (clk)
	begin
		if rising_edge(clock_50) then 
			key_n_r <= key_n;
			key_n_r2 <= key_n_r;
		end if;
	end process p_main;
end architecture rtl;