* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Sep 5 2020 21:47:34

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  29
    LUTs:                 78
    RAMs:                 0
    IOBs:                 13
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 79/1280
        Combinational Logic Cells: 50       out of   1280      3.90625%
        Sequential Logic Cells:    29       out of   1280      2.26563%
        Logic Tiles:               16       out of   160       10%
    Registers: 
        Logic Registers:           29       out of   1280      2.26563%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   72        2.77778%
        Output Pins:               11       out of   72        15.2778%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   18        5.55556%
    Bank 1: 1        out of   19        5.26316%
    Bank 0: 0        out of   19        0%
    Bank 2: 11       out of   16        68.75%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name  
    ----------  ---------  -----------  -------  -------  -----------    -----------  
    15          Input      SB_LVCMOS    No       3        Simple Input   i_Clk        
    53          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_1   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name  
    ----------  ---------  -----------  -------  -------  -----------    -----------  
    26          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_HSync  
    27          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_VSync  
    28          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Blu_0  
    29          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Grn_0  
    30          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Grn_1  
    33          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Grn_2  
    36          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Red_0  
    37          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Red_1  
    40          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Red_2  
    41          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Blu_1  
    42          Output     SB_LVCMOS    No       2        Simple Output  o_VGA_Blu_2  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    1              3        IO         29      i_Clk_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 2 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      562 out of  28666      1.96051%
                          Span 4       40 out of   6944      0.576037%
                         Span 12        8 out of   1440      0.555556%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect       16 out of   1120      1.42857%

