<root><simulation><result_generated_time />2021-07-29 13:56:16<layer><layer_spec />{'B': 128, 'K': 96, 'C': 64, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />786432<total_data_size_element />{'W': 6144, 'I': 8192, 'O': 12288}<total_data_reuse />{'W': 128, 'I': 96.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 16, 'O_final': 16}<array_size />{'Col': 16, 'Row': 1}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<I />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<O />['reg_size_512b_BW_16b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 27648, 165888, 331776000], 'I': [512, 27648, 165888, 331776000], 'O': [512, 27648, 165888, 331776000]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[8, 8], [128, 128], [128, 128], [128, 128]], 'I': [[8, 8], [128, 128], [128, 128], [128, 128]], 'O': [[16, 16], [128, 128], [128, 128], [128, 128]]}<mem_access_energy_per_word />{'W': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'I': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'O': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]]}<mem_type />{'W': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'I': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'O': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb']}<mem_share />{1: [('O', 'dram'), ('I', 'dram'), ('W', 'dram')]}<mem_area_single_module />{'W': [0, 0.087, 0.423, 0], 'I': [0, 0.087, 0.423, 0], 'O': [0, 0.087, 0.423, 0]}<mem_unroll />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('C', 16)], [('K', 1)]], [], [], [], []]<I />[[[('C', 16)], [('K', 1)]], [], [], [], []]<O />[[[('C', 16)], [('K', 1)]], [], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('B', 8)], [('C', 2), ('C', 2), ('K', 6), ('B', 4)], [('K', 4), ('B', 4)], []]<I />[[('K', 4)], [('B', 8), ('C', 2), ('C', 2), ('K', 6), ('B', 4), ('K', 4)], [('B', 4)], []]<O />[[('K', 4), ('B', 8), ('C', 2), ('C', 2)], [('K', 6), ('B', 4)], [('K', 4)], [('B', 4)]]</temporal_mapping><data_reuse />{'W': [1.0, 8, 4, 4, 1], 'I': [1.0, 4.0, 24.0, 1.0, 1.0], 'O': [16.0, 4, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False, False]<used_mem_size_bit />{'W': [512, 12288, 49152, 49152], 'I': [128, 16384, 65536, 65536], 'O': [512, 12288, 49152, 196608], 'O_partial': [512, 0, 0, 0], 'O_final': [0, 12288, 49152, 196608]}<actual_mem_utilization_individual />{'W': [1.0, 0.44, 0.3, 0.0], 'I': [0.25, 0.59, 0.4, 0.0], 'O': [1.0, 0.44, 0.3, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.44, 0.3, 0.0], 'I': [0.25, 0.59, 0.4, 0.0], 'O': [1.0, 0.44, 0.3, 0.0]}<effective_mem_size_bit />{'W': [512, 12288, 49152, 49152], 'I': [128, 16384, 16384, 65536], 'O': [512, 2048, 12288, 49152], 'O_partial': [512, 0, 0, 0], 'O_final': [0, 2048, 12288, 49152]}<total_unit_count />{'W': [16, 1, 1, 1, 1], 'I': [16, 1, 1, 1, 1], 'O': [16, 1, 1, 1, 1]}<unique_unit_count />{'W': [16, 1, 1, 1, 1], 'I': [16, 1, 1, 1, 1], 'O': [1, 1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[786432, 98304], [98304, 24576], [24576, 6144], [6144, 0]]<I />[[196608, 196608], [196608, 8192], [8192, 8192], [8192, 0]]<O />[[(36864, 49152), (12288, 0)], [(0, 12288), (12288, 0)], [(0, 12288), (12288, 0)], [(0, 12288), (0, 0)]]<O_partial />[[(36864, 49152), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (12288, 0)], [(0, 12288), (12288, 0)], [(0, 12288), (12288, 0)], [(0, 12288), (0, 0)]]</mem_access_count_elem></basic_info><energy><total_energy />2487964.2<mem_energy_breakdown><W />[291962.9, 230400.0, 313152.0, 0.0]<I />[129761.3, 384000.0, 167014.4, 0.0]<O />[32440.3, 92160.0, 501043.2, 0.0]</mem_energy_breakdown><mac_energy />active: 346030.1, idle: 0</energy><performance><mac_array_utilization><utilization_with_data_loading />0.0624<utilization_without_data_loading />0.0625<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0624<mac_utilize_temporal_without_data_loading />0.0625</mac_array_utilization><latency><latency_cycle_with_data_loading />787329<latency_cycle_without_data_loading />786432<ideal_computing_cycle />49152<data_loading><load_cycle_total />897<load_cycle_individual />{'W': [64, 96, 384, 384], 'I': [16, 128, 512, 512]}<load_cycle_combined />{'W': 385, 'I': 513}</data_loading><mem_stalling><mem_stall_cycle_total />737280<mem_stall_cycle_individual />{'W': [[737280.0], [92160.0, 0.0], [-10752.0, -10752.0], [-11904.0, -11904.0]], 'I': [[737280.0], [184320.0, 0.0], [-11776.0, -11776.0], [-48640.0, -48640.0]], 'O': [[0.0], [12288.0, -10752.0], [-47616.0, -47616.0], [-47616.0, -47616.0]]}<mem_stall_cycle_shared />{'W': [[737280.0], [92160.0, 0.0], [-10752.0, -10752.0], [-11904.0, -11392.0]], 'I': [[737280.0], [184320.0, 0.0], [-11776.0, -11776.0], [-48640.0, -11392.0]], 'O': [[0.0], [12288.0, -10752.0], [-47616.0, -47616.0], [-47616.0, -47616.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[128.0, 128.0], [128.0, 16.0], [16.0, 4.0], [4.0, 0]], 'I': [[128.0, 128.0], [128.0, 5.3], [5.3, 1.3], [1.3, 0]], 'O': [[32.0, 16.0], [4.0, 16.0], [4.0, 4.0], [0, 4.0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[128.0, 128.0], [128.0, 16.0], [16.0, 4.0], [5.3, 4.0]], 'I': [[128.0, 128.0], [128.0, 5.3], [5.3, 1.3], [5.3, 4.0]], 'O': [[32.0, 16.0], [4.0, 16.0], [4.0, 4.0], [5.3, 4.0]]}<mem_bw_requirement_meet />{'W': [[False, False], [True, True], [True, True], [True, True]], 'I': [[False, False], [True, True], [True, True], [True, True]], 'O': [[False, True], [True, True], [True, True], [True, True]]}</mem_stalling></latency></performance><area><total_area />1.5<active_area />1.5<dark_silicon_percentage />0.0 %</area></results><elapsed_time_second />1.454</simulation></root>