

================================================================
== Vitis HLS Report for 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8'
================================================================
* Date:           Sat Mar  9 23:14:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  9.733 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11778|    11778|  0.157 ms|  0.157 ms|  11778|  11778|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_7_VITIS_LOOP_90_8  |    11776|    11776|        47|         46|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3201|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|       0|     336|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     496|    -|
|Register         |        -|     -|    3547|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|    3547|    4033|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U42  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U43  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U44  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U45  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U46  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U47  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U48  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U49  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U50  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U51  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U52  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U53  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U54  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U55  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U56  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U57  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  48|  0| 336|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add99_u0_32fixp_10_fu_1841_p2        |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_11_fu_1868_p2        |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_12_fu_1895_p2        |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_13_fu_1922_p2        |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_14_fu_1949_p2        |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_15_fu_1976_p2        |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_1_fu_1394_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_2_fu_1459_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_3_fu_1524_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_4_fu_1583_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_5_fu_1706_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_6_fu_1733_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_7_fu_1760_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_8_fu_1787_p2         |         +|   0|  0|  39|          32|          32|
    |add99_u0_32fixp_9_fu_1814_p2         |         +|   0|  0|  39|          32|          32|
    |empty_24_fu_613_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_29_fu_783_p2                   |         +|   0|  0|  70|          63|           1|
    |empty_30_fu_799_p2                   |         +|   0|  0|  70|          63|           2|
    |empty_31_fu_814_p2                   |         +|   0|  0|  70|          63|           2|
    |empty_32_fu_829_p2                   |         +|   0|  0|  70|          63|           3|
    |empty_33_fu_844_p2                   |         +|   0|  0|  70|          63|           3|
    |empty_34_fu_859_p2                   |         +|   0|  0|  70|          63|           3|
    |empty_35_fu_874_p2                   |         +|   0|  0|  70|          63|           3|
    |empty_36_fu_889_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_37_fu_904_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_38_fu_919_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_39_fu_934_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_40_fu_949_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_41_fu_964_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_42_fu_979_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_43_fu_994_p2                   |         +|   0|  0|  70|          63|           4|
    |empty_45_fu_734_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_46_fu_1020_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_48_fu_1058_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_50_fu_1096_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_52_fu_1128_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_54_fu_1166_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_56_fu_1204_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_58_fu_1236_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_60_fu_1268_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_62_fu_1306_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_64_fu_1358_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_66_fu_1423_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_68_fu_1488_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_70_fu_1547_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_72_fu_1606_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_74_fu_1638_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_76_fu_1670_p2                  |         +|   0|  0|  71|          64|          64|
    |indvar_flatten_next512_fu_635_p2     |         +|   0|  0|  16|           9|           1|
    |indvars_iv_next24_fu_1996_p2         |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next28_dup645_fu_658_p2   |         +|   0|  0|  13|           5|           1|
    |p_mid1477_fu_680_p2                  |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state41_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state42_io                  |       and|   0|  0|   2|           1|           1|
    |exitcond266664_fu_644_p2             |      icmp|   0|  0|  10|           5|           6|
    |exitcond_flatten513_fu_629_p2        |      icmp|   0|  0|  11|           9|          10|
    |empty_28_fu_708_p3                   |    select|   0|  0|  62|           1|          62|
    |indvars_iv23_mid2_fu_650_p3          |    select|   0|  0|   5|           1|           1|
    |indvars_iv27_cast4_mid2_v_fu_686_p3  |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|3201|        2718|        1874|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  205|         47|    1|         47|
    |ap_done_int                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten511_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_indvars_iv23_load       |    9|          2|    5|         10|
    |ap_sig_allocacmp_indvars_iv27_load       |    9|          2|    5|         10|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |indvar_flatten511_fu_154                 |    9|          2|    9|         18|
    |indvars_iv23_fu_146                      |    9|          2|    5|         10|
    |indvars_iv27_fu_150                      |    9|          2|    5|         10|
    |m_axi_gmem_ARADDR                        |  156|         33|   64|       2112|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  496|        110|  112|       2253|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  46|   0|   46|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |empty_28_reg_2056             |  62|   0|   62|          0|
    |empty_44_reg_2062             |   4|   0|    4|          0|
    |exitcond_flatten513_reg_2047  |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_2246    |  32|   0|   32|          0|
    |gmem_addr_10_reg_2163         |  64|   0|   64|          0|
    |gmem_addr_11_read_reg_2264    |  32|   0|   32|          0|
    |gmem_addr_11_reg_2174         |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_2281    |  32|   0|   32|          0|
    |gmem_addr_12_reg_2185         |  64|   0|   64|          0|
    |gmem_addr_13_read_reg_2292    |  32|   0|   32|          0|
    |gmem_addr_13_reg_2196         |  64|   0|   64|          0|
    |gmem_addr_14_read_reg_2308    |  32|   0|   32|          0|
    |gmem_addr_14_reg_2207         |  64|   0|   64|          0|
    |gmem_addr_15_read_reg_2324    |  32|   0|   32|          0|
    |gmem_addr_15_reg_2218         |  64|   0|   64|          0|
    |gmem_addr_16_read_reg_2335    |  32|   0|   32|          0|
    |gmem_addr_16_reg_2224         |  64|   0|   64|          0|
    |gmem_addr_17_read_reg_2346    |  32|   0|   32|          0|
    |gmem_addr_17_reg_2240         |  64|   0|   64|          0|
    |gmem_addr_18_read_reg_2362    |  32|   0|   32|          0|
    |gmem_addr_18_reg_2258         |  64|   0|   64|          0|
    |gmem_addr_19_read_reg_2378    |  32|   0|   32|          0|
    |gmem_addr_19_reg_2275         |  64|   0|   64|          0|
    |gmem_addr_1_read_reg_2158     |  32|   0|   32|          0|
    |gmem_addr_1_reg_2105          |  64|   0|   64|          0|
    |gmem_addr_20_read_reg_2394    |  32|   0|   32|          0|
    |gmem_addr_20_reg_2286         |  64|   0|   64|          0|
    |gmem_addr_21_read_reg_2410    |  32|   0|   32|          0|
    |gmem_addr_21_reg_2302         |  64|   0|   64|          0|
    |gmem_addr_22_read_reg_2426    |  32|   0|   32|          0|
    |gmem_addr_22_reg_2318         |  64|   0|   64|          0|
    |gmem_addr_23_read_reg_2454    |  32|   0|   32|          0|
    |gmem_addr_23_reg_2329         |  64|   0|   64|          0|
    |gmem_addr_24_read_reg_2464    |  32|   0|   32|          0|
    |gmem_addr_24_reg_2340         |  64|   0|   64|          0|
    |gmem_addr_25_read_reg_2474    |  32|   0|   32|          0|
    |gmem_addr_25_reg_2351         |  64|   0|   64|          0|
    |gmem_addr_26_read_reg_2484    |  32|   0|   32|          0|
    |gmem_addr_26_reg_2367         |  64|   0|   64|          0|
    |gmem_addr_27_read_reg_2494    |  32|   0|   32|          0|
    |gmem_addr_27_reg_2383         |  64|   0|   64|          0|
    |gmem_addr_28_read_reg_2504    |  32|   0|   32|          0|
    |gmem_addr_28_reg_2399         |  64|   0|   64|          0|
    |gmem_addr_29_read_reg_2514    |  32|   0|   32|          0|
    |gmem_addr_29_reg_2415         |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_2169     |  32|   0|   32|          0|
    |gmem_addr_2_reg_2111          |  64|   0|   64|          0|
    |gmem_addr_30_read_reg_2524    |  32|   0|   32|          0|
    |gmem_addr_30_reg_2431         |  64|   0|   64|          0|
    |gmem_addr_31_read_reg_2534    |  32|   0|   32|          0|
    |gmem_addr_31_reg_2437         |  64|   0|   64|          0|
    |gmem_addr_32_read_reg_2544    |  32|   0|   32|          0|
    |gmem_addr_32_reg_2443         |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_2180     |  32|   0|   32|          0|
    |gmem_addr_3_reg_2117          |  64|   0|   64|          0|
    |gmem_addr_4_reg_2075          |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_2191     |  32|   0|   32|          0|
    |gmem_addr_5_reg_2123          |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_2202     |  32|   0|   32|          0|
    |gmem_addr_6_reg_2129          |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_2213     |  32|   0|   32|          0|
    |gmem_addr_7_reg_2135          |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_2230     |  32|   0|   32|          0|
    |gmem_addr_8_reg_2141          |  64|   0|   64|          0|
    |gmem_addr_9_read_reg_2235     |  32|   0|   32|          0|
    |gmem_addr_9_reg_2152          |  64|   0|   64|          0|
    |gmem_addr_read_reg_2147       |  32|   0|   32|          0|
    |indvar_flatten511_fu_154      |   9|   0|    9|          0|
    |indvars_iv23_fu_146           |   5|   0|    5|          0|
    |indvars_iv23_mid2_reg_2051    |   5|   0|    5|          0|
    |indvars_iv27_fu_150           |   5|   0|    5|          0|
    |p_cast236_cast_reg_2251       |   4|   0|    7|          3|
    |p_cast237_cast_reg_2269       |   4|   0|    8|          4|
    |p_cast239_cast_reg_2297       |   4|   0|    9|          5|
    |p_cast240_cast_reg_2313       |   4|   0|    9|          5|
    |p_v590_reg_2087               |  63|   0|   63|          0|
    |tmp_11_reg_2421               |  16|   0|   16|          0|
    |tmp_13_reg_2449               |  16|   0|   16|          0|
    |tmp_15_reg_2459               |  16|   0|   16|          0|
    |tmp_17_reg_2469               |  16|   0|   16|          0|
    |tmp_19_reg_2479               |  16|   0|   16|          0|
    |tmp_21_reg_2489               |  16|   0|   16|          0|
    |tmp_23_reg_2499               |  16|   0|   16|          0|
    |tmp_25_reg_2509               |  16|   0|   16|          0|
    |tmp_27_reg_2519               |  16|   0|   16|          0|
    |tmp_29_reg_2529               |  16|   0|   16|          0|
    |tmp_31_reg_2539               |  16|   0|   16|          0|
    |tmp_33_reg_2549               |  16|   0|   16|          0|
    |tmp_3_reg_2357                |  16|   0|   16|          0|
    |tmp_5_reg_2373                |  16|   0|   16|          0|
    |tmp_7_reg_2389                |  16|   0|   16|          0|
    |tmp_9_reg_2405                |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |3547|   0| 3564|         17|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|E                    |   in|   64|     ap_none|                                             E|        scalar|
|G                    |   in|   64|     ap_none|                                             G|        scalar|
|F                    |   in|   64|     ap_none|                                             F|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

