Keynote: Challenges on the Road to Exascale Computing.	Tilak Agerwala	10.1007/978-3-540-92990-1_1
A Hardware Task Scheduler for Embedded Video Processing.	Ghiath Al-Kadi,Andrei Sergeevich Terechko	10.1007/978-3-540-92990-1_12
Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.	Mohammad Ansari,Mikel Luján,Christos Kotselidis,Kim Jarvis,Chris C. Kirkham,Ian Watson	10.1007/978-3-540-92990-1_3
Parallel H.264 Decoding on an Embedded Multicore Processor.	Arnaldo Azevedo,Cor Meenderinck,Ben H. H. Juurlink,Andrei Sergeevich Terechko,Jan Hoogerbrugge,Mauricio Alvarez 0001,Alex Ramírez	10.1007/978-3-540-92990-1_29
Accomodating Diversity in CMPs with Heterogeneous Frequencies.	Major Bhadauria,Vincent M. Weaver,Sally A. McKee	10.1007/978-3-540-92990-1_19
Keynote: Compilers in the Manycore Era.	François Bodin	10.1007/978-3-540-92990-1_2
MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.	Kenzo Van Craeynest,Stijn Eyerman,Lieven Eeckhout	10.1007/978-3-540-92990-1_10
Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.	Yang Ding,Mahmut T. Kandemir,Mary Jane Irwin,Padma Raghavan	10.1007/978-3-540-92990-1_18
Integrated Modulo Scheduling for Clustered VLIW Architectures.	Mattias V. Eriksson,Christoph W. Kessler	10.1007/978-3-540-92990-1_7
Compiler Controlled Speculation for Power Aware ILP Extraction in Dataflow Architectures.	Muhammad Umar Farooq 0003,Lizy Kurian John,Margarida F. Jacome	10.1007/978-3-540-92990-1_24
Software Pipelining in Nested Loops with Prolog-Epilog Merging.	Mohammed Fellahi,Albert Cohen 0001	10.1007/978-3-540-92990-1_8
Parallel LDPC Decoding on the Cell/B.E. Processor.	Gabriel Falcão Paiva Fernandes,Leonel Sousa,Vítor Manuel Mendes da Silva,José Marinho	10.1007/978-3-540-92990-1_28
Collective Optimization.	Grigori Fursin,Olivier Temam	10.1007/978-3-540-92990-1_5
ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.	Mohammad Hammoud,Sangyeun Cho,Rami G. Melhem	10.1007/978-3-540-92990-1_26
Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.	Michael B. Henry,Leyla Nazhandali	10.1007/978-3-540-92990-1_21
Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.	Lee W. Howes,Anton Lokhmotov,Alastair F. Donaldson,Paul H. J. Kelly	10.1007/978-3-540-92990-1_14
Predictive Runtime Code Scheduling for Heterogeneous Architectures.	Víctor J. Jiménez,Lluís Vilanova,Isaac Gelado,Marisa Gil,Grigori Fursin,Nacho Navarro	10.1007/978-3-540-92990-1_4
High Speed CPU Simulation Using LTU Dynamic Binary Translation.	Daniel Jones 0005,Nigel P. Topham	10.1007/978-3-540-92990-1_6
Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.	Omer Khan,Sandip Kundu	10.1007/978-3-540-92990-1_22
MPSoC Design Using Application-Specific Architecturally Visible Communication.	Theo Kluter,Philip Brisk,Edoardo Charbon,Paolo Ienne	10.1007/978-3-540-92990-1_15
IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.	Jörg Mische,Sascha Uhrig,Florian Kluge,Theo Ungerer	10.1007/978-3-540-92990-1_11
Communication Based Proactive Link Power Management.	Sai Prashanth Muralidhara,Mahmut T. Kandemir	10.1007/978-3-540-92990-1_16
Mapping and Synchronizing Streaming Applications on Cell Processors.	Maik Nijhuis,Herbert Bos,Henri E. Bal,Cédric Augonnet	10.1007/978-3-540-92990-1_17
A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.	Hassan A. Salamy,J. Ramanujam	10.1007/978-3-540-92990-1_20
HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.	Suriya Subramanian,Kathryn S. McKinley	10.1007/978-3-540-92990-1_23
A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.	Martin Thuresson,Magnus Själander,Per Stenström	10.1007/978-3-540-92990-1_9
Finding Stress Patterns in Microprocessor Workloads.	Frederik Vandeputte,Lieven Eeckhout	10.1007/978-3-540-92990-1_13
Revisiting Cache Block Superloading.	Matthew A. Watkins,Sally A. McKee,Lambert Schaelicke	10.1007/978-3-540-92990-1_25
In-Network Caching for Chip Multiprocessors.	Aditya Yanamandra,Mary Jane Irwin,Vijaykrishnan Narayanan,Mahmut T. Kandemir,Sri Hari Krishna Narayanan	10.1007/978-3-540-92990-1_27
High Performance Embedded Architectures and Compilers, Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 25-28, 2009. Proceedings	André Seznec,Joel S. Emer,Michael F. P. O&apos;Boyle,Margaret Martonosi,Theo Ungerer	10.1007/978-3-540-92990-1
