// Seed: 1436639820
module module_0 (
    input wire id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8,
    output tri0 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14,
    output wor id_15
);
  wire id_17;
  assign {1} = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output supply1 id_3
);
  module_0(
      id_2, id_3, id_0, id_2, id_2, id_0, id_2, id_0, id_2, id_3, id_1, id_1, id_2, id_2, id_0, id_1
  );
endmodule
