#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov  7 18:00:47 2024
# Process ID: 740638
# Current directory: /home/r49769hf/Questa/COMP12111/synthesis/MU0_Board
# Command line: vivado -mode batch -source ../generated_build_MU0_Board.tcl
# Log file: /home/r49769hf/Questa/COMP12111/synthesis/MU0_Board/vivado.log
# Journal file: /home/r49769hf/Questa/COMP12111/synthesis/MU0_Board/vivado.jou
# Running On        :e-c10kilf9001
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
# CPU Frequency     :3200.000 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33477 MB
# Swap memory       :8589 MB
# Total Virtual     :42067 MB
# Available Virtual :39147 MB
#-----------------------------------------------------------
source ../generated_build_MU0_Board.tcl
# read_verilog /home/r49769hf/Questa/COMP12111/src/BoardLib/AckieV2.v
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.387 ; gain = 0.023 ; free physical = 12286 ; free virtual = 36981
# read_verilog /home/r49769hf/Questa/COMP12111/src/BoardLib/Board_reset.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/BoardLib/BoardV3.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/BoardLib/Clocks.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/BoardLib/Keyboard.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/BoardLib/Segments_Scan.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/BoardLib/Uart_s7.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Alu.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Board.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Control.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Datapath.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Flags.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Memory.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Mux12.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Mux16.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg12.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/GLIB/glbl.v
# read_verilog /home/r49769hf/Questa/COMP12111/src/Ex1/Display_Decoder.v
# synth_design  -top MU0_Board -part xc7s25ftgb196-1 -fsm_extraction off 
Command: synth_design -top MU0_Board -part xc7s25ftgb196-1 -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 740979
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1801.070 ; gain = 394.672 ; free physical = 11559 ; free virtual = 36262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MU0_Board' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Board.v:12]
INFO: [Synth 8-6157] synthesizing module 'BoardV3' [/home/r49769hf/Questa/COMP12111/src/BoardLib/BoardV3.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/r49769hf/Questa/COMP12111/src/BoardLib/BoardV3.v:86]
INFO: [Synth 8-6157] synthesizing module 'Board_reset' [/home/r49769hf/Questa/COMP12111/src/BoardLib/Board_reset.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/BoardLib/Board_reset.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/r49769hf/Questa/COMP12111/src/BoardLib/Board_reset.v:73]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75480]
	Parameter ICAP_WIDTH bound to: X32 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75480]
INFO: [Synth 8-6155] done synthesizing module 'Board_reset' (0#1) [/home/r49769hf/Questa/COMP12111/src/BoardLib/Board_reset.v:6]
INFO: [Synth 8-6157] synthesizing module 'Clocks' [/home/r49769hf/Questa/COMP12111/src/BoardLib/Clocks.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Clocks' (0#1) [/home/r49769hf/Questa/COMP12111/src/BoardLib/Clocks.v:5]
INFO: [Synth 8-6157] synthesizing module 'Keyboard' [/home/r49769hf/Questa/COMP12111/src/BoardLib/Keyboard.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/BoardLib/Keyboard.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard' (0#1) [/home/r49769hf/Questa/COMP12111/src/BoardLib/Keyboard.v:5]
INFO: [Synth 8-6157] synthesizing module 'Segments_Scan' [/home/r49769hf/Questa/COMP12111/src/BoardLib/Segments_Scan.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Segments_Scan' (0#1) [/home/r49769hf/Questa/COMP12111/src/BoardLib/Segments_Scan.v:4]
INFO: [Synth 8-6157] synthesizing module 'Uart_S7' [/home/r49769hf/Questa/COMP12111/src/BoardLib/Uart_s7.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/BoardLib/Uart_s7.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/BoardLib/Uart_s7.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Uart_S7' (0#1) [/home/r49769hf/Questa/COMP12111/src/BoardLib/Uart_s7.v:13]
INFO: [Synth 8-6157] synthesizing module 'AckieV2' [/home/r49769hf/Questa/COMP12111/src/BoardLib/AckieV2.v:32]
	Parameter CPU_TYPE bound to: 8'b00000100 
	Parameter CPU_SUB bound to: 16'b0000000000000000 
	Parameter FEATURE_COUNT bound to: 8'b00000000 
	Parameter MEM_SEGS bound to: 8'b00000001 
	Parameter MEM_START bound to: 0 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 8'b00001011 
	Parameter MEM_DATA_WIDTH bound to: 8'b00001111 
	Parameter PROC_DAT_WIDTH bound to: 8'b00001111 
	Parameter PROC_FLAG_ADDR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/BoardLib/AckieV2.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/BoardLib/AckieV2.v:126]
INFO: [Synth 8-6155] done synthesizing module 'AckieV2' (0#1) [/home/r49769hf/Questa/COMP12111/src/BoardLib/AckieV2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'BoardV3' (0#1) [/home/r49769hf/Questa/COMP12111/src/BoardLib/BoardV3.v:10]
INFO: [Synth 8-6157] synthesizing module 'MU0' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0.v:14]
INFO: [Synth 8-6157] synthesizing module 'MU0_Datapath' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Datapath.v:20]
INFO: [Synth 8-6157] synthesizing module 'MU0_Reg12' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg12.v:21]
INFO: [Synth 8-226] default block is never used [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg12.v:41]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Reg12' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg12.v:21]
INFO: [Synth 8-6157] synthesizing module 'MU0_Reg16' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Reg16' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:21]
INFO: [Synth 8-6157] synthesizing module 'MU0_Mux12' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Mux12.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Mux12' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Mux12.v:21]
INFO: [Synth 8-6157] synthesizing module 'MU0_Mux16' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Mux16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Mux16' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Mux16.v:21]
INFO: [Synth 8-6157] synthesizing module 'MU0_Alu' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Alu.v:17]
INFO: [Synth 8-226] default block is never used [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Alu.v:27]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Alu' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Alu.v:17]
INFO: [Synth 8-6157] synthesizing module 'MU0_Flags' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Flags.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Flags' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Flags.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Datapath' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Datapath.v:20]
INFO: [Synth 8-6157] synthesizing module 'MU0_Control' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Control.v:17]
INFO: [Synth 8-6157] synthesizing module 'AND4B3' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1040]
INFO: [Synth 8-6155] done synthesizing module 'AND4B3' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1040]
INFO: [Synth 8-6157] synthesizing module 'AND4B1' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1014]
INFO: [Synth 8-6155] done synthesizing module 'AND4B1' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1014]
INFO: [Synth 8-6157] synthesizing module 'AND4' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1001]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1001]
INFO: [Synth 8-6157] synthesizing module 'AND4B2' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1027]
INFO: [Synth 8-6155] done synthesizing module 'AND4B2' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1027]
INFO: [Synth 8-6157] synthesizing module 'BUF' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1897]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1897]
INFO: [Synth 8-6157] synthesizing module 'FDC' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40785]
INFO: [Synth 8-6155] done synthesizing module 'FDC' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40785]
INFO: [Synth 8-6157] synthesizing module 'AND2' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:905]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:905]
INFO: [Synth 8-6157] synthesizing module 'INV' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78131]
INFO: [Synth 8-6155] done synthesizing module 'INV' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78131]
INFO: [Synth 8-6157] synthesizing module 'AND2B1' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:917]
INFO: [Synth 8-6155] done synthesizing module 'AND2B1' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:917]
INFO: [Synth 8-6157] synthesizing module 'OR4' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100427]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100427]
INFO: [Synth 8-6157] synthesizing module 'OR2B1' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100344]
INFO: [Synth 8-6155] done synthesizing module 'OR2B1' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100344]
INFO: [Synth 8-6157] synthesizing module 'OR2' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100333]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100333]
INFO: [Synth 8-6157] synthesizing module 'OR3' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100379]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100379]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Control' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Control.v:17]
INFO: [Synth 8-6157] synthesizing module 'AND3B2' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:977]
INFO: [Synth 8-6155] done synthesizing module 'AND3B2' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:977]
INFO: [Synth 8-6157] synthesizing module 'AND3B1' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:965]
INFO: [Synth 8-6155] done synthesizing module 'AND3B1' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:965]
INFO: [Synth 8-6157] synthesizing module 'AND3' [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:953]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (0#1) [/cadtools5/Xilinx_Vivado_2024.2/Vivado/2024.1/scripts/rt/data/unisim_comp.v:953]
INFO: [Synth 8-6155] done synthesizing module 'MU0' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0.v:14]
INFO: [Synth 8-6157] synthesizing module 'MU0_Memory' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Memory.v:57]
INFO: [Synth 8-3876] $readmem data file 'MU0_test.mem' is read successfully [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Memory.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Memory.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Memory.v:198]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Memory' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Memory.v:57]
INFO: [Synth 8-6157] synthesizing module 'Display_Decoder' [/home/r49769hf/Questa/COMP12111/src/Ex1/Display_Decoder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Display_Decoder' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex1/Display_Decoder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Board' (0#1) [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Board.v:12]
WARNING: [Synth 8-3848] Net Acc in module/entity MU0_Datapath does not have driver. [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Datapath.v:37]
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[15] in module MU0_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[14] in module MU0_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[13] in module MU0_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[12] in module MU0_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port F[3] in module MU0_Control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.039 ; gain = 489.641 ; free physical = 11446 ; free virtual = 36142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.852 ; gain = 507.453 ; free physical = 11440 ; free virtual = 36146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25ftgb196-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.855 ; gain = 515.457 ; free physical = 11440 ; free virtual = 36146
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7s25ftgb196-1 does not have CEAM library.
INFO: [Synth 8-3971] The signal "MU0_Memory:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1946.777 ; gain = 540.379 ; free physical = 11420 ; free virtual = 36125
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---RAMs : 
	              60K Bit	(3840 X 16 bit)          RAMs := 1     
	               3K Bit	(3840 X 1 bit)          RAMs := 1     
	              256 Bit	(256 X 1 bit)          RAMs := 1     
+---Muxes : 
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   9 Input   11 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	  25 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   9 Input    2 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 93    
	   8 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 5     
	  25 Input    1 Bit        Muxes := 11    
	  24 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design MU0_Board has port dac_cs_pin driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_load_pin driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_pd_pin driven by constant 1
WARNING: [Synth 8-3917] design MU0_Board has port dac_we_pin driven by constant 1
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[11] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[10] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[9] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[8] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[7] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[6] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[5] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[4] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[3] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[2] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[1] driven by constant 0
WARNING: [Synth 8-3917] design MU0_Board has port dac_data_pin[0] driven by constant 0
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[15] in module MU0_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[14] in module MU0_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[13] in module MU0_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port breakpoint_mem_adr[12] in module MU0_Memory is either unconnected or has no load
INFO: [Synth 8-3971] The signal "MEM1/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element bp_mem_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bp_io_ram_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2054.746 ; gain = 648.348 ; free physical = 11272 ; free virtual = 35982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MEM1        | mem_reg        | 3 K x 16(READ_FIRST)   | W | R | 3 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|MEM1        | bp_mem_ram_reg | 3 K x 1(READ_FIRST)    | W | R | 3 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------+-----------+----------------------+----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------+-----------+----------------------+----------------+
|MEM1        | bp_io_ram_reg | Implied   | 256 x 1              | RAM128X1D x 2  | 
+------------+---------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2054.746 ; gain = 648.348 ; free physical = 11270 ; free virtual = 35982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MEM1        | mem_reg        | 3 K x 16(READ_FIRST)   | W | R | 3 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|MEM1        | bp_mem_ram_reg | 3 K x 1(READ_FIRST)    | W | R | 3 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+---------------+-----------+----------------------+----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------+-----------+----------------------+----------------+
|MEM1        | bp_io_ram_reg | Implied   | 256 x 1              | RAM128X1D x 2  | 
+------------+---------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance MEM1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/bp_mem_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/bp_mem_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11283 ; free virtual = 35987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11274 ; free virtual = 35985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11274 ; free virtual = 35985
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/F[2] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[14]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/F[2] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[14]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/F[1] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[13]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/F[1] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[13]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/F[0] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[12]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/F[0] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[12]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[11] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[11]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[11] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[11]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[10] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[10]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[10] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[10]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[9] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[9]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[9] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[9]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[8] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[8]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[8] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[8]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[7] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[7]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[7] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[7]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[6] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[6]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[6] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[6]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[5] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[5]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[5] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[5]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[4] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[4]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[4] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[4]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[3] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[3]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[3] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[3]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[2] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[2]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[2] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[2]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[1] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[1]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[1] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[1]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[0] with 1st driver pin 'MU01/Datapath/ACCReg/Q_reg[0]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MU01/Datapath/IR[0] with 2nd driver pin 'MU01/Datapath/IRReg/Q_reg[0]/Q' [/home/r49769hf/Questa/COMP12111/src/Ex3/MU0_Reg16.v:36]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       15|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11273 ; free virtual = 35985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11273 ; free virtual = 35985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11273 ; free virtual = 35985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11273 ; free virtual = 35985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2      |     3|
|2     |AND2B1    |     2|
|3     |AND3      |    16|
|4     |AND3B1    |    32|
|5     |AND3B2    |    16|
|6     |AND4      |     1|
|7     |AND4B1    |     3|
|8     |AND4B2    |     3|
|9     |AND4B3    |     1|
|10    |BUF       |     3|
|11    |BUFG      |     4|
|12    |CARRY4    |    72|
|13    |ICAPE2    |     1|
|14    |INV       |     1|
|15    |LUT1      |    83|
|16    |LUT2      |    90|
|17    |LUT3      |   183|
|18    |LUT4      |   156|
|19    |LUT5      |   219|
|20    |LUT6      |   372|
|21    |MUXF7     |     2|
|22    |OR2       |     1|
|23    |OR2B1     |     2|
|24    |OR3       |     1|
|25    |OR4       |    17|
|26    |RAM128X1D |     2|
|27    |RAMB18E1  |     1|
|28    |RAMB36E1  |     2|
|29    |FDC       |     1|
|30    |FDCE      |    42|
|31    |FDRE      |   566|
|32    |FDSE      |    20|
|33    |IBUF      |    13|
|34    |OBUF      |    56|
+------+----------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |  1987|
|2     |  Board1      |BoardV3       |  1205|
|3     |    Ackie1    |AckieV2       |   904|
|4     |    ClocksI1  |Clocks        |    42|
|5     |    KeyB1     |Keyboard      |    45|
|6     |    Rst1      |Board_reset   |    56|
|7     |    SS1       |Segments_Scan |    29|
|8     |    U1        |Uart_S7       |   124|
|9     |  MEM1        |MU0_Memory    |   326|
|10    |  MU01        |MU0           |   382|
|11    |    Control   |MU0_Control   |    40|
|12    |    Datapath  |MU0_Datapath  |   258|
|13    |      ACCReg  |MU0_Reg16     |    15|
|14    |      AddrMux |MU0_Mux12     |    12|
|15    |      IRReg   |MU0_Reg16_0   |    15|
|16    |      MU0_ALU |MU0_Alu       |    37|
|17    |      PCReg   |MU0_Reg12     |   159|
|18    |      XMux    |MU0_Mux16     |    20|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11273 ; free virtual = 35985
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 30 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.754 ; gain = 656.355 ; free physical = 11273 ; free virtual = 35985
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.762 ; gain = 656.355 ; free physical = 11273 ; free virtual = 35985
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2065.723 ; gain = 0.000 ; free physical = 11617 ; free virtual = 36329
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.531 ; gain = 0.000 ; free physical = 11589 ; free virtual = 36301
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  AND2 => LUT2: 3 instances
  AND2B1 => LUT2: 2 instances
  AND3 => LUT3: 16 instances
  AND3B1 => LUT3: 32 instances
  AND3B2 => LUT3: 16 instances
  AND4 => LUT4: 1 instance 
  AND4B1 => LUT4: 3 instances
  AND4B2 => LUT4: 3 instances
  AND4B3 => LUT4: 1 instance 
  BUF => LUT1: 3 instances
  FDC => FDCE: 1 instance 
  INV => LUT1: 1 instance 
  OR2 => LUT2: 1 instance 
  OR2B1 => LUT2: 2 instances
  OR3 => LUT3: 1 instance 
  OR4 => LUT4: 17 instances
  RAM128X1D => RAM128X1D (inverted pins: WCLK) (MUXF7(x2), RAMD64E(x4)): 2 instances

Synth Design complete | Checksum: bff400b6
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 31 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2173.531 ; gain = 767.145 ; free physical = 11590 ; free virtual = 36302
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1943.738; main = 1636.931; forked = 497.911
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3150.758; main = 2173.535; forked = 1088.000
# read_xdc /cadtools5/questa_custom/resource/comp12111/BoardV3_timing.xdc
Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_timing.xdc]
Finished Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_timing.xdc]
# read_xdc /cadtools5/questa_custom/resource/comp12111/BoardV3_physical.xdc
Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_physical.xdc]
Finished Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_physical.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[0] has multiple drivers: MU01/Datapath/IRReg/Q_reg[0]/Q, and MU01/Datapath/ACCReg/Q_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[10] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[10]/Q, and MU01/Datapath/IRReg/Q_reg[10]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[11] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[11]/Q, and MU01/Datapath/IRReg/Q_reg[11]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[12] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[12]/Q, and MU01/Datapath/IRReg/Q_reg[12]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[13] has multiple drivers: MU01/Datapath/IRReg/Q_reg[13]/Q, and MU01/Datapath/ACCReg/Q_reg[13]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[14] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[14]/Q, and MU01/Datapath/IRReg/Q_reg[14]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[1] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[1]/Q, and MU01/Datapath/IRReg/Q_reg[1]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[2] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[2]/Q, and MU01/Datapath/IRReg/Q_reg[2]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[3] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[3]/Q, and MU01/Datapath/IRReg/Q_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[4] has multiple drivers: MU01/Datapath/IRReg/Q_reg[4]/Q, and MU01/Datapath/ACCReg/Q_reg[4]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[5] has multiple drivers: MU01/Datapath/IRReg/Q_reg[5]/Q, and MU01/Datapath/ACCReg/Q_reg[5]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[6] has multiple drivers: MU01/Datapath/IRReg/Q_reg[6]/Q, and MU01/Datapath/ACCReg/Q_reg[6]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[7] has multiple drivers: MU01/Datapath/IRReg/Q_reg[7]/Q, and MU01/Datapath/ACCReg/Q_reg[7]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[8] has multiple drivers: MU01/Datapath/IRReg/Q_reg[8]/Q, and MU01/Datapath/ACCReg/Q_reg[8]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net MU01/Datapath/IRReg/Q[9] has multiple drivers: MU01/Datapath/ACCReg/Q_reg[9]/Q, and MU01/Datapath/IRReg/Q_reg[9]/Q.
INFO: [Project 1-461] DRC finished with 15 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2301.594 ; gain = 64.031 ; free physical = 11583 ; free virtual = 36295
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 16 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "../generated_build_MU0_Board.tcl" line 27)
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 18:01:28 2024...
