

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Thu May 17 18:21:37 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  25173|  25173|  9922|  9922| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------------+------+------+------+------+---------+
        |                                        |                      |   Latency   |   Interval  | Pipeline|
        |                Instance                |        Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------------+----------------------+------+------+------+------+---------+
        |grp_svm_detect_fu_62                    |svm_detect            |  4874|  4874|  4874|  4874|   none  |
        |grp_compute_gradients_fu_71             |compute_gradients     |  8197|  8197|  8197|  8197|   none  |
        |grp_compute_cells_fu_78                 |compute_cells         |  9921|  9921|  9921|  9921|   none  |
        |grp_Loop_1_proc_fu_86                   |Loop_1_proc           |  2177|  2177|  2177|  2177|   none  |
        |StgValue_31_Block_arrayctor_loop_fu_94  |Block_arrayctor_loop  |     0|     0|     0|     0|   none  |
        +----------------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_channel = alloca float, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%image_V = alloca [4096 x i8], align 1"
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%cells_bin_V = alloca [576 x i32], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:203]
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%cells_mag_sq_V = alloca [64 x i64], align 8" [hog_svm_fpga/xillybus_wrapper.cpp:203]
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%grad_vote_magnitude_s = alloca [4096 x i26], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:221]
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%grad_vote_bin_V = alloca [4096 x i4], align 1" [hog_svm_fpga/xillybus_wrapper.cpp:221]
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_r, [4096 x i8]* %image_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_r, [4096 x i8]* %image_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @compute_gradients([4096 x i8]* %image_V, [4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:222]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @compute_gradients([4096 x i8]* %image_V, [4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:222]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @compute_cells([4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:225]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @compute_cells([4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:225]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @svm_detect(float* %tmp_channel, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:228]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 4.37ns
ST_8 : Operation 23 [1/2] (4.36ns)   --->   "call fastcc void @svm_detect(float* %tmp_channel, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:228]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 3.63ns
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:196]
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !172"
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !176"
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @xillybus_wrapper_str) nounwind"
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:192]
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:193]
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:194]
ST_9 : Operation 31 [1/1] (3.63ns)   --->   "call fastcc void @Block_arrayctor.loop(float* %tmp_channel, i32* %out_r) nounwind"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:238]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SVM_detector_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_channel           (alloca              ) [ 0011111111]
image_V               (alloca              ) [ 0011100000]
cells_bin_V           (alloca              ) [ 0011111110]
cells_mag_sq_V        (alloca              ) [ 0011111110]
grad_vote_magnitude_s (alloca              ) [ 0011111000]
grad_vote_bin_V       (alloca              ) [ 0011111000]
StgValue_17           (call                ) [ 0000000000]
StgValue_19           (call                ) [ 0000000000]
StgValue_21           (call                ) [ 0000000000]
StgValue_23           (call                ) [ 0000000000]
StgValue_24           (specdataflowpipeline) [ 0000000000]
StgValue_25           (specbitsmap         ) [ 0000000000]
StgValue_26           (specbitsmap         ) [ 0000000000]
StgValue_27           (spectopmodule       ) [ 0000000000]
StgValue_28           (specinterface       ) [ 0000000000]
StgValue_29           (specinterface       ) [ 0000000000]
StgValue_30           (specinterface       ) [ 0000000000]
StgValue_31           (call                ) [ 0000000000]
StgValue_32           (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SVM_detector_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SVM_detector_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_gradients"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_cells"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svm_detect"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_arrayctor.loop"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_channel_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_channel/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="image_V_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="cells_bin_V_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cells_bin_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="cells_mag_sq_V_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cells_mag_sq_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grad_vote_magnitude_s_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_vote_magnitude_s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grad_vote_bin_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_vote_bin_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_svm_detect_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="6"/>
<pin id="65" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="4" bw="14" slack="0"/>
<pin id="68" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/7 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_compute_gradients_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="75" dir="0" index="3" bw="4" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_compute_cells_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="82" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_Loop_1_proc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_31_Block_arrayctor_loop_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="8"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/9 "/>
</bind>
</comp>

<comp id="101" class="1005" name="tmp_channel_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="6"/>
<pin id="103" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="42" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="38" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {9 }
 - Input state : 
	Port: xillybus_wrapper : in_r | {1 2 }
	Port: xillybus_wrapper : SVM_detector_V | {7 8 }
  - Chain level:
	State 1
		StgValue_16 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |          grp_svm_detect_fu_62          |    0    |    29   | 20.0537 |   2731  |   4109  |
|          |       grp_compute_gradients_fu_71      |    0    |    0    |  3.721  |   191   |   993   |
|   call   |         grp_compute_cells_fu_78        |    0    |    3    | 10.7513 |   481   |   517   |
|          |          grp_Loop_1_proc_fu_86         |    0    |    0    |  8.845  |    74   |   129   |
|          | StgValue_31_Block_arrayctor_loop_fu_94 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    0    |    32   |  43.371 |   3477  |   5748  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|    SVM_detector_V   |    -   |   28   |   386  |
|     cells_bin_V     |    2   |    0   |    0   |
|    cells_mag_sq_V   |    4   |    0   |    0   |
|   grad_vote_bin_V   |    1   |    0   |    0   |
|grad_vote_magnitude_s|    6   |    0   |    0   |
|       image_V       |    2   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   15   |   28   |   386  |
+---------------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|tmp_channel_reg_101|   32   |
+-------------------+--------+
|       Total       |   32   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   32   |   43   |  3477  |  5748  |
|   Memory  |   15   |    -   |    -   |   28   |   386  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   15   |   32   |   43   |  3537  |  6134  |
+-----------+--------+--------+--------+--------+--------+
