// Seed: 1201612377
module module_0 #(
    parameter id_5 = 32'd61
) (
    output wor  id_0
    , id_4,
    input  wor  id_1,
    output tri0 id_2
);
  logic _id_5[-1 : -1], id_6;
  wire id_7;
  ;
  parameter id_8 = 1;
  assign id_4[-1 :-1!==-1] = -1'b0;
  assign id_5 = id_8;
  supply0 [1 : 1 'd0] id_9;
  wire id_10;
  assign id_6 = id_6;
  assign id_9 = -1;
  logic id_11;
  wire  id_12;
  assign id_6[-1] = id_11[id_5-1];
  wire id_13;
  final $clog2(id_5);
  ;
  always_comb @(posedge -1) begin : LABEL_0
    assign id_10 = -1;
  end
  final $clog2(id_5);
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd58,
    parameter id_11 = 32'd20,
    parameter id_4  = 32'd24
) (
    output wire id_0,
    input wand id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 _id_4,
    input uwire id_5,
    output wand id_6,
    input uwire id_7,
    output supply1 id_8
    , _id_10
);
  wire _id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_6
  );
  supply0 [id_10  &  id_11 : id_4] id_12 = -1;
endmodule
