INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jakub/Desktop/AGH/Semestr 6/Systemy rekonfigurowalne/Laboratorium/Lab. 2 - Verilog i weryfikacja - praktyka/complexed_logic_JG/complexed_logic_JG.srcs/sources_1/new/complexed_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complexed_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jakub/Desktop/AGH/Semestr 6/Systemy rekonfigurowalne/Laboratorium/Lab. 2 - Verilog i weryfikacja - praktyka/complexed_logic_JG/complexed_logic_JG.srcs/sim_1/new/tb_complexed_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complexed_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jakub/Desktop/AGH/Semestr 6/Systemy rekonfigurowalne/Laboratorium/Lab. 2 - Verilog i weryfikacja - praktyka/complexed_logic_JG/complexed_logic_JG.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
