timestamp 1384690231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use DCL_NMOS_S_62924000_X1_Y71_1733418924 DCL_NMOS_S_62924000_X1_Y71_1733418924_0 1 0 516 0 1 12768
use DCL_PMOS_S_70252776_X3_Y1_1733418926 DCL_PMOS_S_70252776_X3_Y1_1733418926_1 1 0 0 0 1 11256
use NMOS_S_89651636_X3_Y6_1733418929 NMOS_S_89651636_X3_Y6_1733418929_0 -1 0 1032 0 -1 7392
use PMOS_S_38134054_X1_Y25_1733418930 PMOS_S_38134054_X1_Y25_1733418930_1 -1 0 516 0 -1 42504
use NMOS_4T_21307866_X3_Y3_1733418927 NMOS_4T_21307866_X3_Y3_1733418927_1 1 0 86 0 -1 11256
use DCL_NMOS_S_78879196_X3_Y6_1733418925 DCL_NMOS_S_78879196_X3_Y6_1733418925_0 1 0 1032 0 -1 7392
use DCL_PMOS_S_70252776_X3_Y1_1733418926 DCL_PMOS_S_70252776_X3_Y1_1733418926_0 -1 0 2064 0 1 11256
use NMOS_S_19175688_X1_Y71_1733418928 NMOS_S_19175688_X1_Y71_1733418928_0 -1 0 1548 0 1 12768
use PMOS_S_38134054_X1_Y25_1733418930 PMOS_S_38134054_X1_Y25_1733418930_0 1 0 1548 0 -1 42504
use NMOS_4T_21307866_X3_Y3_1733418927 NMOS_4T_21307866_X3_Y3_1733418927_0 -1 0 1978 0 -1 11256
node "VINP" 0 0 1548 9156 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VINN" 0 0 516 9156 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT" 0 0 1720 28308 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ID" 0 0 602 3528 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_574_3743#" 1 334.811 574 3743 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8288 520 148160 2172 0 0 0 0 0 0
node "m2_574_8783#" 1 556.681 574 8783 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8288 520 148160 2172 0 0 0 0 0 0
node "m2_1606_11172#" 0 71.3099 1606 11172 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9408 448 0 0 0 0 0 0 0 0
node "m2_402_11172#" 0 71.3099 402 11172 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9408 448 0 0 0 0 0 0 0 0
node "m2_230_13319#" 3 575.957 230 13319 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72072 2798 38080 796 0 0 0 0 0 0
node "m2_1348_41039#" 1 267.93 1348 41039 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8288 520 65600 1140 0 0 0 0 0 0
node "m2_316_42299#" 2 639.164 316 42299 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12432 780 161920 2344 0 0 0 0 0 0
node "VSS" 13 71932.8 312 7532 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 278320 10612 10516480 139776 22536112 191456 0 0 0 0
node "m1_570_8036#" 4 631.451 570 8036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8400 412 83552 3208 0 0 0 0 0 0 0 0
node "VDD" 4 72294.8 484 11480 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 824 42000 2172 10946560 146112 22924096 195688 0 0 0 0
node "m1_1602_13244#" 4 572.283 1602 13244 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13216 584 69440 2704 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_574_8783#" "m1_570_8036#" 48.6299
cap "VSS" "m2_574_3743#" 56.3637
cap "m1_1602_13244#" "VDD" 24.7872
cap "m2_574_8783#" "VDD" 3.89604
cap "VSS" "m2_402_11172#" 5.7068
cap "VSS" "m2_1348_41039#" 74.0819
cap "VDD" "m2_1606_11172#" 28.9657
cap "m1_1602_13244#" "m2_1606_11172#" 3.11111
cap "VDD" "m2_316_42299#" 2.58874
cap "VSS" "m2_230_13319#" 189.285
cap "m1_570_8036#" "VSS" 90.0356
cap "VDD" "m2_574_3743#" 407.601
cap "m2_402_11172#" "m2_230_13319#" 3.11111
cap "VDD" "VSS" 11378.8
cap "m1_1602_13244#" "VSS" 114.169
cap "m2_574_8783#" "VSS" 8.93265
cap "VDD" "m2_402_11172#" 25.2338
cap "VDD" "m2_1348_41039#" 5.60341
cap "VSS" "m2_1606_11172#" 0.235463
cap "VSS" "m2_316_42299#" 22.8667
cap "VDD" "m2_230_13319#" 26.6639
cap "VDD" "m1_570_8036#" 11.1635
cap "m2_1606_11172#" "m2_402_11172#" 5.42219
cap "m1_1602_13244#" "m2_230_13319#" 48.6859
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 6.15396
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 69.7115
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 32.8033
cap "VDD" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 4.59341
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 12.1797
cap "VDD" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 20.075
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 3.4528
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 69.0741
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 2.15029
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "VDD" 2.30988
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 0.364041
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 92.1469
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VDD" 1.02904
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 26.5161
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VDD" 44.4193
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 4.67255
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 1.53814
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 147.691
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 62.1111
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VDD" 0.0751639
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 219.719
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 44.3158
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 27.3168
cap "VDD" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 3.35101
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 194.642
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 41.4206
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VDD" 123.42
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 181.987
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 158.687
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 21.985
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 100.507
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VDD" 115.978
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 186.054
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 34.1392
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VDD" 182.157
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VDD" 2.4328
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 47.3777
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VSS" 0.574958
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 1.99838
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 55.1389
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VSS" 0.20153
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VSS" 0.584116
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VSS" 251.872
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 66.6633
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 7.73739
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VSS" 22.5051
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VSS" -1.02609e-17
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VSS" 0.584116
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VSS" 234.026
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VSS" -1.02609e-17
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VSS" 149.315
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 1.77071
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 0.0623125
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VSS" 0.574958
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VSS" 0.584116
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VDD" 3.28936
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VSS" 0.382586
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VSS" 344.404
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 3.61723
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 34.1386
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VSS" 0.574958
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VDD" 32.4507
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VSS" 0.247828
cap "VDD" "VSS" -0.84069
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VSS" -1.02609e-17
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VDD" 1.78256
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VSS" 0.584116
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VSS" -1.02609e-17
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 40.2639
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" -1.50287
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VSS" -1.02609e-17
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "VSS" 8.39212
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VSS" 127.036
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VDD" 0.272822
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 1.87204
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 0.0557617
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 46.6451
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 0.896382
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 526.688
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 70.6577
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 16.1287
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 0.325767
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 81.3139
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 109.553
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 15.1855
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 1.64437
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 6.38601
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 7.20443
cap "VDD" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 0.439407
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "VDD" 3.54334
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 6.15834
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 111.657
cap "VDD" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" 3.8954
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" -46.9921
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 925.408
cap "VDD" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 2.8017
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VDD" 2.16857
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 36.8733
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 54.9891
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" -9.94772
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 35.7822
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 6.76979
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 0.0329852
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 25.1929
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 3.40097
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VDD" 138.543
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 2.82838
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 0.871982
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 0.735266
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 0.393094
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 3.57653
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 0.468482
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" -8.01621
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "VDD" 147.433
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 13.0139
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 0.962932
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "VDD" 47.7423
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 0.938805
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 24.4586
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "VDD" 14.0736
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 2.15309
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 9.61726
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "VDD" 2.3294
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 224.179
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 10.32
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 22.4082
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 5.4547
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 0.472361
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "VDD" -10.1162
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 42.7472
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 185.756
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "VDD" 9.45326
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 3.63912
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 339.946
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 7.56917
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 10.6007
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" 2.98712
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 111.039
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 11.5629
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "VDD" -18.8208
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 375.083
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "VDD" 0.444144
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 3.00216
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 17.1187
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 5.4547
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "VDD" 26.1404
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 4.13408
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "VDD" 140.615
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" -26.0638
cap "VDD" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 136.778
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 9.93305
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VDD" 0.833879
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 9.52421
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 7.29827
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 1.68184
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 1.76341
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 0.388309
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 0.257661
cap "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "VDD" 0.258081
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 3.68084
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 2.11808
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 0.0204003
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 2.67086
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 0.476076
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" 0.318836
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "VDD" 0.0227796
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 41.3679
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 29.1974
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" 0.147885
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" -9.15108
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 1.83881
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" 0.50532
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 8.89813
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "VSS" 31.0483
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 16.3278
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 49.0531
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 4.21123
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 16.5588
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 257.648
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 17.95
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 0.360933
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 1.31197
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 1.83881
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 24.8931
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 26.0858
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 1.67521
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 0.119968
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.0204003
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 17.2487
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 2.93161
cap "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.0517696
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" 2.24991
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 1.11828
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 32.642
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 1.4027
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 48.8119
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "VSS" 2.58096
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 4.23629
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 0.807928
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 2.70535
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 221.725
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 2.97014
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 1.83881
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 187.84
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 28.5771
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 49.6298
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 16.6427
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.891743
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 4.12962
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 118.762
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.426067
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 0.11318
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 25.0653
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 1.83881
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 218.07
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 2.70535
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "VSS" 0.0398931
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 2.97014
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 4.23629
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 220.597
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 0.807928
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 0.68181
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 1.72704
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" 16.6427
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 137.981
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.11318
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "VSS" 111.029
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 3.11871
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 2.60268
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 55.0461
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 0.433791
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 0.334264
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 0.0125129
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 3.76532
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 1.64026
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.9231
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.423307
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "VSS" 2.26999
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 6.04103
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "VSS" 378.825
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 1.8313
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 2.38095
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 371.371
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 1.19427
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 43.8509
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 6.1078
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 6.36115
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 8.36201
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.423307
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 9.78124
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.00686149
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 6.63828
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" 9.85873
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.158404
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 6.19866
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "VSS" 254.618
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 0.957543
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 1.30461
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 3.07783
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "VSS" 48.2498
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.027095
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" 2.38095
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 2.09305
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 0.0125129
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.423307
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 51.7241
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "VSS" 2.15649
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.774886
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" 43.8509
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.738831
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.00686149
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.334264
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 3.93571
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "VSS" 2.40528
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 0.596601
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 1.73334
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 9.78124
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.423307
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.131309
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" -1.02609e-17
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 417.36
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 2.28426
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 13.7218
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 5.73842
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.607713
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 8.88964
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "VDD" 0.417877
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 95.5851
cap "VSS" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 148.605
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 12.8242
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.0881
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.76687
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" -11.4413
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 164.222
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 17.0369
cap "VSS" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 11.2667
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.076967
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 1.16942
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 1.42936
cap "VSS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.211608
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" 0.787314
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 140.124
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.177702
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 17.8152
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0120792
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.132269
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.80683
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.227665
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.16156
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.0994723
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.25156
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 0.18687
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 2.95628
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 5.07282
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 204.626
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 415.125
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "VDD" 0.437801
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "VSS" 6.53448
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 5.17874
cap "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 35.3736
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "VSS" -0.560727
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 23.8011
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 17.1284
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 0.396042
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 1.42109e-14
cap "VDD" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 2.28777
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.48318
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.217728
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 0.208531
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.0120792
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.67688
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 4.39404
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 80.8396
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.438465
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.18687
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.672419
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 7.46605
cap "VDD" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 90.9103
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.0624621
cap "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" -11.9855
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.24877
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.607713
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 171.902
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 396.871
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "VSS" 11.7722
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 2.5765
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 81.8633
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 58.5749
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 0.581233
cap "VDD" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" 6.57879
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.70876
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.30627
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 17.0369
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 11.6718
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.248958
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 126.017
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.629466
cap "VSS" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 6.58775
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.46622
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.85621
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.1014
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 19.5558
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" 0.230699
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 103.706
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.6281
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.69232
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.379415
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.47544
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 11.0174
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 142.522
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 3.10018
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "VSS" 120.105
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VSS" 16.4279
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 48.0686
cap "VDD" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 1.02949
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 32.3879
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.899938
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.407528
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0111289
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 17.4194
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.012
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 32.2838
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.84112
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.475
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "VDD" 220.61
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 4.9871
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.494251
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.105547
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 9.89558
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VDD" 48.1627
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 275.942
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.533722
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.24537
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.482839
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 2.95628
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 1.06852
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 90.556
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 101.172
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 57.6418
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 4.9871
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 90.556
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0081156
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 0.533527
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.629466
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.53
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.08001
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 15.3063
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 123.704
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" 54.6142
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 110.304
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 4.67826
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.533722
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0624621
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 56.9863
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.36607
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "VDD" 315.078
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 165.925
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 58.8292
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 0.685389
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 1.06852
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 18.6844
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.68551
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.20413
cap "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0569481
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.80427
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 40.2713
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.69232
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 6.16577
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 97.1453
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0111289
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 62.7961
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.220638
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 18.8114
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 164.501
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 2.07757
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.3343
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 80.0135
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 0.0167215
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 17.8854
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 17.9818
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.705715
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 177.892
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.40826
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.211094
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.269898
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.380189
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 152.25
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 287.909
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0585318
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.258015
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 126.617
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.46736
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 41.6449
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.82646
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.37649
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.1827
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 116.196
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 20.8876
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 124.988
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.360296
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.4614
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 0.167289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.362358
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" -5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.350284
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 145.296
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.91643
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 5.96865
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 18.8114
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 100.344
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 208.413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.39274
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 15.5041
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 44.5078
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.54836
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0111289
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 8.7773
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.50268
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 7.60789
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.705715
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.21814
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.375628
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.52363
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.78748
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.90152
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 99.3979
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 31.9589
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 2.07757
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 2.87667
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.40826
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.211094
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 41.6449
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 18.6259
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 38.1651
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 92.767
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 91.6849
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.360296
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 19.097
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 62.7961
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 45.4166
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 103.177
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.71199
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 61.1655
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.80427
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.54195
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 12.6232
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.50097
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.350284
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 16.4495
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.11691
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" -4.54747e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 80.4399
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 100.886
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.648
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0585318
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.7014
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.28729
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 18.509
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.28
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0111289
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 106.984
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.0675
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 20.8283
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.84217e-14
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 0.316655
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 34.0075
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 29.1884
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360296
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 3.06542e-17
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.269898
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 124.876
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.567615
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.943715
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.156
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.84527
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 176.15
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VDD" 104.36
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 51.8473
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.12567
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.2949
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0081156
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 62.561
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 20.3496
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.16293
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 85.265
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 64.8078
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.110319
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.3953
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 28.4647
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.748579
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.889698
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 28.4647
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 62.561
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.360296
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 18.5894
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 29.1884
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.11691
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 45.7256
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.72421
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.748579
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.41126
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 38.2978
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 16.6528
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 5.76616
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 7.16962
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.17491
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 205.992
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.375628
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.889698
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 159.29
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.82639
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 132.779
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 108.347
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 15.5015
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.61652
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 113.472
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.68434e-14
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 61.1368
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 105.994
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 142.713
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 100.525
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.317477
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.98797
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.27374e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.99446
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.01678
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12846
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 24.8545
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.468033
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.00024
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.67849
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0111289
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 77.1253
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.718236
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.524551
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 82.054
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 15.0286
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 109.054
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 31.1539
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 107.09
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0096297
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 27.0306
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.20413
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.40406
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.427515
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 50.6881
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 102.799
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0104045
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 278.331
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.374178
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0585318
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 32.9128
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 176.137
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.35432
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.40223
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 22.1148
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 56.3088
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 93.1802
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.717024
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.185213
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.71518
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.00024
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 31.1539
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 2.98797
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 24.4256
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 5.97674
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 5.47277
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.571208
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 38.246
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 82.3601
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 71.9299
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 9.38987
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 43.7075
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.13059
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.427515
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 11.152
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 56.3088
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 5.10151
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 205.992
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 57.5121
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 19.8759
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.16226
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 31.5905
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.493377
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 39.0193
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.717024
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 24.8545
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.41369
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.6992
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 72.0298
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.12908
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.524551
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 21.9906
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0096297
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.99446
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 5.29336
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 71.6875
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 24.1061
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.404661
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.3311
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 61.6562
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 97.0389
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.78107
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.12348
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0091149
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.0994723
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.27332
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 36.0556
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 28.2394
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 57.9672
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 36.1067
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 7.22489
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.946772
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.424051
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.129007
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.563127
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0104045
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.49061
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.3013
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.83438
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 100.75
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -5.68434e-14
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.177702
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0140232
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 62.7022
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 42.4391
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 46.626
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.4698
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 12.4049
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 88.2113
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 21.8942
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.105547
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 178.237
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.838463
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 0.585049
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.407102
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0737544
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.110319
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" -2.84217e-14
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.387354
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 16.1428
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.585812
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.946772
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 5.15891
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 0.298301
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 19.4165
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 42.8318
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 20.8167
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 12.366
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.20413
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 4.72421
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.61358
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.412698
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0737544
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 6.60777
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0140232
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 39.1176
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.73023
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.5649
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 20.8371
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 33.8678
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 52.7692
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 3.27332
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 24.5841
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 18.4698
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.563127
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 20.6827
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.83438
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.838463
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 205.992
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0091149
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 22.9195
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 7.46604
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.89444
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.576
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 27.3681
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 35.4636
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 49.4208
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 46.626
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 28.2394
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.404661
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" -2.27374e-13
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.156
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.45764
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.42488
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 18.509
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 106.984
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.1948
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.943715
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0137178
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 51.3868
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.08339
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 126.648
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 12.4187
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.609008
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 83.5397
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 125.416
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 177.327
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0193634
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 48.2895
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.00517
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 268.423
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 77.0945
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.2126
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.460816
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.80204
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.677142
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.545747
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 66.7316
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.47544
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.845764
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 9.36546
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.529541
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.570164
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 10.5653
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 31.8315
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 2.95628
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.1014
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 23.3274
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 16.5343
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.507049
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 33.0434
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.67794e-17
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.26569
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.570164
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VDD" 104.36
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.7455
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 19.2218
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 100.886
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.101841
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 132.35
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 113.472
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0137178
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 15.1052
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 18.7455
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.22511
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 7.74389
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.677142
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 60.4544
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.06051
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 160.848
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 48.2895
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.651
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.726339
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.08339
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.73799
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.101841
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0193634
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.80427
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 38.1221
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.00517
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 106.845
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 31.8315
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 0.570164
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 6.36132
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.73291e-18
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.609008
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 106.195
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 0.570164
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.42488
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 19.1107
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 208.154
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 42.6479
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.596435
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.26569
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 17.5302
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0585318
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.20088
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.420224
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.50013
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.565
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 152.097
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 290.953
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.220638
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 48.9653
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VSS" 116.196
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.1827
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 5.47791
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -5.68434e-14
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.1624
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 145.72
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 77.4103
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 6.16106
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.362358
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 2.07757
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 126.617
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.258015
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 177.77
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 97.2242
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.269898
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.211094
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 165.697
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 44.2214
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -1.13687e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.504142
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.40826
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0111289
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 124.841
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.380189
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 17.8989
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 60.9969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.70502
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.705715
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.350284
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 21.0276
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.18324
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 60.9969
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 99.3979
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.3682
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 103.177
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 19.1556
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 92.3702
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.84241
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.39274
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 11.1162
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.71199
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 18.565
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 92.767
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.1655
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.705715
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" -2.27374e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.3831
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.30723
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 54.3392
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.842973
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 100.344
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 12.6232
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 26.9612
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 31.8225
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 208.673
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 38.6076
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.40826
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 7.30881
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.211094
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.54195
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 2.07757
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.06881
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 2.84217e-14
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 52.5604
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 84.1794
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 104.36
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 64.4812
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 23.2406
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.16293
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.362358
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 145.802
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 48.9014
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 64.5143
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.45764
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.517
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 0.943715
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 155.298
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 85.1459
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.56778
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.39556
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.380189
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 18.509
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 99.295
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 16.6264
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 176.299
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.705715
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.6303
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.5928
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.3382
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 31.231
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.01775
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 18.174
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 2.87667
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 44.3714
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.842973
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 39.1176
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 205.992
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.82156
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.54195
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 79.9559
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 64.5143
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 131.804
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 6.06557
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 23.2406
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 113.472
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.705715
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 106.233
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 48.7373
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.9708
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 5.32424
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.6964
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 110.718
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.78689
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.48914
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.901007
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 31.0348
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 123.609
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.236234
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.376329
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 82.9451
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 31.0487
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 92.9596
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 27.15
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.4839
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 21.4662
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.396982
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.589656
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.00826701
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 85.3884
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 105.949
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 59.1173
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 282.805
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 59.3293
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 27.0872
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 47.8614
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.77045
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 15.7374
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 74.8035
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.05508
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.274656
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0111289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.129007
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.93387
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 78.9611
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.334579
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.52892
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 176.118
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.51279
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.22821
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.20413
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.8587
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 58.1506
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 38.1995
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 7.49209
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 5.5087
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 36.3044
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 53.5192
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.74042
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 5.1434
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 28.307
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 59.3293
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 44.334
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.28854
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.855648
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 31.0487
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.8587
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 11.5878
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 23.2631
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.41369
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 32.6393
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 30.2572
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.77045
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.901007
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 24.7088
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.00826701
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 53.4269
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 57.9407
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.22821
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 52.5245
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 205.992
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 10.9694
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0111289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 42.114
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 46.626
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 63.3267
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 265.307
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" -2.84217e-14
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.51545
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.20413
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 79.9538
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 24.0132
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 1.08518
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 0.0104045
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.36575
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.420793
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 22.0775
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 178.554
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0117404
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0617478
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.42761
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.388006
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.371811
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.177702
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.110319
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 35.885
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 53.9363
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 6.91972
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0994723
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 74.6625
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.00947829
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.94738
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 89.8948
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VSS" 60.8158
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.456258
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 18.3713
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.312719
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.73376
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.87758
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.4049
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 0.167289
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 115.672
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 0.585049
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 2.96047
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 28.2791
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 103.467
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.984517
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.51545
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.549766
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.96047
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.646
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.73376
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 7.47896
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 46.626
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.40548
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 47.8194
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 23.5433
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 38.851
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 5.15891
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 28.2791
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.78966
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 4.72421
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.51947
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 45.2361
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 39.3401
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.00947829
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.94738
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.420793
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 30.9083
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 21.5355
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.481602
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 34.0888
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.984517
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 39.1176
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 6.38125
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 47.5576
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 11.9302
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.298301
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.73023
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" -2.84217e-14
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 18.3713
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 205.992
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 41.2473
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 54.4527
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.3691
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0117404
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0617478
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 4.41636
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 22.9119
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.12452
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 100.886
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.461165
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 14.87
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.7388
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.4049
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.53872
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0142023
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.50746
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.12807
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.943715
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.4752
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 84.68
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.45764
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 28.796
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 10.5653
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 104.36
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.576078
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -2.84217e-14
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.47544
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 106.984
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -5.68434e-14
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 51.2589
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.156
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 42.2975
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 125.416
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 74.2826
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 33.301
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 18.509
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.05749
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.693386
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.648
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 66.7316
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.106558
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 18.2367
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 46.626
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.503522
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.1948
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.630518
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 174.567
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0202603
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.19637
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 107.553
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.106558
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.81021
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 160.848
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 4.41636
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.72421
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0202603
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0142023
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 132.236
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 5.40157
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.12807
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.70048
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 6.06557
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.693386
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.601422
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.7591
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 113.472
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 105.994
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.630518
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 18.7388
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.898
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 39.1176
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 20.6729
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 1.12452
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.22511
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 28.796
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 60.4544
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 15.1052
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.4752
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 38.8405
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 205.992
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 46.626
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.208818
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 124.243
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.300952
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 18.8969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.235974
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 0.0599282
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.357024
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 97.2242
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -2.84217e-14
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.423669
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 3.06662
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 1.16478
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 6.1815
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.384563
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.899938
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.9252
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.68371
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0599282
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 146.922
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.02527
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.3151
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 57.6867
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 51.8647
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0658215
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 0.167289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0599282
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.77325
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.386389
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.383151
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.45
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 41.9905
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VSS" 115.962
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 151.971
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 9.89558
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.199786
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.96627
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 166.157
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.00863039
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.896445
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.534112
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.9814
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 127.015
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 179.754
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 0.020809
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 22.9333
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0125149
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.769284
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 77.9794
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 289.595
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 51.8647
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.84217e-14
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.85137
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 92.767
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 57.6867
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 210.575
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 3.84181
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.71199
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 8.09024
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" -1.13687e-13
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 19.4331
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.00863039
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.534112
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.68371
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.603853
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 12.4639
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.896445
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 15.288
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.386389
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 5.21411
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.363482
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 103.177
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 7.05911
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.71841
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 100.344
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 42.2362
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 92.3702
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 18.45
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 45.8236
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.383151
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.73799
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 31.7081
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.407712
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 18.4553
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0125149
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 6.92142
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0658215
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 39.3197
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.769284
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.96627
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.1655
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 99.3979
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.199786
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 5.95149
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.06662
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 104.36
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 106.984
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 20.9778
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.151048
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.8973
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.65872
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 18.7429
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 85.0873
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 18.2238
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.350284
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 64.8078
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 66.1914
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" -5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.380189
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 30.7694
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 3.06542e-17
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.116856
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 124.876
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.842973
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.961639
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.122139
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.226001
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 283.204
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.705715
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.28
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 50.0614
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 16.7179
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 16.5724
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.360296
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.269898
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 100.886
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 28.8357
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 85.6707
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.16293
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.362358
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 19.9462
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 52.4886
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.10869
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.4372
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.15008
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.156
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.648
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0585318
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 176.705
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" -4.54747e-13
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 159.29
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.226001
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 61.336
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.225628
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 28.8357
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 105.994
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.116856
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.54195
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.705715
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.60265
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 206.251
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.360296
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 50.3159
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 15.9409
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 39.0193
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.7461
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 113.632
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.375628
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.80711
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 133.333
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 2.87667
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.60733
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.31483
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 105.817
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 66.1914
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 18.7388
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.72421
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.41126
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 19.9462
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.15008
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 60.5372
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.84527
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.77045
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.901007
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 176.134
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 78.3725
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0104045
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 28.2394
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.51279
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.177702
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.718236
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 24.9055
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.0316
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 59.8185
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 21.692
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 34.2379
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.334579
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0585318
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.09338
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.350284
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 106.375
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.79432
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0081156
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 56.5284
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 39.6403
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 46.7014
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.589656
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 103.558
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.50136
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 64.224
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 80.8935
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.22821
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.360296
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.269898
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.3953
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 20.6314
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 12.0236
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.375628
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.855648
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 59.8185
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.2694
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 4.12503
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 35.0256
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 38.1995
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.842973
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.901007
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 34.3038
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.46056
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 18.3924
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 22.5557
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 6.42979
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 21.0814
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.360296
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.77045
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.22821
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 47.537
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 28.2394
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 2.62641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 34.2379
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.72421
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 35.1986
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 7.47862
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 5.15891
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 46.672
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 25.4952
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.57544
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 5.73023
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 205.992
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 35.5613
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 44.2715
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 43.7454
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 6.61454
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 31.0446
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.76725
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.04687
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0104045
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.31729
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 2.87667
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 86.7221
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" -1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 132.415
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 27.6681
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 13.1054
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -5.68434e-14
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 26.0978
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 76.6381
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 49.4333
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.362358
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.50268
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 32.2201
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 79.0909
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.8615
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.317477
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.427515
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 106.184
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.705715
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 269.382
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0111289
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.585049
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 178.55
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 101.263
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.110319
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0096297
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.00024
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.99446
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 89.5553
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.39331
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 61.591
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.380189
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 18.6702
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.468033
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 57.7415
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 57.1717
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 5.24451
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.54195
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 23.6202
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 39.1176
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" -2.84217e-14
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 22.6585
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0111289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 7.24251
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 6.15472
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 11.4944
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 52.807
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 31.0446
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 38.6098
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.68488
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.00024
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.99446
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 54.1132
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 32.7139
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.47277
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.40109
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 18.6702
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 9.97399
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 4.83803
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.705715
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 67.6155
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.427515
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 5.14684
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -5.68434e-14
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.493377
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 205.992
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 2.08558
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 29.9811
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 45.6772
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 49.4333
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 55.1264
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0096297
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" -1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0185889
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 33.1135
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0125065
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.29906
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 66.7316
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.04787
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 174.932
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.943715
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 51.2589
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.34108
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 125.594
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.45764
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.79105
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 18.271
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 26.4944
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.2943
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 76.6805
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 15.0953
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.4049
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.51317
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.477684
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.505708
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.648
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.407876
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.89902
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.51463
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.6667
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0977674
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 28.6104
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 3.88903
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VDD" 104.36
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.156
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 46.626
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 3.06542e-17
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 10.5653
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 106.984
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 84.68
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.0027
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.65848
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.555232
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" -2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 100.886
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 18.509
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 24.2554
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 132.236
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 3.88903
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.10314
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.555232
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VDD" 107.397
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.667469
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 105.994
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 15.1052
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 205.992
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.29906
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 6.02964
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 4.72421
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 28.6104
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.92228
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 113.472
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 160.848
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.538514
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0185889
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 3.89902
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.2384
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.7934
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0977674
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.65848
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 39.1176
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 46.626
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 60.6537
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.22511
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0125065
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 5.29224
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 1.04787
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 18.6667
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 13.7524
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 19.0179
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.5485
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 177.659
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.07259
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 6.35185
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0103262
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 3.21104
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.01541
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.020809
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0599282
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.35424
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.77325
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.20413
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 166.2
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.581789
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.419932
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 285.12
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.923
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.85621
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0147978
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.873987
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.077828
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.110319
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.45896
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 152.244
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.899938
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0599282
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.27374e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 9.89558
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 113.327
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 127.67
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 47.9948
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.425392
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.129007
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 123.929
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 23.0957
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 146.74
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 2.95628
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.1014
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0599282
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.37947
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 55.0673
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.458436
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 77.5095
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 97.2242
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 38.1221
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.03879
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 11.1364
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.37947
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 6.92142
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.75582
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 103.177
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 5.19449
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.27374e-13
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 99.3979
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 7.95528
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 31.9302
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 7.37643
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.458436
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 6.10081
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 47.9948
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.581789
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 92.0816
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 18.6178
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 3.7914
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 18.5485
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 92.3702
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 15.409
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 1.13687e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.20413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 208.413
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.71199
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.1655
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 100.344
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.470619
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 4.8195
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.80427
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.07259
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" -2.84217e-14
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.644682
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.873987
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.0103262
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0147978
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 43.056
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 45.8584
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 3.21104
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.19637
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 55.0673
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 19.9866
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.077828
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.350284
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.570164
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.6745
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 2.87667
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 85.0873
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.5521
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 20.9633
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 83.0921
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.269898
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.00207
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 21.3776
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360296
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0585318
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" -4.54747e-13
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.62627e-17
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 64.1666
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 32.742
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0111289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 32.7099
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.111
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.258015
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 178.346
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 123.735
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.570164
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 100.886
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VDD" 106.984
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -5.68434e-14
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 0.220638
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.12567
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.40826
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.156
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.705715
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 6.26685
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 126.648
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.0081156
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 18.1555
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VDD" 104.36
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.842973
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 2.07757
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 30.6788
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.380189
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.05858
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 18.1028
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 16.4374
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 51.8904
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.211094
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 65.2458
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.362358
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 2.93948
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.570164
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.50268
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 19.0578
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 48.7014
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 132.821
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.685389
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 159.644
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.40826
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.705715
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.52363
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.54195
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 6.36746
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.842973
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.375628
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 7.89798
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 114.959
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 105.994
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0111289
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.211094
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.60733
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.570164
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.39274
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.80427
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 60.5572
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 38.1995
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 15.784
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.74223
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" -2.84217e-14
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 2.07757
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 15.6251
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.33335
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.360296
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 19.0578
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 208.413
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 48.4651
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 64.1666
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 105.747
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 18.7244
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 32.742
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 7.045
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 1.1491
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.7014
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 6.56582
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 0.0104045
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.842973
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 79.3625
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 58.2112
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.84527
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.56857
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.350284
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 18.6896
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.901007
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.52363
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.589656
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "VSS" 0.334579
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.129007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360296
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 20.7299
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.3953
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 74.8038
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.77045
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 22.7865
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 42.661
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.20413
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 60.593
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.718236
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 176.134
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "VSS" 21.6065
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 283.204
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" -4.54747e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 15.2816
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.22821
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0299641
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 4.55216
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 28.2791
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VDD" 0.177702
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 33.0889
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.278014
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" 16.0316
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.523919
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 0.685389
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 1.03879
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 5.68434e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.0111289
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 47.9292
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.360296
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 4.84204
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.842973
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 5.73023
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 33.0889
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.19637
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.15891
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 60.593
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.855648
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 18.9624
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.75864
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 8.22157
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 44.7355
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.75814
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 38.1995
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 10.7358
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 18.9974
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.22821
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.13687e-13
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.20413
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.77045
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 25.791
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 35.7228
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.901007
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.52363
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.28959
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0081156
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.300415
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 28.2791
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.375628
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 18.4909
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 0.360498
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.72421
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.570468
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 18.0136
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.705715
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 163.505
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.57652
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.00024
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.58271
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 27.6042
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 0.00594542
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 0.957543
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 53.3031
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 26.4641
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 5.49708
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 3.79404
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 273.856
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 20.4697
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.167289
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 304.008
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 31.1539
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.50268
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.105547
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 6.0969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" -1.02609e-17
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.427515
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 152.563
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 121.473
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0585318
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 96.651
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.99446
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 120.493
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 83.8904
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 27.0364
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 48.4483
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.99446
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 2.87667
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 60.7327
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.236811
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 12.9272
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 24.7881
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 31.1539
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.427515
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 1.00024
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 17.3034
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0585318
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 53.3031
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 1.64646
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 3.02007
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 19.584
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -5.68434e-14
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.26034
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.10315
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 20.4697
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 72.3983
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.61588
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 102.785
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VDD" 43.9678
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.50268
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.705715
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 30.1607
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 88.2572
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 15.4017
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 176.019
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 23.7559
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 93.6442
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 19.3185
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 24.2601
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.459515
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 24.384
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 100.182
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.5673
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -2.84217e-14
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 11.8801
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "VSS" 3.94715
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 30.6992
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 24.9217
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.23491
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.293077
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.105547
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 8.22256
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 3.6291
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.510423
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.0585318
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 0.223056
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.228921
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.685702
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 4.09237
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 118.992
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.05281
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 19.9402
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 3.9713
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 3.23454
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 65.3456
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "VSS" 0.0104045
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 1.52514
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 46.8081
cap "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.5254
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.510423
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 21.9054
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 21.2308
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.105547
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.5254
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 16.7296
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 2.32292
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" -3.11567
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 2.84217e-14
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.685702
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 5.87806
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 1.44456
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 24.384
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 2.1498
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 25.661
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 0.0585318
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 0.23491
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" 1.52514
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VSS" 0.0775002
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" 3.33752
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VDD" 22.6667
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.20413
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.1713
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 4.01158
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 14.692
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 16.5673
cap "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" 2.05281
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.22511
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.293077
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0141993
cap "VDD" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 20.501
cap "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" -2.84217e-14
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.88618
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 1.2251
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 9.89558
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 128.313
cap "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "VSS" 0.0219911
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 97.1022
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 275.942
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.77325
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.899938
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 209.179
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 2.98624
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 1.2251
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" 0.118451
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 12.7935
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 64.0563
cap "VSS" "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" 0.0219911
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 7.43838
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.52643
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 15.8872
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.57426
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 98.5314
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 127.952
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.186
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.570164
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 15.3344
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 32.7099
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 31.0937
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 3.67117
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.570164
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.88671
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 287.909
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.82646
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.37649
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.4614
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.570164
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 132.412
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 121.689
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.570164
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 24.9134
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 61.6205
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.20504
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.69333
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.56857
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 6.56582
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 35.436
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 19.2497
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.42731
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.84527
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.7014
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.3953
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.718236
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" -4.54747e-13
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360498
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.75814
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 4.28959
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 8.51911
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.685389
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 16.5636
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 12.2762
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 50.6881
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 166.492
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 96.6627
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 0.957543
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.625
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.67849
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12846
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 2.27374e-13
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.46736
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 278.331
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 42.6105
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" -1.02609e-17
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 97.846
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12265
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 14.9345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.4154
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.16594
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 7.46653
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.71144
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.38945
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 10.3733
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 129.811
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.6562
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 38.3907
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 33.2943
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 232.538
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 26.8909
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.27464
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 64.1598
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 121.689
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 170.201
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 9.36546
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.1014
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0463938
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.58624
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 44.3402
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 15.7852
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 64.0563
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.7719
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 9.00215
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 98.5314
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 10.4133
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 232.598
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 5.47791
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.570164
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.570164
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 8.91571
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 34.5365
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 32.7099
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 127.952
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.570164
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.4764
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 44.2214
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 61.277
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 28.8908
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 121.792
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.09622
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.570164
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.42731
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 48.9014
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.56857
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 19.2356
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.01775
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 6.56582
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 35.6097
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.56778
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.0142701
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.718236
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 4.28358
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.75814
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 8.51911
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360498
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 12.4051
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 16.5636
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.685389
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.6105
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 128.195
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.93387
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" -1.02609e-17
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 47.8614
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 282.805
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 166.263
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 96.6627
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.4839
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 14.9345
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.81301
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 97.846
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12265
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 7.68623
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 6.16594
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.2474
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 63.3267
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 34.011
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.3153
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.42761
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.21409
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 132.382
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 129.811
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.156
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.2943
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.54747e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.87758
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 121.689
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.40296
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 64.4607
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.73291e-18
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.22511
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 23.6658
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.923
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.46736
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.50746
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.05749
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 165.39
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 96.7228
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 42.2975
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 265.307
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.651
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.52643
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 98.5314
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 9.08389
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.4333
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 3.60939
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.82702
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 14.9345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.24537
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.54296
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.899938
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.02527
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.186
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.9252
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 15.7998
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.570164
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 9.89558
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.9814
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 32.7099
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.570164
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 32.0337
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 132.412
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" -4.54747e-13
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.570164
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.05053
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 289.595
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 127.952
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.13042
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.570164
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 122.642
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.64318
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 60.9334
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 25.0853
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.56857
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 35.7012
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 50.0614
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.56582
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" -4.54747e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 283.204
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 19.2281
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.65872
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.42731
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.718236
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.10869
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 16.5636
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 12.473
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.685389
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.73291e-18
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.28041
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 8.51911
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.75814
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360498
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 96.6627
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.6105
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 128.256
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.3953
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 166.171
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.84527
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.7014
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 6.16594
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.12265
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.1794
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 14.9345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 97.846
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.82471
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 7.70585
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.34677
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.31729
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 12.8602
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.156
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.76725
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.2943
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.8615
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 132.382
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 33.9648
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 269.382
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 129.811
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.31213
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 121.689
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.50699
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 23.8659
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 64.4842
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 126.651
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.79105
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 165.898
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.9622
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.34108
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.0027
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 96.7228
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 98.5314
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.52643
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 9.40394
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.63367
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.4333
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 64.0563
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 14.9345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 6.82702
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 32.3053
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.1364
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 285.12
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 19.6907
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.55098
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 2.95628
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.85621
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.02068
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 93.4421
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.31226
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.1014
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.899938
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 15.6521
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 89.1523
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 70.8538
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 9.89558
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.13042
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 41.0727
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 23.2561
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 93.002
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.65495
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.5521
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 18.7776
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 38.9998
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.00207
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 48.7014
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.4827
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 29.3625
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 34.9677
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 40.6587
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 13.6036
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.38593
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.36042
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.104985
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 283.204
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" -4.54747e-13
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.685389
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 32.5605
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 10.1287
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.62982
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.73291e-18
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360498
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.17309
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 46.2038
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 42.6105
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.3953
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 46.7014
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 96.6627
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 283.204
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.84527
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 128.256
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 166.171
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" -4.54747e-13
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 7.70585
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 97.846
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.82471
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 14.9345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.1794
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12265
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.16594
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.89865
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 273.856
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 2.93948
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 6.16293
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 3.54916
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 13.4585
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 129.093
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 33.28
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 53.8785
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.156
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 132.382
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.34862
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 32.1747
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 62.9809
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.40769
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.41126
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 24.0856
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 121.689
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 265.307
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 168.15
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.718236
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 56.2258
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 96.7228
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 126.651
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.93533
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.3179
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.3853
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 14.9345
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.85772
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.4333
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.52643
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 11.2507
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.82702
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 98.5314
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 275.942
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 15.8503
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 2.95628
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 59.1672
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.899938
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.692
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.29668
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 47.4105
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 15.2735
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.43711
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.85621
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.1014
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 33.1511
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 1.95493
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 68.9183
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 9.89558
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 14.9227
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.75973
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 34.9206
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.22453
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 73.1818
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 0.170734
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 60.8928
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.07304
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 18.0208
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.37649
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.82646
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 17.981
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 73.2747
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.32242
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.4614
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 52.8058
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 287.909
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.23557
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 33.6599
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.685389
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 0.360498
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 66.024
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 18.2423
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.4074
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 38.369
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.97275
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.6105
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" -4.54747e-13
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.84527
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 166.171
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 46.7014
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 128.256
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.3953
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 96.6627
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 97.846
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 10.1794
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.82471
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 7.70585
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12265
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 6.16594
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 14.9345
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 14.0568
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.67849
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 278.331
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 129.093
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 31.8918
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 33.28
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 50.6881
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.156
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 2.93948
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.16293
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12846
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 3.54916
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 132.382
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 2.27374e-13
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.50325
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.41126
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 62.7819
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 24.3053
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 121.689
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 4.3311
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 168.895
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.46736
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 126.651
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.718236
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 96.7228
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 42.4898
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.78107
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 61.6562
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 265.307
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.0142701
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 14.9345
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 11.7933
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.82702
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.4333
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.98603
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 98.5314
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 6.52643
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 28.7141
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.80204
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.56197
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 25.1129
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 2.95628
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 42.7046
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.0643
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.845764
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.1014
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.45697
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 10.8563
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 33.988
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 9.36546
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 1.39828
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 268.423
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.83301
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 48.5539
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.8645
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 8.57386
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.31864
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 28.7686
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 103.728
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 44.2214
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.76016
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.727388
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 75.1034
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.20088
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 22.438
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 32.361
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 17.1687
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 5.47791
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.70502
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.11071
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 87.1065
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.16213
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.504142
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 290.953
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 44.1775
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360498
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.685389
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.18498
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 24.3715
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.77242
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.73291e-18
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 90.6519
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 42.6105
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 48.9014
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 166.345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 96.6627
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.01775
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.56778
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 128.242
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 6.16594
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.8187
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.12265
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 14.9345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 97.846
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 10.3083
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 7.70585
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.12567
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 31.6625
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 129.093
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 282.805
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.4839
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 14.6693
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 132.382
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 3.54916
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.156
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 6.16293
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 33.28
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.93387
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 47.8614
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 2.93948
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 24.525
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 121.689
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.41126
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 62.6139
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.60482
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.718236
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.6617
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 169.296
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 126.651
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 63.3267
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 96.7228
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.42761
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.54747e-13
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.46736
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.87758
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.4333
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.11435
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 14.9345
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 98.5314
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 64.0563
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 12.0942
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.82702
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.52643
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.0253
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.05749
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.50849
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.42731
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.50746
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 33.2841
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.177702
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 5.87834
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 0.0994723
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 42.2975
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 265.307
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.24488
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.89818
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 7.64028
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 10.6881
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 16.5636
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 32.7191
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" -4.54747e-13
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.9252
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.54296
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 9.89558
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 129.633
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.02527
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 33.1948
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 4.11061
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 16.6094
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 289.595
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.24537
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.899938
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 132.412
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 100.186
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.12567
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.9814
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.360498
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 122.642
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.73291e-18
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 25.0853
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.13042
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.9962
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.64318
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.685389
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 42.6105
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" -4.54747e-13
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.65872
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 3.46736
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 4.10869
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 128.235
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 96.6627
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 50.0614
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VDD" 0.0299641
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 166.436
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 10.3763
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 7.70585
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 64.0563
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 14.9345
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.81553
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 6.16594
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 97.846
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.12265
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 129.093
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 100.156
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 132.382
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.84527
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 31.5709
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 3.54916
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 283.204
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 14.7301
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.12567
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 33.28
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 2.93948
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.7014
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 6.16293
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.3953
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VDD" 3.61652
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.41126
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 121.689
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 62.5459
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 24.5446
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.718236
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.76725
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 127.196
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 61.8615
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "VSS" 96.7228
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0299641
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 42.7943
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 269.382
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 169.25
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.46736
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 4.31729
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 0.0299641
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0142701
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 64.0563
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 4.21838
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 7.02711
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 14.9345
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" 6.52643
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 98.5314
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VDD" 12.1177
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.52032
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 4.94779
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 3.34108
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "VSS" 20.5338
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 0.449969
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.0994723
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.79105
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VDD" 0.177702
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "VSS" 5.91753
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 46.0027
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.0599282
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 3.42731
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "VSS" 33.7923
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 11.0082
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 16.5636
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.26916
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 11.5385
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 2.95628
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 0.449969
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 3.78091
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VSS" 0.384374
cap "VSS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 0.436738
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 127.217
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "VDD" 2.11034
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 32.3316
cap "VSS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 1.86854
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 41.0748
cap "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 4.94779
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 231.646
cap "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 3.40624
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" 74.9433
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" 31.4784
cap "VDD" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" 49.052
cap "VDD" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" 0.403734
merge "PMOS_S_38134054_X1_Y25_1733418930_0/VSUBS" "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" -67643.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -42000 -2060 -9707520 -129024 -19892912 -168820 0 0 0 0
merge "NMOS_S_19175688_X1_Y71_1733418928_0/a_147_525#" "PMOS_S_38134054_X1_Y25_1733418930_1/VSUBS"
merge "PMOS_S_38134054_X1_Y25_1733418930_1/VSUBS" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#"
merge "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/VSUBS"
merge "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/VSUBS" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/VSUBS"
merge "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/VSUBS" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#"
merge "NMOS_4T_21307866_X3_Y3_1733418927_0/a_241_3584#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_241_3584#"
merge "NMOS_4T_21307866_X3_Y3_1733418927_1/a_241_3584#" "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#"
merge "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_147_525#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#"
merge "NMOS_S_89651636_X3_Y6_1733418929_0/a_147_525#" "VSUBS"
merge "VSUBS" "VSS"
merge "PMOS_S_38134054_X1_Y25_1733418930_0/w_0_0#" "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" -62303.1 0 0 0 0 0 -2064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15456 -1000 -8898560 -118272 -18571312 -157620 0 0 0 0
merge "PMOS_S_38134054_X1_Y25_1733418930_1/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#"
merge "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#"
merge "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/w_0_0#" "VDD"
merge "PMOS_S_38134054_X1_Y25_1733418930_1/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/a_200_252#" -948.494 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9240 -778 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_70252776_X3_Y1_1733418926_1/a_200_252#" "m2_230_13319#"
merge "m2_230_13319#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#"
merge "NMOS_4T_21307866_X3_Y3_1733418927_1/a_230_525#" "m2_402_11172#"
merge "DCL_NMOS_S_78879196_X3_Y6_1733418925_0/a_200_252#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" -948.165 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8288 -520 0 0 0 0 0 0 0 0
merge "NMOS_S_89651636_X3_Y6_1733418929_0/a_200_252#" "ID"
merge "ID" "m2_574_3743#"
merge "NMOS_S_19175688_X1_Y71_1733418928_0/a_200_252#" "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" -1463.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12432 -780 0 0 0 0 0 0 0 0
merge "PMOS_S_38134054_X1_Y25_1733418930_1/a_230_525#" "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#"
merge "DCL_NMOS_S_62924000_X1_Y71_1733418924_0/a_200_252#" "m2_316_42299#"
merge "PMOS_S_38134054_X1_Y25_1733418930_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/a_200_252#" -983.815 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -704 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_70252776_X3_Y1_1733418926_0/a_200_252#" "m1_1602_13244#"
merge "m1_1602_13244#" "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#"
merge "NMOS_4T_21307866_X3_Y3_1733418927_0/a_230_525#" "m2_1606_11172#"
merge "PMOS_S_38134054_X1_Y25_1733418930_0/a_230_525#" "VOUT" -1207.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8288 -520 0 0 0 0 0 0 0 0
merge "VOUT" "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#"
merge "NMOS_S_19175688_X1_Y71_1733418928_0/a_230_525#" "m2_1348_41039#"
merge "NMOS_4T_21307866_X3_Y3_1733418927_0/a_147_525#" "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" -1578.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11872 -872 0 0 0 0 0 0 0 0
merge "NMOS_4T_21307866_X3_Y3_1733418927_1/a_147_525#" "m2_574_8783#"
merge "m2_574_8783#" "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#"
merge "NMOS_S_89651636_X3_Y6_1733418929_0/a_230_525#" "m1_570_8036#"
merge "NMOS_4T_21307866_X3_Y3_1733418927_1/a_200_252#" "VINN" -235.113 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_21307866_X3_Y3_1733418927_0/a_200_252#" "VINP" -181.692 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
