// Seed: 3779109936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_5;
  ;
  assign module_1.id_2 = 0;
  wire id_6;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    output supply1 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
