

================================================================
== Vitis HLS Report for 'matrixadd'
================================================================
* Date:           Sun Jun 23 03:44:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.981 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49191|    49191|  0.246 ms|  0.246 ms|  49192|  49192|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_matrixadd_Pipeline_loop_0_fu_72   |matrixadd_Pipeline_loop_0  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_1_fu_79   |matrixadd_Pipeline_loop_1  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_2_fu_86   |matrixadd_Pipeline_loop_2  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_3_fu_93   |matrixadd_Pipeline_loop_3  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_5_fu_100  |matrixadd_Pipeline_loop_5  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        |grp_matrixadd_Pipeline_loop_7_fu_107  |matrixadd_Pipeline_loop_7  |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    12|     2160|    2670|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     241|    -|
|Register             |        -|     -|       75|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    12|     2235|    2913|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U26    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |grp_matrixadd_Pipeline_loop_0_fu_72   |matrixadd_Pipeline_loop_0       |        0|   0|  155|  226|    0|
    |grp_matrixadd_Pipeline_loop_1_fu_79   |matrixadd_Pipeline_loop_1       |        0|   2|  360|  445|    0|
    |grp_matrixadd_Pipeline_loop_2_fu_86   |matrixadd_Pipeline_loop_2       |        0|   2|  360|  445|    0|
    |grp_matrixadd_Pipeline_loop_3_fu_93   |matrixadd_Pipeline_loop_3       |        0|   2|  360|  445|    0|
    |grp_matrixadd_Pipeline_loop_5_fu_100  |matrixadd_Pipeline_loop_5       |        0|   2|  360|  445|    0|
    |grp_matrixadd_Pipeline_loop_7_fu_107  |matrixadd_Pipeline_loop_7       |        0|   2|  360|  445|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  12| 2160| 2670|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  169|         38|    1|         38|
    |grp_fu_114_ce  |    9|          2|    1|          2|
    |grp_fu_114_p0  |   20|          4|   32|        128|
    |grp_fu_114_p1  |   43|          8|   32|        256|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  241|         52|   66|        424|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  37|   0|   37|          0|
    |grp_matrixadd_Pipeline_loop_0_fu_72_ap_start_reg   |   1|   0|    1|          0|
    |grp_matrixadd_Pipeline_loop_1_fu_79_ap_start_reg   |   1|   0|    1|          0|
    |grp_matrixadd_Pipeline_loop_2_fu_86_ap_start_reg   |   1|   0|    1|          0|
    |grp_matrixadd_Pipeline_loop_3_fu_93_ap_start_reg   |   1|   0|    1|          0|
    |grp_matrixadd_Pipeline_loop_5_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |grp_matrixadd_Pipeline_loop_7_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |reg_119                                            |  32|   0|   32|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |  75|   0|   75|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|     matrixadd|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|     matrixadd|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|     matrixadd|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|     matrixadd|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|     matrixadd|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|     matrixadd|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|     matrixadd|  return value|
|array_0_address0  |  out|   13|   ap_memory|       array_0|         array|
|array_0_ce0       |  out|    1|   ap_memory|       array_0|         array|
|array_0_q0        |   in|   32|   ap_memory|       array_0|         array|
|array_1_address0  |  out|   13|   ap_memory|       array_1|         array|
|array_1_ce0       |  out|    1|   ap_memory|       array_1|         array|
|array_1_q0        |   in|   32|   ap_memory|       array_1|         array|
|array_2_address0  |  out|   13|   ap_memory|       array_2|         array|
|array_2_ce0       |  out|    1|   ap_memory|       array_2|         array|
|array_2_q0        |   in|   32|   ap_memory|       array_2|         array|
|array_3_address0  |  out|   13|   ap_memory|       array_3|         array|
|array_3_ce0       |  out|    1|   ap_memory|       array_3|         array|
|array_3_we0       |  out|    1|   ap_memory|       array_3|         array|
|array_3_d0        |  out|   32|   ap_memory|       array_3|         array|
|array_3_q0        |   in|   32|   ap_memory|       array_3|         array|
|array_3_address1  |  out|   13|   ap_memory|       array_3|         array|
|array_3_ce1       |  out|    1|   ap_memory|       array_3|         array|
|array_3_we1       |  out|    1|   ap_memory|       array_3|         array|
|array_3_d1        |  out|   32|   ap_memory|       array_3|         array|
|array_3_q1        |   in|   32|   ap_memory|       array_3|         array|
|array_4_address0  |  out|   13|   ap_memory|       array_4|         array|
|array_4_ce0       |  out|    1|   ap_memory|       array_4|         array|
|array_4_q0        |   in|   32|   ap_memory|       array_4|         array|
|array_5_address0  |  out|   13|   ap_memory|       array_5|         array|
|array_5_ce0       |  out|    1|   ap_memory|       array_5|         array|
|array_5_we0       |  out|    1|   ap_memory|       array_5|         array|
|array_5_d0        |  out|   32|   ap_memory|       array_5|         array|
|array_5_q0        |   in|   32|   ap_memory|       array_5|         array|
|array_5_address1  |  out|   13|   ap_memory|       array_5|         array|
|array_5_ce1       |  out|    1|   ap_memory|       array_5|         array|
|array_5_we1       |  out|    1|   ap_memory|       array_5|         array|
|array_5_d1        |  out|   32|   ap_memory|       array_5|         array|
|array_5_q1        |   in|   32|   ap_memory|       array_5|         array|
|array_6_address0  |  out|   13|   ap_memory|       array_6|         array|
|array_6_ce0       |  out|    1|   ap_memory|       array_6|         array|
|array_6_q0        |   in|   32|   ap_memory|       array_6|         array|
|array_7_address0  |  out|   13|   ap_memory|       array_7|         array|
|array_7_ce0       |  out|    1|   ap_memory|       array_7|         array|
|array_7_q0        |   in|   32|   ap_memory|       array_7|         array|
+------------------+-----+-----+------------+--------------+--------------+

