
*** Running vivado
    with args -log Nexys4DDR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4DDR.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec 23 22:50:20 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Nexys4DDR.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 504.402 ; gain = 201.832
Command: read_checkpoint -auto_incremental -incremental C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/utils_1/imports/synth_1/Nexys4DDR.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/utils_1/imports/synth_1/Nexys4DDR.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Nexys4DDR -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 20160
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1385.043 ; gain = 450.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Nexys4DDR' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/nexys4ddr.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized0' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized0' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized1' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 781250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized1' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized2' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 3125000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized2' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized3' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized3' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized4' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized4' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'LedCounter' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/LedCounter.v:3]
INFO: [Synth 8-226] default block is never used [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/LedCounter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'LedCounter' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/LedCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'SingleCycleCPU' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/register.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionROM' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/rom.v:3]
INFO: [Synth 8-3876] $readmem data file 'C:/Data/project/hustcs-hardware-training-teamwork/src/vga_test/final.hex' is read successfully [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/rom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'InstructionROM' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/adder.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'HardwiredController' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/hardware_line_layout.v:3]
INFO: [Synth 8-6157] synthesizing module 'CalcController' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/calccontrol.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CalcController' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/calccontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlSignalGen' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/controlsign.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ControlSignalGen' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/controlsign.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HardwiredController' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/hardware_line_layout.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized0' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized0' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'NumberSignExtend' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_sign_extend.v:3]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NumberSignExtend' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_sign_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'NumberSignExtend__parameterized0' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_sign_extend.v:3]
	Parameter INPUT_WIDTH bound to: 20 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NumberSignExtend__parameterized0' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_sign_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'LeftShifter' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/leftshifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LeftShifter' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/leftshifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized1' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized1' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'myALU' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myALU' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX4x2' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux4x2.v:3]
	Parameter DATAWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux4x2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MUX4x2' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux4x2.v:3]
INFO: [Synth 8-6157] synthesizing module 'NumberZeroExtend' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_zero_extend.v:3]
	Parameter INPUT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NumberZeroExtend' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_zero_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/counter.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/comparator.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/comparator.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized2' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized2' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Interrupter' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Interrupter' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:23]
INFO: [Synth 8-6157] synthesizing module 'EPC' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:93]
INFO: [Synth 8-6155] done synthesizing module 'EPC' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:93]
INFO: [Synth 8-6157] synthesizing module 'Scheduler' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:52]
INFO: [Synth 8-6157] synthesizing module 'PriorityEncoder' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:36]
INFO: [Synth 8-6155] done synthesizing module 'PriorityEncoder' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:36]
INFO: [Synth 8-6157] synthesizing module 'mux8x3' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux8x3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux8x3' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux8x3.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized0' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/register.v:3]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized0' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Scheduler' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:52]
INFO: [Synth 8-6157] synthesizing module 'InterrEn' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:81]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized1' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/register.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized1' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InterrEn' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v:81]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.runs/synth_1/.Xil/Vivado-5172-ThinkBook/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.runs/synth_1/.Xil/Vivado-5172-ThinkBook/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'reset' of module 'clk_wiz_0' is unconnected for instance 'clk_wiz' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v:305]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk_wiz' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v:305]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v:305]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SingleCycleCPU' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/7SegDisplay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/7SegDisplay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Nexys4DDR' (0#1) [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/nexys4ddr.v:3]
WARNING: [Synth 8-7129] Port LED[15] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module Nexys4DDR is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1719.227 ; gain = 784.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1719.227 ; gain = 784.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1719.227 ; gain = 784.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1719.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cpu/clk_wiz'
Finished Parsing XDC File [c:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cpu/clk_wiz'
Parsing XDC File [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'CENTER_IBUF'. [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'LEFT_IBUF'. [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'UP_IBUF'. [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'DOWN_IBUF'. [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'RIGHT_IBUF'. [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc:11]
Finished Parsing XDC File [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Nexys4DDR_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1719.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1719.227 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1719.227 ; gain = 784.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1719.227 ; gain = 784.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1719.227 ; gain = 784.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1719.227 ; gain = 784.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	           32768K Bit	(1048576 X 32 bit)          RAMs := 1     
	              12K Bit	(1024 X 12 bit)          RAMs := 1     
+---Muxes : 
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
WARNING: [Synth 8-7129] Port Addr[19] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[18] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[17] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[16] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[15] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[14] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[13] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[12] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[11] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[10] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[9] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[8] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[7] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[6] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Addr[5] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module SingleCycleCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Nexys4DDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module Nexys4DDR is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.891 ; gain = 2252.262
---------------------------------------------------------------------------------
 Sort Area is  Result0_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Result0_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Result0_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Result0_3 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+---------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives          | 
+------------+------------+-----------+----------------------+---------------------+
|cpu/ram     | mem_reg    | Implied   | 1024 K x 32          | RAM256X1S x 131072  | 
|cpu/ram     | vram_reg   | Implied   | 1 K x 12             | RAM64M x 64         | 
+------------+------------+-----------+----------------------+---------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myALU       | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myALU       | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myALU       | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myALU       | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:02:20 . Memory (MB): peak = 3186.891 ; gain = 2252.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:09:29 . Memory (MB): peak = 3832.992 ; gain = 2898.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+---------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives          | 
+------------+------------+-----------+----------------------+---------------------+
|cpu/ram     | mem_reg    | Implied   | 1024 K x 32          | RAM256X1S x 131072  | 
|cpu/ram     | vram_reg   | Implied   | 1 K x 12             | RAM64M x 64         | 
+------------+------------+-----------+----------------------+---------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:28 ; elapsed = 00:12:31 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/clk_wiz  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:29 ; elapsed = 00:12:35 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:29 ; elapsed = 00:12:35 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:29 ; elapsed = 00:12:35 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:29 ; elapsed = 00:12:35 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:29 ; elapsed = 00:12:35 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:29 ; elapsed = 00:12:35 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     7|
|3     |CARRY4  |   345|
|4     |LUT1    |    16|
|5     |LUT2    |   119|
|6     |LUT3    |  1093|
|7     |LUT4    |   137|
|8     |LUT5    |   261|
|9     |LUT6    |   390|
|10    |MUXF7   |    13|
|11    |RAM64M  |    64|
|12    |FDCE    |     5|
|13    |FDRE    |   370|
|14    |FDSE    |     4|
|15    |IBUF    |    15|
|16    |OBUF    |    35|
|17    |OBUFT   |    11|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:29 ; elapsed = 00:12:35 . Memory (MB): peak = 8066.359 ; gain = 7131.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:24 ; elapsed = 00:12:34 . Memory (MB): peak = 8066.359 ; gain = 7131.730
Synthesis Optimization Complete : Time (s): cpu = 00:04:29 ; elapsed = 00:12:36 . Memory (MB): peak = 8066.359 ; gain = 7131.730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 8066.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8066.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 64 instances

Synth Design complete | Checksum: a8bc1d7c
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 58 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:31 ; elapsed = 00:12:42 . Memory (MB): peak = 8066.359 ; gain = 7549.500
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 8066.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.runs/synth_1/Nexys4DDR.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Nexys4DDR_utilization_synth.rpt -pb Nexys4DDR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 23:03:10 2024...
