#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 31 01:39:50 2020
# Process ID: 11320
# Current directory: C:/Progetti/zynq-spinnakerlink/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21328 C:\Progetti\zynq-spinnakerlink\Vivado\ZYNQ_SPNLNK.xpr
# Log file: C:/Progetti/zynq-spinnakerlink/Vivado/vivado.log
# Journal file: C:/Progetti/zynq-spinnakerlink/Vivado\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/mcasti/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Progetti/zynq-spinnakerlink/ZBOARD/library/HPU Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 883.063 ; gain = 211.918
update_compile_order -fileset sources_1
open_bd_design {C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/ETPS_Test_bd/ETPS_Test_bd.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- IIT:IIT_lib:HPU_Core:3.4 - HPU_Core_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_0_100M/peripheral_aresetn(rst) and /HPU_Core_0/nSyncReset(undef)
Successfully read diagram <ETPS_Test_bd> from BD file <C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/ETPS_Test_bd/ETPS_Test_bd.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1011.262 ; gain = 101.289
save_bd_design_as ZYNQ_SPNLNK_bd -dir {C:/Progetti/ETPS/FPGA/ETPS_Test/src/Vivado_bd}
INFO: [BD 41-1943] The current project board is set to 'em.avnet.com:zed:part0:1.3' order to avoid issues with upgrade, please make sure that the 'ZYNQ_SPNLNK_bd.bd' opened in a project that uses the same board.
Wrote  : <C:\Progetti\ETPS\FPGA\ETPS_Test\src\Vivado_bd\ZYNQ_SPNLNK_bd\ZYNQ_SPNLNK_bd.bd> 
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1753] The name 'processing_system7_0_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_0_100M/peripheral_aresetn(rst) and /HPU_Core_0/nSyncReset(undef)
WARNING: [BD 41-927] Following properties on pin /HPU_Core_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=ZYNQ_SPNLNK_bd_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Progetti\ETPS\FPGA\ETPS_Test\src\Vivado_bd\ZYNQ_SPNLNK_bd\ZYNQ_SPNLNK_bd.bd> 
Wrote  : <C:/Progetti/ETPS/FPGA/ETPS_Test/src/Vivado_bd/ZYNQ_SPNLNK_bd/ui/bd_b828744c.ui> 
save_bd_design_as: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.367 ; gain = 120.977
add_files -norecurse C:/Progetti/ETPS/FPGA/ETPS_Test/src/Vivado_bd/ZYNQ_SPNLNK_bd/ZYNQ_SPNLNK_bd.bd
export_ip_user_files -of_objects  [get_files  C:/Progetti/ETPS/FPGA/ETPS_Test/src/Vivado_bd/ZYNQ_SPNLNK_bd/ZYNQ_SPNLNK_bd.bd] -lib_map_path [list {modelsim=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/modelsim} {questa=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/questa} {riviera=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/riviera} {activehdl=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {C:/Progetti/ETPS/FPGA/ETPS_Test/src/Vivado_bd/ZYNQ_SPNLNK_bd/ZYNQ_SPNLNK_bd.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- IIT:IIT_lib:HPU_Core:3.4 - HPU_Core_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_0_100M/peripheral_aresetn(rst) and /HPU_Core_0/nSyncReset(undef)
Successfully read diagram <ZYNQ_SPNLNK_bd> from BD file <C:/Progetti/ETPS/FPGA/ETPS_Test/src/Vivado_bd/ZYNQ_SPNLNK_bd/ZYNQ_SPNLNK_bd.bd>
update_compile_order -fileset sources_1
add_files -norecurse C:/Progetti/zynq-spinnakerlink/src/hdl/ZYNQ_SPNLNK.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Progetti/zynq-spinnakerlink/src/hdl/ETPS_Test.vhd] -no_script -reset -force -quiet
remove_files  C:/Progetti/zynq-spinnakerlink/src/hdl/ETPS_Test.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/ETPS_Test_bd/ETPS_Test_bd.bd] -no_script -reset -force -quiet
remove_files  C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/ETPS_Test_bd/ETPS_Test_bd.bd
add_files -fileset constrs_1 -norecurse C:/Progetti/zynq-spinnakerlink/src/constrs/ZYNQ_SPNLNK.xdc
export_ip_user_files -of_objects  [get_files C:/Progetti/zynq-spinnakerlink/src/constrs/ETPS_Test.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Progetti/zynq-spinnakerlink/src/constrs/ETPS_Test.xdc
open_bd_design {C:/Progetti/ETPS/FPGA/ETPS_Test/src/Vivado_bd/ZYNQ_SPNLNK_bd/ZYNQ_SPNLNK_bd.bd}
save_bd_design_as design_1 -dir {C:/Progetti/zynq-spinnakerlink/src/Vivado_bd}
INFO: [BD 41-1943] The current project board is set to 'em.avnet.com:zed:part0:1.3' order to avoid issues with upgrade, please make sure that the 'design_1.bd' opened in a project that uses the same board.
Wrote  : <C:\Progetti\zynq-spinnakerlink\src\Vivado_bd\design_1\design_1.bd> 
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1753] The name 'processing_system7_0_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_0_100M/peripheral_aresetn(rst) and /HPU_Core_0/nSyncReset(undef)
WARNING: [BD 41-927] Following properties on pin /HPU_Core_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Progetti\zynq-spinnakerlink\src\Vivado_bd\design_1\design_1.bd> 
Wrote  : <C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design_as: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1276.371 ; gain = 61.223
add_files -norecurse C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/design_1/design_1.bd
export_ip_user_files -of_objects  [get_files  C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/design_1/design_1.bd] -lib_map_path [list {modelsim=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/modelsim} {questa=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/questa} {riviera=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/riviera} {activehdl=C:/Progetti/zynq-spinnakerlink/Vivado/ZYNQ_SPNLNK.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- IIT:IIT_lib:HPU_Core:3.4 - HPU_Core_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_processing_system7_0_100M/peripheral_aresetn(rst) and /HPU_Core_0/nSyncReset(undef)
Successfully read diagram <design_1> from BD file <C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
save_bd_design_as ZYNQ_SPNLNK_bd -dir {C:/Progetti/zynq-spinnakerlink/src/Vivado_bd}
INFO: [BD 41-1943] The current project board is set to 'em.avnet.com:zed:part0:1.3' order to avoid issues with upgrade, please make sure that the 'ZYNQ_SPNLNK_bd.bd' opened in a project that uses the same board.
Design saved at  : <C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/ZYNQ_SPNLNK_bd>
add_files -norecurse C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/ZYNQ_SPNLNK_bd/ZYNQ_SPNLNK_bd.bd
ERROR: [BD 41-1028] Cannot add 'ZYNQ_SPNLNK_bd.bd' to the project, since there is another block-design of same name already present in this project.
CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/ZYNQ_SPNLNK_bd/ZYNQ_SPNLNK_bd.bd' cannot be added to the fileset 'sources_1'.
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Progetti/zynq-spinnakerlink/src/Vivado_bd/design_1/design_1.bd
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 31 01:47:29 2020...
