// Seed: 996911335
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_7 = id_7++;
  wire id_8;
  assign id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output wand id_5,
    input wand id_6
);
  wire id_8;
  module_0(
      id_2, id_6, id_6, id_1, id_6, id_6
  );
  always @(1 or negedge 'h0) cover (1);
endmodule
