#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Right_Encoder_Cnt16_CounterUDB */
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB01_A0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB01_A1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB01_D0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB01_D1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB01_F0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB01_F1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB02_A0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB02_A1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB02_D0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB02_D1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB02_F0
#define Right_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB02_F1
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define Right_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__MASK 0x02u
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__POS 1
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__MASK 0x40u
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__POS 6
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK 0x6Fu
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Right_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* Left_Encoder_Cnt16_CounterUDB */
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Left_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Left_Encoder_Cnt16_CounterUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__MASK 0x02u
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__1__POS 1
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__MASK 0x40u
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__6__POS 6
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK 0x6Fu
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Left_Encoder_Cnt16_CounterUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST

/* IMU_RXInternalInterrupt */
#define IMU_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IMU_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IMU_RXInternalInterrupt__INTC_MASK 0x80000u
#define IMU_RXInternalInterrupt__INTC_NUMBER 19
#define IMU_RXInternalInterrupt__INTC_PRIOR_NUM 7
#define IMU_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define IMU_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IMU_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IMU_TXInternalInterrupt */
#define IMU_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IMU_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IMU_TXInternalInterrupt__INTC_MASK 0x10u
#define IMU_TXInternalInterrupt__INTC_NUMBER 4
#define IMU_TXInternalInterrupt__INTC_PRIOR_NUM 7
#define IMU_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define IMU_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IMU_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Right_Encoder_Interrupt */
#define Right_Encoder_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Right_Encoder_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Right_Encoder_Interrupt__INTC_MASK 0x200u
#define Right_Encoder_Interrupt__INTC_NUMBER 9
#define Right_Encoder_Interrupt__INTC_PRIOR_NUM 7
#define Right_Encoder_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define Right_Encoder_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Right_Encoder_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Left_Encoder_Interrupt */
#define Left_Encoder_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Left_Encoder_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Left_Encoder_Interrupt__INTC_MASK 0x20000000u
#define Left_Encoder_Interrupt__INTC_NUMBER 29
#define Left_Encoder_Interrupt__INTC_PRIOR_NUM 7
#define Left_Encoder_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define Left_Encoder_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Left_Encoder_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Right_Encoder_bQuadDec */
#define Right_Encoder_bQuadDec_Stsreg__0__MASK 0x01u
#define Right_Encoder_bQuadDec_Stsreg__0__POS 0
#define Right_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Right_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Right_Encoder_bQuadDec_Stsreg__1__MASK 0x02u
#define Right_Encoder_bQuadDec_Stsreg__1__POS 1
#define Right_Encoder_bQuadDec_Stsreg__2__MASK 0x04u
#define Right_Encoder_bQuadDec_Stsreg__2__POS 2
#define Right_Encoder_bQuadDec_Stsreg__3__MASK 0x08u
#define Right_Encoder_bQuadDec_Stsreg__3__POS 3
#define Right_Encoder_bQuadDec_Stsreg__MASK 0x0Fu
#define Right_Encoder_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Right_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Right_Encoder_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* Left_Encoder_bQuadDec */
#define Left_Encoder_bQuadDec_Stsreg__0__MASK 0x01u
#define Left_Encoder_bQuadDec_Stsreg__0__POS 0
#define Left_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Left_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Left_Encoder_bQuadDec_Stsreg__1__MASK 0x02u
#define Left_Encoder_bQuadDec_Stsreg__1__POS 1
#define Left_Encoder_bQuadDec_Stsreg__2__MASK 0x04u
#define Left_Encoder_bQuadDec_Stsreg__2__POS 2
#define Left_Encoder_bQuadDec_Stsreg__3__MASK 0x08u
#define Left_Encoder_bQuadDec_Stsreg__3__POS 3
#define Left_Encoder_bQuadDec_Stsreg__MASK 0x0Fu
#define Left_Encoder_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Left_Encoder_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Left_Encoder_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Left_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Left_Encoder_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Left_Encoder_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Left_Encoder_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* Right_Encoder_Pins */
#define Right_Encoder_Pins__0__MASK 0x40u
#define Right_Encoder_Pins__0__PC CYREG_PRT5_PC6
#define Right_Encoder_Pins__0__PORT 5
#define Right_Encoder_Pins__0__SHIFT 6
#define Right_Encoder_Pins__1__MASK 0x80u
#define Right_Encoder_Pins__1__PC CYREG_PRT5_PC7
#define Right_Encoder_Pins__1__PORT 5
#define Right_Encoder_Pins__1__SHIFT 7
#define Right_Encoder_Pins__AG CYREG_PRT5_AG
#define Right_Encoder_Pins__AMUX CYREG_PRT5_AMUX
#define Right_Encoder_Pins__BIE CYREG_PRT5_BIE
#define Right_Encoder_Pins__BIT_MASK CYREG_PRT5_BIT_MASK
#define Right_Encoder_Pins__BYP CYREG_PRT5_BYP
#define Right_Encoder_Pins__CTL CYREG_PRT5_CTL
#define Right_Encoder_Pins__DM0 CYREG_PRT5_DM0
#define Right_Encoder_Pins__DM1 CYREG_PRT5_DM1
#define Right_Encoder_Pins__DM2 CYREG_PRT5_DM2
#define Right_Encoder_Pins__DR CYREG_PRT5_DR
#define Right_Encoder_Pins__INP_DIS CYREG_PRT5_INP_DIS
#define Right_Encoder_Pins__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Right_Encoder_Pins__LCD_EN CYREG_PRT5_LCD_EN
#define Right_Encoder_Pins__MASK 0xC0u
#define Right_Encoder_Pins__PORT 5
#define Right_Encoder_Pins__PRT CYREG_PRT5_PRT
#define Right_Encoder_Pins__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Right_Encoder_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Right_Encoder_Pins__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Right_Encoder_Pins__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Right_Encoder_Pins__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Right_Encoder_Pins__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Right_Encoder_Pins__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Right_Encoder_Pins__PS CYREG_PRT5_PS
#define Right_Encoder_Pins__SHIFT 6
#define Right_Encoder_Pins__SLW CYREG_PRT5_SLW

/* Left_Encoder_Pins */
#define Left_Encoder_Pins__0__MASK 0x10u
#define Left_Encoder_Pins__0__PC CYREG_PRT5_PC4
#define Left_Encoder_Pins__0__PORT 5
#define Left_Encoder_Pins__0__SHIFT 4
#define Left_Encoder_Pins__1__MASK 0x20u
#define Left_Encoder_Pins__1__PC CYREG_PRT5_PC5
#define Left_Encoder_Pins__1__PORT 5
#define Left_Encoder_Pins__1__SHIFT 5
#define Left_Encoder_Pins__AG CYREG_PRT5_AG
#define Left_Encoder_Pins__AMUX CYREG_PRT5_AMUX
#define Left_Encoder_Pins__BIE CYREG_PRT5_BIE
#define Left_Encoder_Pins__BIT_MASK CYREG_PRT5_BIT_MASK
#define Left_Encoder_Pins__BYP CYREG_PRT5_BYP
#define Left_Encoder_Pins__CTL CYREG_PRT5_CTL
#define Left_Encoder_Pins__DM0 CYREG_PRT5_DM0
#define Left_Encoder_Pins__DM1 CYREG_PRT5_DM1
#define Left_Encoder_Pins__DM2 CYREG_PRT5_DM2
#define Left_Encoder_Pins__DR CYREG_PRT5_DR
#define Left_Encoder_Pins__INP_DIS CYREG_PRT5_INP_DIS
#define Left_Encoder_Pins__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Left_Encoder_Pins__LCD_EN CYREG_PRT5_LCD_EN
#define Left_Encoder_Pins__MASK 0x30u
#define Left_Encoder_Pins__PORT 5
#define Left_Encoder_Pins__PRT CYREG_PRT5_PRT
#define Left_Encoder_Pins__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Left_Encoder_Pins__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Left_Encoder_Pins__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Left_Encoder_Pins__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Left_Encoder_Pins__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Left_Encoder_Pins__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Left_Encoder_Pins__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Left_Encoder_Pins__PS CYREG_PRT5_PS
#define Left_Encoder_Pins__SHIFT 4
#define Left_Encoder_Pins__SLW CYREG_PRT5_SLW

/* MainTimer_TimerHW */
#define MainTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define MainTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define MainTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define MainTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define MainTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define MainTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define MainTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define MainTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define MainTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define MainTimer_TimerHW__PM_ACT_MSK 0x01u
#define MainTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define MainTimer_TimerHW__PM_STBY_MSK 0x01u
#define MainTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define MainTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define MainTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* Right_Encoder_isr */
#define Right_Encoder_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Right_Encoder_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Right_Encoder_isr__INTC_MASK 0x40u
#define Right_Encoder_isr__INTC_NUMBER 6
#define Right_Encoder_isr__INTC_PRIOR_NUM 7
#define Right_Encoder_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define Right_Encoder_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Right_Encoder_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x80000000u
#define USBUART_bus_reset__INTC_NUMBER 31
#define USBUART_bus_reset__INTC_PRIOR_NUM 7
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_31
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Left_Encoder_isr */
#define Left_Encoder_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Left_Encoder_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Left_Encoder_isr__INTC_MASK 0x8000000u
#define Left_Encoder_isr__INTC_NUMBER 27
#define Left_Encoder_isr__INTC_PRIOR_NUM 7
#define Left_Encoder_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_27
#define Left_Encoder_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Left_Encoder_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22
#define USBUART_arb_int__INTC_PRIOR_NUM 7
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x800000u
#define USBUART_sof_int__INTC_NUMBER 23
#define USBUART_sof_int__INTC_PRIOR_NUM 7
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Servo_0_PWMUDB */
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Servo_0_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Servo_0_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Servo_0_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Servo_0_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Servo_0_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Servo_0_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Servo_0_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Servo_0_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Servo_0_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Servo_0_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Servo_0_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Servo_0_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK 0x02u
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS 1
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Fu
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Servo_0_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST

/* Servo_1_PWMUDB */
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Servo_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Servo_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Servo_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Servo_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Servo_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Servo_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Servo_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Servo_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Servo_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Servo_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Servo_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Servo_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Servo_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12
#define USBUART_dp_int__INTC_PRIOR_NUM 7
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_1_ADC_SAR */
#define ADC_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_1_ADC_SAR__CSR7 CYREG_SAR0_CSR7
#define ADC_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_1_ADC_SAR__TRIM__TR0 CYREG_FLSHID_MFG_CFG_SAR0_TR0
#define ADC_1_ADC_SAR__TRIM__TR1 CYREG_FLSHID_MFG_CFG_SAR0_TR1
#define ADC_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_1_theACLK */
#define ADC_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_1_theACLK__PM_STBY_MSK 0x01u

/* IMU_Interrupt */
#define IMU_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IMU_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IMU_Interrupt__INTC_MASK 0x100000u
#define IMU_Interrupt__INTC_NUMBER 20
#define IMU_Interrupt__INTC_PRIOR_NUM 7
#define IMU_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_20
#define IMU_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IMU_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_bI2C_UDB */
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__POS 1
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__POS 2
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__POS 4
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__POS 5
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__POS 6
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__POS 7
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK 0xF6u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB04_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB09_A0
#define I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB09_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB09_D0
#define I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB09_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB09_F0
#define I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB09_F1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define I2C_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define I2C_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB08_A0
#define I2C_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB08_A1
#define I2C_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define I2C_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB08_D0
#define I2C_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB08_D1
#define I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2C_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define I2C_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB08_F0
#define I2C_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB08_F1
#define I2C_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_bI2C_UDB_StsReg__0__POS 0
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define I2C_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_bI2C_UDB_StsReg__1__POS 1
#define I2C_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_bI2C_UDB_StsReg__2__POS 2
#define I2C_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_bI2C_UDB_StsReg__3__POS 3
#define I2C_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_bI2C_UDB_StsReg__4__POS 4
#define I2C_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_bI2C_UDB_StsReg__5__POS 5
#define I2C_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB10_MSK
#define I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define I2C_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB10_ST

/* I2C_IntClock */
#define I2C_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define I2C_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define I2C_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define I2C_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_IntClock__PM_ACT_MSK 0x08u
#define I2C_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_IntClock__PM_STBY_MSK 0x08u

/* IMU_IntClock */
#define IMU_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define IMU_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define IMU_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define IMU_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define IMU_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define IMU_IntClock__PM_ACT_MSK 0x10u
#define IMU_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define IMU_IntClock__PM_STBY_MSK 0x10u

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x10000000u
#define USBUART_ep_0__INTC_NUMBER 28
#define USBUART_ep_0__INTC_PRIOR_NUM 7
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_28
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x4000000u
#define USBUART_ep_1__INTC_NUMBER 26
#define USBUART_ep_1__INTC_PRIOR_NUM 7
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_26
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x40000000u
#define USBUART_ep_2__INTC_NUMBER 30
#define USBUART_ep_2__INTC_PRIOR_NUM 7
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_30
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x01u
#define USBUART_ep_3__INTC_NUMBER 0
#define USBUART_ep_3__INTC_PRIOR_NUM 7
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MainTimeISR */
#define MainTimeISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MainTimeISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MainTimeISR__INTC_MASK 0x10000u
#define MainTimeISR__INTC_NUMBER 16
#define MainTimeISR__INTC_PRIOR_NUM 7
#define MainTimeISR__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define MainTimeISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MainTimeISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Right_Motor */
#define Right_Motor__0__MASK 0x02u
#define Right_Motor__0__PC CYREG_PRT5_PC1
#define Right_Motor__0__PORT 5
#define Right_Motor__0__SHIFT 1
#define Right_Motor__AG CYREG_PRT5_AG
#define Right_Motor__AMUX CYREG_PRT5_AMUX
#define Right_Motor__BIE CYREG_PRT5_BIE
#define Right_Motor__BIT_MASK CYREG_PRT5_BIT_MASK
#define Right_Motor__BYP CYREG_PRT5_BYP
#define Right_Motor__CTL CYREG_PRT5_CTL
#define Right_Motor__DM0 CYREG_PRT5_DM0
#define Right_Motor__DM1 CYREG_PRT5_DM1
#define Right_Motor__DM2 CYREG_PRT5_DM2
#define Right_Motor__DR CYREG_PRT5_DR
#define Right_Motor__INP_DIS CYREG_PRT5_INP_DIS
#define Right_Motor__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Right_Motor__LCD_EN CYREG_PRT5_LCD_EN
#define Right_Motor__MASK 0x02u
#define Right_Motor__PORT 5
#define Right_Motor__PRT CYREG_PRT5_PRT
#define Right_Motor__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Right_Motor__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Right_Motor__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Right_Motor__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Right_Motor__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Right_Motor__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Right_Motor__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Right_Motor__PS CYREG_PRT5_PS
#define Right_Motor__SHIFT 1
#define Right_Motor__SLW CYREG_PRT5_SLW

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__OSCLK_DR0 CYREG_USB_OSCLK_DR0
#define USBUART_USB__OSCLK_DR1 CYREG_USB_OSCLK_DR1
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBUART_USB__USBIO_CR2 CYREG_USB_USBIO_CR2
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* Left_Motor */
#define Left_Motor__0__MASK 0x01u
#define Left_Motor__0__PC CYREG_PRT5_PC0
#define Left_Motor__0__PORT 5
#define Left_Motor__0__SHIFT 0
#define Left_Motor__AG CYREG_PRT5_AG
#define Left_Motor__AMUX CYREG_PRT5_AMUX
#define Left_Motor__BIE CYREG_PRT5_BIE
#define Left_Motor__BIT_MASK CYREG_PRT5_BIT_MASK
#define Left_Motor__BYP CYREG_PRT5_BYP
#define Left_Motor__CTL CYREG_PRT5_CTL
#define Left_Motor__DM0 CYREG_PRT5_DM0
#define Left_Motor__DM1 CYREG_PRT5_DM1
#define Left_Motor__DM2 CYREG_PRT5_DM2
#define Left_Motor__DR CYREG_PRT5_DR
#define Left_Motor__INP_DIS CYREG_PRT5_INP_DIS
#define Left_Motor__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Left_Motor__LCD_EN CYREG_PRT5_LCD_EN
#define Left_Motor__MASK 0x01u
#define Left_Motor__PORT 5
#define Left_Motor__PRT CYREG_PRT5_PRT
#define Left_Motor__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Left_Motor__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Left_Motor__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Left_Motor__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Left_Motor__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Left_Motor__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Left_Motor__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Left_Motor__PS CYREG_PRT5_PS
#define Left_Motor__SHIFT 0
#define Left_Motor__SLW CYREG_PRT5_SLW

/* USBUART_Dm */
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_PRT15_PC7
#define USBUART_Dm__0__PORT 15
#define USBUART_Dm__0__SHIFT 7
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__PORT 15
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_PRT15_PC6
#define USBUART_Dp__0__PORT 15
#define USBUART_Dp__0__SHIFT 6
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU15_SNAP

/* ADC_1_IRQ */
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_1_IRQ__INTC_MASK 0x4000u
#define ADC_1_IRQ__INTC_NUMBER 14
#define ADC_1_IRQ__INTC_PRIOR_NUM 7
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_14
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Err_LED_1 */
#define Err_LED_1__0__MASK 0x04u
#define Err_LED_1__0__PC CYREG_PRT6_PC2
#define Err_LED_1__0__PORT 6
#define Err_LED_1__0__SHIFT 2
#define Err_LED_1__AG CYREG_PRT6_AG
#define Err_LED_1__AMUX CYREG_PRT6_AMUX
#define Err_LED_1__BIE CYREG_PRT6_BIE
#define Err_LED_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Err_LED_1__BYP CYREG_PRT6_BYP
#define Err_LED_1__CTL CYREG_PRT6_CTL
#define Err_LED_1__DM0 CYREG_PRT6_DM0
#define Err_LED_1__DM1 CYREG_PRT6_DM1
#define Err_LED_1__DM2 CYREG_PRT6_DM2
#define Err_LED_1__DR CYREG_PRT6_DR
#define Err_LED_1__INP_DIS CYREG_PRT6_INP_DIS
#define Err_LED_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Err_LED_1__LCD_EN CYREG_PRT6_LCD_EN
#define Err_LED_1__MASK 0x04u
#define Err_LED_1__PORT 6
#define Err_LED_1__PRT CYREG_PRT6_PRT
#define Err_LED_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Err_LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Err_LED_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Err_LED_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Err_LED_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Err_LED_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Err_LED_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Err_LED_1__PS CYREG_PRT6_PS
#define Err_LED_1__SHIFT 2
#define Err_LED_1__SLW CYREG_PRT6_SLW

/* Err_LED_2 */
#define Err_LED_2__0__MASK 0x08u
#define Err_LED_2__0__PC CYREG_PRT6_PC3
#define Err_LED_2__0__PORT 6
#define Err_LED_2__0__SHIFT 3
#define Err_LED_2__AG CYREG_PRT6_AG
#define Err_LED_2__AMUX CYREG_PRT6_AMUX
#define Err_LED_2__BIE CYREG_PRT6_BIE
#define Err_LED_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Err_LED_2__BYP CYREG_PRT6_BYP
#define Err_LED_2__CTL CYREG_PRT6_CTL
#define Err_LED_2__DM0 CYREG_PRT6_DM0
#define Err_LED_2__DM1 CYREG_PRT6_DM1
#define Err_LED_2__DM2 CYREG_PRT6_DM2
#define Err_LED_2__DR CYREG_PRT6_DR
#define Err_LED_2__INP_DIS CYREG_PRT6_INP_DIS
#define Err_LED_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Err_LED_2__LCD_EN CYREG_PRT6_LCD_EN
#define Err_LED_2__MASK 0x08u
#define Err_LED_2__PORT 6
#define Err_LED_2__PRT CYREG_PRT6_PRT
#define Err_LED_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Err_LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Err_LED_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Err_LED_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Err_LED_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Err_LED_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Err_LED_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Err_LED_2__PS CYREG_PRT6_PS
#define Err_LED_2__SHIFT 3
#define Err_LED_2__SLW CYREG_PRT6_SLW

/* IMU_BUART */
#define IMU_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define IMU_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define IMU_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define IMU_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IMU_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IMU_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define IMU_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define IMU_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define IMU_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define IMU_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define IMU_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define IMU_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define IMU_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define IMU_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define IMU_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define IMU_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define IMU_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define IMU_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define IMU_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define IMU_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB11_CTL
#define IMU_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define IMU_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB11_CTL
#define IMU_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define IMU_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IMU_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB11_MSK
#define IMU_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IMU_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define IMU_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define IMU_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define IMU_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define IMU_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define IMU_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define IMU_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define IMU_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define IMU_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define IMU_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define IMU_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define IMU_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define IMU_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define IMU_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define IMU_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define IMU_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define IMU_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define IMU_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IMU_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IMU_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define IMU_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define IMU_BUART_sRX_RxSts__3__MASK 0x08u
#define IMU_BUART_sRX_RxSts__3__POS 3
#define IMU_BUART_sRX_RxSts__4__MASK 0x10u
#define IMU_BUART_sRX_RxSts__4__POS 4
#define IMU_BUART_sRX_RxSts__5__MASK 0x20u
#define IMU_BUART_sRX_RxSts__5__POS 5
#define IMU_BUART_sRX_RxSts__MASK 0x38u
#define IMU_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define IMU_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define IMU_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define IMU_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define IMU_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define IMU_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define IMU_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define IMU_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define IMU_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define IMU_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define IMU_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define IMU_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define IMU_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define IMU_BUART_sTX_TxSts__0__MASK 0x01u
#define IMU_BUART_sTX_TxSts__0__POS 0
#define IMU_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define IMU_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define IMU_BUART_sTX_TxSts__1__MASK 0x02u
#define IMU_BUART_sTX_TxSts__1__POS 1
#define IMU_BUART_sTX_TxSts__2__MASK 0x04u
#define IMU_BUART_sTX_TxSts__2__POS 2
#define IMU_BUART_sTX_TxSts__3__MASK 0x08u
#define IMU_BUART_sTX_TxSts__3__POS 3
#define IMU_BUART_sTX_TxSts__MASK 0x0Fu
#define IMU_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB00_MSK
#define IMU_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define IMU_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB00_ST
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB14_A0
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB14_A1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB14_D0
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB14_D1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB14_F0
#define IMU_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB14_F1

/* PWM_Clock */
#define PWM_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PWM_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PWM_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PWM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define PWM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_Clock__PM_ACT_MSK 0x01u
#define PWM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_Clock__PM_STBY_MSK 0x01u

/* Servo_Out */
#define Servo_Out__0__MASK 0x04u
#define Servo_Out__0__PC CYREG_PRT5_PC2
#define Servo_Out__0__PORT 5
#define Servo_Out__0__SHIFT 2
#define Servo_Out__AG CYREG_PRT5_AG
#define Servo_Out__AMUX CYREG_PRT5_AMUX
#define Servo_Out__BIE CYREG_PRT5_BIE
#define Servo_Out__BIT_MASK CYREG_PRT5_BIT_MASK
#define Servo_Out__BYP CYREG_PRT5_BYP
#define Servo_Out__CTL CYREG_PRT5_CTL
#define Servo_Out__DM0 CYREG_PRT5_DM0
#define Servo_Out__DM1 CYREG_PRT5_DM1
#define Servo_Out__DM2 CYREG_PRT5_DM2
#define Servo_Out__DR CYREG_PRT5_DR
#define Servo_Out__INP_DIS CYREG_PRT5_INP_DIS
#define Servo_Out__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Servo_Out__LCD_EN CYREG_PRT5_LCD_EN
#define Servo_Out__MASK 0x04u
#define Servo_Out__PORT 5
#define Servo_Out__PRT CYREG_PRT5_PRT
#define Servo_Out__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Servo_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Servo_Out__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Servo_Out__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Servo_Out__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Servo_Out__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Servo_Out__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Servo_Out__PS CYREG_PRT5_PS
#define Servo_Out__SHIFT 2
#define Servo_Out__SLW CYREG_PRT5_SLW

/* Soft_Kill */
#define Soft_Kill__0__MASK 0x80u
#define Soft_Kill__0__PC CYREG_PRT2_PC7
#define Soft_Kill__0__PORT 2
#define Soft_Kill__0__SHIFT 7
#define Soft_Kill__AG CYREG_PRT2_AG
#define Soft_Kill__AMUX CYREG_PRT2_AMUX
#define Soft_Kill__BIE CYREG_PRT2_BIE
#define Soft_Kill__BIT_MASK CYREG_PRT2_BIT_MASK
#define Soft_Kill__BYP CYREG_PRT2_BYP
#define Soft_Kill__CTL CYREG_PRT2_CTL
#define Soft_Kill__DM0 CYREG_PRT2_DM0
#define Soft_Kill__DM1 CYREG_PRT2_DM1
#define Soft_Kill__DM2 CYREG_PRT2_DM2
#define Soft_Kill__DR CYREG_PRT2_DR
#define Soft_Kill__INP_DIS CYREG_PRT2_INP_DIS
#define Soft_Kill__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Soft_Kill__LCD_EN CYREG_PRT2_LCD_EN
#define Soft_Kill__MASK 0x80u
#define Soft_Kill__PORT 2
#define Soft_Kill__PRT CYREG_PRT2_PRT
#define Soft_Kill__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Soft_Kill__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Soft_Kill__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Soft_Kill__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Soft_Kill__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Soft_Kill__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Soft_Kill__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Soft_Kill__PS CYREG_PRT2_PS
#define Soft_Kill__SHIFT 7
#define Soft_Kill__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* ADC_In */
#define ADC_In__0__MASK 0x08u
#define ADC_In__0__PC CYREG_PRT5_PC3
#define ADC_In__0__PORT 5
#define ADC_In__0__SHIFT 3
#define ADC_In__AG CYREG_PRT5_AG
#define ADC_In__AMUX CYREG_PRT5_AMUX
#define ADC_In__BIE CYREG_PRT5_BIE
#define ADC_In__BIT_MASK CYREG_PRT5_BIT_MASK
#define ADC_In__BYP CYREG_PRT5_BYP
#define ADC_In__CTL CYREG_PRT5_CTL
#define ADC_In__DM0 CYREG_PRT5_DM0
#define ADC_In__DM1 CYREG_PRT5_DM1
#define ADC_In__DM2 CYREG_PRT5_DM2
#define ADC_In__DR CYREG_PRT5_DR
#define ADC_In__INP_DIS CYREG_PRT5_INP_DIS
#define ADC_In__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define ADC_In__LCD_EN CYREG_PRT5_LCD_EN
#define ADC_In__PORT 5
#define ADC_In__PRT CYREG_PRT5_PRT
#define ADC_In__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define ADC_In__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define ADC_In__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define ADC_In__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define ADC_In__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define ADC_In__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define ADC_In__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define ADC_In__PS CYREG_PRT5_PS
#define ADC_In__SLW CYREG_PRT5_SLW

/* SCL_1 */
#define SCL_1__0__MASK 0x02u
#define SCL_1__0__PC CYREG_PRT4_PC1
#define SCL_1__0__PORT 4
#define SCL_1__0__SHIFT 1
#define SCL_1__AG CYREG_PRT4_AG
#define SCL_1__AMUX CYREG_PRT4_AMUX
#define SCL_1__BIE CYREG_PRT4_BIE
#define SCL_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define SCL_1__BYP CYREG_PRT4_BYP
#define SCL_1__CTL CYREG_PRT4_CTL
#define SCL_1__DM0 CYREG_PRT4_DM0
#define SCL_1__DM1 CYREG_PRT4_DM1
#define SCL_1__DM2 CYREG_PRT4_DM2
#define SCL_1__DR CYREG_PRT4_DR
#define SCL_1__INP_DIS CYREG_PRT4_INP_DIS
#define SCL_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT4_LCD_EN
#define SCL_1__MASK 0x02u
#define SCL_1__PORT 4
#define SCL_1__PRT CYREG_PRT4_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SCL_1__PS CYREG_PRT4_PS
#define SCL_1__SHIFT 1
#define SCL_1__SLW CYREG_PRT4_SLW

/* SDA_1 */
#define SDA_1__0__MASK 0x01u
#define SDA_1__0__PC CYREG_PRT4_PC0
#define SDA_1__0__PORT 4
#define SDA_1__0__SHIFT 0
#define SDA_1__AG CYREG_PRT4_AG
#define SDA_1__AMUX CYREG_PRT4_AMUX
#define SDA_1__BIE CYREG_PRT4_BIE
#define SDA_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define SDA_1__BYP CYREG_PRT4_BYP
#define SDA_1__CTL CYREG_PRT4_CTL
#define SDA_1__DM0 CYREG_PRT4_DM0
#define SDA_1__DM1 CYREG_PRT4_DM1
#define SDA_1__DM2 CYREG_PRT4_DM2
#define SDA_1__DR CYREG_PRT4_DR
#define SDA_1__INP_DIS CYREG_PRT4_INP_DIS
#define SDA_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT4_LCD_EN
#define SDA_1__MASK 0x01u
#define SDA_1__PORT 4
#define SDA_1__PRT CYREG_PRT4_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SDA_1__PS CYREG_PRT4_PS
#define SDA_1__SHIFT 0
#define SDA_1__SLW CYREG_PRT4_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x20u
#define Rx_1__0__PC CYREG_PRT2_PC5
#define Rx_1__0__PORT 2
#define Rx_1__0__SHIFT 5
#define Rx_1__AG CYREG_PRT2_AG
#define Rx_1__AMUX CYREG_PRT2_AMUX
#define Rx_1__BIE CYREG_PRT2_BIE
#define Rx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_1__BYP CYREG_PRT2_BYP
#define Rx_1__CTL CYREG_PRT2_CTL
#define Rx_1__DM0 CYREG_PRT2_DM0
#define Rx_1__DM1 CYREG_PRT2_DM1
#define Rx_1__DM2 CYREG_PRT2_DM2
#define Rx_1__DR CYREG_PRT2_DR
#define Rx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_1__MASK 0x20u
#define Rx_1__PORT 2
#define Rx_1__PRT CYREG_PRT2_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_1__PS CYREG_PRT2_PS
#define Rx_1__SHIFT 5
#define Rx_1__SLW CYREG_PRT2_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x10u
#define Tx_1__0__PC CYREG_PRT2_PC4
#define Tx_1__0__PORT 2
#define Tx_1__0__SHIFT 4
#define Tx_1__AG CYREG_PRT2_AG
#define Tx_1__AMUX CYREG_PRT2_AMUX
#define Tx_1__BIE CYREG_PRT2_BIE
#define Tx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_1__BYP CYREG_PRT2_BYP
#define Tx_1__CTL CYREG_PRT2_CTL
#define Tx_1__DM0 CYREG_PRT2_DM0
#define Tx_1__DM1 CYREG_PRT2_DM1
#define Tx_1__DM2 CYREG_PRT2_DM2
#define Tx_1__DR CYREG_PRT2_DR
#define Tx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_1__MASK 0x10u
#define Tx_1__PORT 2
#define Tx_1__PRT CYREG_PRT2_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_1__PS CYREG_PRT2_PS
#define Tx_1__SHIFT 4
#define Tx_1__SLW CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_USBUART 2
#define CYDEV_BOOTLOADER_IO_COMP_I2C 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 33000000U
#define BCLK__BUS_CLK__KHZ 33000U
#define BCLK__BUS_CLK__MHZ 33U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CyBtldr_I2C CYDEV_BOOTLOADER_IO_COMP_I2C
#define CyBtldr_USBUART CYDEV_BOOTLOADER_IO_COMP_USBUART
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
