Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Jun  3 20:27:31 2020
| Host              : Automation-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -file ./report/sobel_accel_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.035        0.000                      0                10119        0.064        0.000                      0                10119        4.427        0.000                       0                  4435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.035        0.000                      0                10119        0.064        0.000                      0                10119        4.427        0.000                       0                  4435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 4.371ns (73.376%)  route 1.586ns (26.624%))
  Logic Levels:           15  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.001     1.001 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=2, unplaced)         0.237     1.238    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/DOUTBDOUT[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     1.417 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/right_border_buf_0_s_fu_178[0]_i_1/O
                         net (fo=4, unplaced)         0.222     1.639    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/col_buf_0_val_0_0_fu_802_p3[0]
                         LUT6 (Prop_LUT6_I5_O)        0.040     1.679 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/src_kernel_win_0_va_4_fu_170[0]_i_1/O
                         net (fo=3, unplaced)         0.274     1.953    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/D[0]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DIN[0]_D_DATA[0])
                                                      0.306     2.259 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, unplaced)         0.000     2.259    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA.D_DATA<0>
                         DSP_PREADD (Prop_DSP_PREADD_D_DATA[0]_AD[12])
                                                      0.661     2.920 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_INST/AD[12]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD.AD<12>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[12]_AD_DATA[12])
                                                      0.059     2.979 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA_INST/AD_DATA[12]
                         net (fo=1, unplaced)         0.000     2.979    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA.AD_DATA<12>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[12]_U[13])
                                                      0.740     3.719 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, unplaced)         0.000     3.719    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_MULTIPLIER.U<13>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[13]_U_DATA[13])
                                                      0.059     3.778 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, unplaced)         0.000     3.778    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_M_DATA.U_DATA<13>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.477 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     4.477    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])
                                                      0.141     4.618 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_OUTPUT_INST/P[13]
                         net (fo=3, unplaced)         0.250     4.868    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/P[13]
                         LUT2 (Prop_LUT2_I0_O)        0.064     4.932 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/add_ln703_5_fu_1107_p2__2_carry__0_i_45/O
                         net (fo=1, unplaced)         0.121     5.053    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_11_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     5.093 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_22/O
                         net (fo=2, unplaced)         0.210     5.303    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_22_n_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     5.343 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_2/O
                         net (fo=2, unplaced)         0.210     5.553    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/src_kernel_win_0_va_3_fu_166_reg[3][6]
                         LUT6 (Prop_LUT6_I0_O)        0.039     5.592 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_10/O
                         net (fo=1, unplaced)         0.024     5.616    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U_n_52
                         CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.157     5.773 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.007     5.780    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__0_n_1
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     5.926 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__1/O[7]
                         net (fo=1, unplaced)         0.031     5.957    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000    10.000    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.027     9.992    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  4.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/Q
                         net (fo=2, unplaced)         0.047     0.085    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.103 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.110    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_fu_410_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261                bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/AddWeighted_U0/icmp_ln355_reg_1093_pp0_iter13_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/AddWeighted_U0/icmp_ln355_reg_1093_pp0_iter13_reg_reg[0]_srl4/CLK



