{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702186093664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702186093664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 23:28:13 2023 " "Processing started: Sat Dec 09 23:28:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702186093664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186093664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186093664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702186094442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702186094442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109691 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186109691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_test_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_gen-arch " "Found design unit 1: font_test_gen-arch" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_test_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109691 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_gen " "Found entity 1: font_test_gen" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_test_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186109691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109701 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186109701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-behavioral " "Found design unit 1: principal-behavioral" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109701 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186109701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186109701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702186109771 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin R1 4 3 " "Ignored chip_pin synthesis attribute for port \"R1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1702186109771 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin G1 4 3 " "Ignored chip_pin synthesis attribute for port \"G1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1702186109771 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin B1 4 3 " "Ignored chip_pin synthesis attribute for port \"B1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1702186109771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:N1 " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:N1\"" {  } { { "principal.vhd" "N1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702186109771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:N2 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:N2\"" {  } { { "principal.vhd" "N2" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702186109781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_test_gen font_test_gen:N3 " "Elaborating entity \"font_test_gen\" for hierarchy \"font_test_gen:N3\"" {  } { { "principal.vhd" "N3" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702186109781 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr font_test_gen.vhd(158) " "VHDL Process Statement warning at font_test_gen.vhd(158): signal \"char_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_test_gen.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702186109791 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr font_test_gen.vhd(158) " "VHDL Process Statement warning at font_test_gen.vhd(158): signal \"row_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_test_gen.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702186109791 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_word_in font_test_gen.vhd(160) " "VHDL Process Statement warning at font_test_gen.vhd(160): signal \"font_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_test_gen.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702186109791 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr font_test_gen.vhd(160) " "VHDL Process Statement warning at font_test_gen.vhd(160): signal \"bit_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_test_gen.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702186109791 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit font_test_gen.vhd(166) " "VHDL Process Statement warning at font_test_gen.vhd(166): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/font_test_gen.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702186109791 "|principal|font_test_gen:N3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[0\] GND " "Pin \"R1\[0\]\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702186111631 "|principal|R1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1\[0\] GND " "Pin \"G1\[0\]\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702186111631 "|principal|G1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[0\] GND " "Pin \"B1\[0\]\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702186111631 "|principal|B1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[1\] GND " "Pin \"B1\[1\]\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702186111631 "|principal|B1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[2\] GND " "Pin \"B1\[2\]\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/Practica12Complementaria/principal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702186111631 "|principal|B1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702186111631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702186111751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702186124110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702186124110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1057 " "Implemented 1057 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702186124230 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702186124230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1040 " "Implemented 1040 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702186124230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702186124230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702186124250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 23:28:44 2023 " "Processing ended: Sat Dec 09 23:28:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702186124250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702186124250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702186124250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186124250 ""}
