m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
valu_fixed_point
Z0 !s110 1717401708
!i10b 1
!s100 fl7M<MK0MELgC1>0_mD<o1
I7EgZboMfWiM6Q@@n5bDLH3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Simulation
w1716811076
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/alu_fixed_point.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/alu_fixed_point.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1717401708.000000
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/projectGlobalParam.v|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/alu_fixed_point.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/alu_fixed_point.v|
!i113 1
Z5 o-work work
Z6 !s92 -work work {+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog}
Z7 tCvgOpt 0
vcomplex_mult
!s110 1717402885
!i10b 1
!s100 zk[7Jlle6;8?;AE7[i_I?3
IiCzdbB0n0EzW7>2WReP]b1
R1
R2
w1717402874
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/comlex_mult.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/comlex_mult.v
L0 4
R3
r1
!s85 0
31
!s108 1717402885.000000
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/projectGlobalParam.v|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/comlex_mult.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/comlex_mult.v|
!i113 1
R5
R6
R7
vcomplex_mult_top
R0
!i10b 1
!s100 E4@aFR5ScSH9g5>8l9ADJ0
I6e?n8eGfBzoOG?1PS4nm>1
R1
R2
w1717344721
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/complex_mult_top.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/complex_mult_top.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/projectGlobalParam.v|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/complex_mult_top.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/complex_mult_top.v|
!i113 1
R5
R6
R7
vcomplex_mult_top_tb
!s110 1717401026
!i10b 1
!s100 _eVaSj7[;[DE`[4H877R:0
I0FDHN6k0I:DgS`VAEG4fi0
R1
R2
w1717401019
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_mult_tb.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_mult_tb.v
L0 3
R3
r1
!s85 0
31
!s108 1717401026.000000
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/projectGlobalParam.v|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_mult_tb.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_mult_tb.v|
!i113 1
R5
R6
R7
vcomplex_tb
!s110 1717402287
!i10b 1
!s100 <h=4h9FPV^1WD9YA0R=]92
INd]NPP<f@H=[lIo7KViRd3
R1
R2
w1717402282
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_tb.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_tb.v
L0 4
R3
r1
!s85 0
31
!s108 1717402287.000000
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/projectGlobalParam.v|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_tb.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Testbench/complex_tb.v|
!i113 1
R5
R6
R7
vnco_index_increment
R0
!i10b 1
!s100 0YXJ2<8ZaG8<=DM1e@i=h0
IQnCo8W4:`EQ1UW79A=cg_2
R1
R2
Z8 w1717160112
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_index_increment.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_index_increment.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/projectGlobalParam.v|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_index_increment.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_index_increment.v|
!i113 1
R5
R6
R7
vnco_ram
R0
!i10b 1
!s100 >WnZU0aICK<GV2_AjY6:m3
ILLQb2IV;c3O[ZO]W18bkd3
R1
R2
w1717161881
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_ram.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_ram.v
L0 40
R3
r1
!s85 0
31
R4
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_ram.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_ram.v|
!i113 1
R5
R6
R7
vnco_top
R0
!i10b 1
!s100 oIMSZjb4`zgSkdS3jiMNT3
I44IDO>V4=dI]CI;5fhPd90
R1
R2
R8
8C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_top.v
FC:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_top.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/projectGlobalParam.v|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_top.v|
!s90 -reportprogress|300|-work|work|+incdir+C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog|-stats=none|C:/Users/Johannes/Desktop/Hardwareentwurf/Praktika HWE/Praktikum-HWE/05_ram/Verilog/nco_top.v|
!i113 1
R5
R6
R7
