// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln158,
        pcVecs_address0,
        pcVecs_ce0,
        pcVecs_q0,
        pcVecs_1_address0,
        pcVecs_1_ce0,
        pcVecs_1_q0,
        pcVecs_2_address0,
        pcVecs_2_ce0,
        pcVecs_2_q0,
        pcVecsNorm_address0,
        pcVecsNorm_ce0,
        pcVecsNorm_we0,
        pcVecsNorm_d0,
        pcVecsNorm_1_address0,
        pcVecsNorm_1_ce0,
        pcVecsNorm_1_we0,
        pcVecsNorm_1_d0,
        pcVecsNorm_2_address0,
        pcVecsNorm_2_ce0,
        pcVecsNorm_2_we0,
        pcVecsNorm_2_d0,
        pcVecs_load,
        pcVecs_1_load,
        pcVecs_2_load,
        grp_fu_709_p_din0,
        grp_fu_709_p_din1,
        grp_fu_709_p_opcode,
        grp_fu_709_p_dout0,
        grp_fu_709_p_ce,
        grp_fu_721_p_din0,
        grp_fu_721_p_din1,
        grp_fu_721_p_dout0,
        grp_fu_721_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [33:0] sub_ln158;
output  [3:0] pcVecs_address0;
output   pcVecs_ce0;
input  [63:0] pcVecs_q0;
output  [3:0] pcVecs_1_address0;
output   pcVecs_1_ce0;
input  [63:0] pcVecs_1_q0;
output  [3:0] pcVecs_2_address0;
output   pcVecs_2_ce0;
input  [63:0] pcVecs_2_q0;
output  [3:0] pcVecsNorm_address0;
output   pcVecsNorm_ce0;
output   pcVecsNorm_we0;
output  [63:0] pcVecsNorm_d0;
output  [3:0] pcVecsNorm_1_address0;
output   pcVecsNorm_1_ce0;
output   pcVecsNorm_1_we0;
output  [63:0] pcVecsNorm_1_d0;
output  [3:0] pcVecsNorm_2_address0;
output   pcVecsNorm_2_ce0;
output   pcVecsNorm_2_we0;
output  [63:0] pcVecsNorm_2_d0;
input  [63:0] pcVecs_load;
input  [63:0] pcVecs_1_load;
input  [63:0] pcVecs_2_load;
output  [63:0] grp_fu_709_p_din0;
output  [63:0] grp_fu_709_p_din1;
output  [4:0] grp_fu_709_p_opcode;
input  [0:0] grp_fu_709_p_dout0;
output   grp_fu_709_p_ce;
output  [31:0] grp_fu_721_p_din0;
output  [33:0] grp_fu_721_p_din1;
input  [64:0] grp_fu_721_p_dout0;
output   grp_fu_721_p_ce;

reg ap_idle;
reg pcVecs_ce0;
reg pcVecs_1_ce0;
reg pcVecs_2_ce0;
reg pcVecsNorm_ce0;
reg pcVecsNorm_we0;
reg pcVecsNorm_1_ce0;
reg pcVecsNorm_1_we0;
reg pcVecsNorm_2_ce0;
reg pcVecsNorm_2_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln213_fu_246_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] select_ln213_fu_275_p3;
reg   [1:0] select_ln213_reg_551;
wire   [0:0] cmp13_fu_291_p2;
reg   [0:0] cmp13_reg_558;
reg   [0:0] cmp13_reg_558_pp0_iter2_reg;
reg   [0:0] cmp13_reg_558_pp0_iter3_reg;
wire   [31:0] mul_fu_303_p2;
reg   [31:0] mul_reg_562;
reg   [1:0] signFlip_addr_reg_567;
reg   [1:0] signFlip_addr_reg_567_pp0_iter3_reg;
reg   [1:0] signFlip_addr_reg_567_pp0_iter4_reg;
wire   [63:0] tmp_2_fu_334_p9;
wire   [0:0] icmp_ln217_fu_369_p2;
reg   [0:0] icmp_ln217_reg_578;
wire   [0:0] icmp_ln217_1_fu_375_p2;
reg   [0:0] icmp_ln217_1_reg_583;
wire   [31:0] add_ln219_fu_384_p2;
reg   [31:0] add_ln219_reg_588;
wire   [0:0] tmp_6_fu_389_p3;
reg   [0:0] tmp_6_reg_593;
reg   [0:0] tmp_6_reg_593_pp0_iter3_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter4_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter5_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter6_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter7_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter8_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter9_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter10_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter11_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter12_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter13_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter14_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter15_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter16_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter17_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter18_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter19_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter20_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter21_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter22_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter23_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter24_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter25_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter26_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter27_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter28_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter29_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter30_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter31_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter32_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter33_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter34_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter35_reg;
reg   [0:0] tmp_6_reg_593_pp0_iter36_reg;
wire   [0:0] and_ln217_fu_421_p2;
reg   [0:0] and_ln217_reg_603;
wire   [64:0] zext_ln219_2_fu_427_p1;
reg   [30:0] tmp_reg_613;
reg   [3:0] pcVecsNorm_addr_reg_633;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter6_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter7_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter8_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter9_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter10_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter11_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter12_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter13_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter14_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter15_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter16_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter17_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter18_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter19_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter20_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter21_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter22_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter23_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter24_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter25_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter26_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter27_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter28_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter29_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter30_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter31_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter32_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter33_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter34_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter35_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter36_reg;
reg   [3:0] pcVecsNorm_addr_reg_633_pp0_iter37_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter6_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter7_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter8_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter9_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter10_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter11_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter12_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter13_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter14_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter15_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter16_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter17_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter18_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter19_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter20_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter21_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter22_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter23_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter24_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter25_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter26_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter27_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter28_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter29_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter30_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter31_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter32_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter33_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter34_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter35_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter36_reg;
reg   [3:0] pcVecsNorm_1_addr_reg_638_pp0_iter37_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter6_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter7_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter8_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter9_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter10_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter11_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter12_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter13_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter14_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter15_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter16_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter17_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter18_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter19_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter20_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter21_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter22_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter23_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter24_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter25_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter26_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter27_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter28_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter29_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter30_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter31_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter32_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter33_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter34_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter35_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter36_reg;
reg   [3:0] pcVecsNorm_2_addr_reg_643_pp0_iter37_reg;
wire   [0:0] signFlip_q1;
reg   [0:0] signFlip_load_reg_648;
reg   [0:0] signFlip_load_reg_648_pp0_iter7_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter8_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter9_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter10_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter11_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter12_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter13_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter14_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter15_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter16_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter17_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter18_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter19_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter20_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter21_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter22_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter23_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter24_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter25_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter26_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter27_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter28_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter29_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter30_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter31_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter32_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter33_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter34_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter35_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter36_reg;
reg   [0:0] signFlip_load_reg_648_pp0_iter37_reg;
reg   [63:0] pcVecs_load_1_reg_653;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter7_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter8_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter9_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter10_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter11_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter12_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter13_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter14_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter15_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter16_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter17_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter18_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter19_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter20_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter21_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter22_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter23_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter24_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter25_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter26_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter27_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter28_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter29_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter30_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter31_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter32_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter33_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter34_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter35_reg;
reg   [63:0] pcVecs_load_1_reg_653_pp0_iter36_reg;
reg   [63:0] pcVecs_1_load_1_reg_658;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter7_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter8_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter9_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter10_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter11_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter12_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter13_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter14_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter15_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter16_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter17_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter18_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter19_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter20_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter21_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter22_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter23_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter24_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter25_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter26_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter27_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter28_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter29_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter30_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter31_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter32_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter33_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter34_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter35_reg;
reg   [63:0] pcVecs_1_load_1_reg_658_pp0_iter36_reg;
reg   [63:0] pcVecs_2_load_1_reg_663;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter7_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter8_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter9_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter10_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter11_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter12_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter13_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter14_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter15_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter16_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter17_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter18_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter19_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter20_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter21_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter22_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter23_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter24_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter25_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter26_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter27_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter28_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter29_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter30_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter31_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter32_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter33_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter34_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter35_reg;
reg   [63:0] pcVecs_2_load_1_reg_663_pp0_iter36_reg;
wire   [1:0] select_ln219_fu_460_p3;
reg   [1:0] select_ln219_reg_668;
wire   [63:0] tmp_3_fu_467_p9;
reg   [63:0] tmp_3_reg_672;
reg    signFlip_ce0;
reg    signFlip_we0;
reg    signFlip_ce1;
wire   [63:0] zext_ln214_fu_330_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln219_fu_441_p1;
reg   [1:0] j_fu_88;
wire   [1:0] add_ln214_fu_309_p2;
wire    ap_loop_init;
reg   [31:0] i_fu_92;
wire   [31:0] select_ln213_1_fu_283_p3;
reg   [33:0] indvar_flatten21_fu_96;
wire   [33:0] add_ln213_fu_251_p2;
wire   [63:0] select_ln219_1_fu_497_p3;
wire   [0:0] icmp_ln214_fu_269_p2;
wire   [31:0] i_4_fu_263_p2;
wire   [31:0] empty_fu_297_p2;
wire   [63:0] tmp_2_fu_334_p7;
wire   [63:0] bitcast_ln217_fu_351_p1;
wire   [10:0] tmp_s_fu_355_p4;
wire   [51:0] trunc_ln217_fu_365_p1;
wire   [31:0] zext_ln219_1_fu_381_p1;
wire   [31:0] select_ln219_2_fu_397_p3;
wire   [31:0] grp_fu_411_p0;
wire   [2:0] grp_fu_411_p1;
wire   [0:0] or_ln217_fu_417_p2;
wire   [1:0] grp_fu_411_p2;
wire   [1:0] trunc_ln219_fu_450_p1;
wire   [1:0] sub_ln219_fu_454_p2;
wire   [63:0] tmp_3_fu_467_p7;
wire   [1:0] tmp_3_fu_467_p8;
wire   [63:0] bitcast_ln219_fu_484_p1;
wire   [63:0] xor_ln219_1_fu_487_p2;
wire   [63:0] bitcast_ln219_1_fu_493_p1;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [1:0] tmp_2_fu_334_p1;
wire   [1:0] tmp_2_fu_334_p3;
wire  signed [1:0] tmp_2_fu_334_p5;
wire   [1:0] tmp_3_fu_467_p1;
wire   [1:0] tmp_3_fu_467_p3;
wire  signed [1:0] tmp_3_fu_467_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 j_fu_88 = 2'd0;
#0 i_fu_92 = 32'd0;
#0 indvar_flatten21_fu_96 = 34'd0;
#0 ap_done_reg = 1'b0;
end

dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
signFlip_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(signFlip_addr_reg_567_pp0_iter3_reg),
    .ce0(signFlip_ce0),
    .we0(signFlip_we0),
    .d0(and_ln217_reg_603),
    .address1(signFlip_addr_reg_567_pp0_iter4_reg),
    .ce1(signFlip_ce1),
    .q1(signFlip_q1)
);

dut_sparsemux_7_2_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 64 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 64 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
sparsemux_7_2_64_1_1_U275(
    .din0(pcVecs_load),
    .din1(pcVecs_1_load),
    .din2(pcVecs_2_load),
    .def(tmp_2_fu_334_p7),
    .sel(select_ln213_reg_551),
    .dout(tmp_2_fu_334_p9)
);

dut_urem_32ns_3ns_2_36_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_32ns_3ns_2_36_1_U276(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_411_p0),
    .din1(grp_fu_411_p1),
    .ce(1'b1),
    .dout(grp_fu_411_p2)
);

dut_sparsemux_7_2_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 64 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 64 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
sparsemux_7_2_64_1_1_U277(
    .din0(pcVecs_load_1_reg_653_pp0_iter36_reg),
    .din1(pcVecs_1_load_1_reg_658_pp0_iter36_reg),
    .din2(pcVecs_2_load_1_reg_663_pp0_iter36_reg),
    .def(tmp_3_fu_467_p7),
    .sel(tmp_3_fu_467_p8),
    .dout(tmp_3_fu_467_p9)
);

dut_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_92 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln213_fu_246_p2 == 1'd0))) begin
            i_fu_92 <= select_ln213_1_fu_283_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten21_fu_96 <= 34'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln213_fu_246_p2 == 1'd0))) begin
            indvar_flatten21_fu_96 <= add_ln213_fu_251_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_88 <= 2'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln213_fu_246_p2 == 1'd0))) begin
            j_fu_88 <= add_ln214_fu_309_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln219_reg_588 <= add_ln219_fu_384_p2;
        and_ln217_reg_603 <= and_ln217_fu_421_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        cmp13_reg_558_pp0_iter2_reg <= cmp13_reg_558;
        cmp13_reg_558_pp0_iter3_reg <= cmp13_reg_558_pp0_iter2_reg;
        icmp_ln217_1_reg_583 <= icmp_ln217_1_fu_375_p2;
        icmp_ln217_reg_578 <= icmp_ln217_fu_369_p2;
        pcVecsNorm_1_addr_reg_638 <= zext_ln219_fu_441_p1;
        pcVecsNorm_1_addr_reg_638_pp0_iter10_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter9_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter11_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter10_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter12_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter11_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter13_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter12_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter14_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter13_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter15_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter14_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter16_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter15_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter17_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter16_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter18_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter17_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter19_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter18_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter20_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter19_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter21_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter20_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter22_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter21_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter23_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter22_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter24_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter23_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter25_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter24_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter26_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter25_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter27_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter26_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter28_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter27_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter29_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter28_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter30_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter29_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter31_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter30_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter32_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter31_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter33_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter32_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter34_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter33_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter35_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter34_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter36_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter35_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter37_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter36_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter6_reg <= pcVecsNorm_1_addr_reg_638;
        pcVecsNorm_1_addr_reg_638_pp0_iter7_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter6_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter8_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter7_reg;
        pcVecsNorm_1_addr_reg_638_pp0_iter9_reg <= pcVecsNorm_1_addr_reg_638_pp0_iter8_reg;
        pcVecsNorm_2_addr_reg_643 <= zext_ln219_fu_441_p1;
        pcVecsNorm_2_addr_reg_643_pp0_iter10_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter9_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter11_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter10_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter12_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter11_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter13_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter12_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter14_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter13_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter15_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter14_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter16_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter15_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter17_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter16_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter18_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter17_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter19_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter18_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter20_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter19_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter21_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter20_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter22_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter21_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter23_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter22_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter24_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter23_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter25_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter24_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter26_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter25_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter27_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter26_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter28_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter27_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter29_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter28_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter30_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter29_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter31_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter30_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter32_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter31_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter33_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter32_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter34_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter33_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter35_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter34_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter36_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter35_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter37_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter36_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter6_reg <= pcVecsNorm_2_addr_reg_643;
        pcVecsNorm_2_addr_reg_643_pp0_iter7_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter6_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter8_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter7_reg;
        pcVecsNorm_2_addr_reg_643_pp0_iter9_reg <= pcVecsNorm_2_addr_reg_643_pp0_iter8_reg;
        pcVecsNorm_addr_reg_633 <= zext_ln219_fu_441_p1;
        pcVecsNorm_addr_reg_633_pp0_iter10_reg <= pcVecsNorm_addr_reg_633_pp0_iter9_reg;
        pcVecsNorm_addr_reg_633_pp0_iter11_reg <= pcVecsNorm_addr_reg_633_pp0_iter10_reg;
        pcVecsNorm_addr_reg_633_pp0_iter12_reg <= pcVecsNorm_addr_reg_633_pp0_iter11_reg;
        pcVecsNorm_addr_reg_633_pp0_iter13_reg <= pcVecsNorm_addr_reg_633_pp0_iter12_reg;
        pcVecsNorm_addr_reg_633_pp0_iter14_reg <= pcVecsNorm_addr_reg_633_pp0_iter13_reg;
        pcVecsNorm_addr_reg_633_pp0_iter15_reg <= pcVecsNorm_addr_reg_633_pp0_iter14_reg;
        pcVecsNorm_addr_reg_633_pp0_iter16_reg <= pcVecsNorm_addr_reg_633_pp0_iter15_reg;
        pcVecsNorm_addr_reg_633_pp0_iter17_reg <= pcVecsNorm_addr_reg_633_pp0_iter16_reg;
        pcVecsNorm_addr_reg_633_pp0_iter18_reg <= pcVecsNorm_addr_reg_633_pp0_iter17_reg;
        pcVecsNorm_addr_reg_633_pp0_iter19_reg <= pcVecsNorm_addr_reg_633_pp0_iter18_reg;
        pcVecsNorm_addr_reg_633_pp0_iter20_reg <= pcVecsNorm_addr_reg_633_pp0_iter19_reg;
        pcVecsNorm_addr_reg_633_pp0_iter21_reg <= pcVecsNorm_addr_reg_633_pp0_iter20_reg;
        pcVecsNorm_addr_reg_633_pp0_iter22_reg <= pcVecsNorm_addr_reg_633_pp0_iter21_reg;
        pcVecsNorm_addr_reg_633_pp0_iter23_reg <= pcVecsNorm_addr_reg_633_pp0_iter22_reg;
        pcVecsNorm_addr_reg_633_pp0_iter24_reg <= pcVecsNorm_addr_reg_633_pp0_iter23_reg;
        pcVecsNorm_addr_reg_633_pp0_iter25_reg <= pcVecsNorm_addr_reg_633_pp0_iter24_reg;
        pcVecsNorm_addr_reg_633_pp0_iter26_reg <= pcVecsNorm_addr_reg_633_pp0_iter25_reg;
        pcVecsNorm_addr_reg_633_pp0_iter27_reg <= pcVecsNorm_addr_reg_633_pp0_iter26_reg;
        pcVecsNorm_addr_reg_633_pp0_iter28_reg <= pcVecsNorm_addr_reg_633_pp0_iter27_reg;
        pcVecsNorm_addr_reg_633_pp0_iter29_reg <= pcVecsNorm_addr_reg_633_pp0_iter28_reg;
        pcVecsNorm_addr_reg_633_pp0_iter30_reg <= pcVecsNorm_addr_reg_633_pp0_iter29_reg;
        pcVecsNorm_addr_reg_633_pp0_iter31_reg <= pcVecsNorm_addr_reg_633_pp0_iter30_reg;
        pcVecsNorm_addr_reg_633_pp0_iter32_reg <= pcVecsNorm_addr_reg_633_pp0_iter31_reg;
        pcVecsNorm_addr_reg_633_pp0_iter33_reg <= pcVecsNorm_addr_reg_633_pp0_iter32_reg;
        pcVecsNorm_addr_reg_633_pp0_iter34_reg <= pcVecsNorm_addr_reg_633_pp0_iter33_reg;
        pcVecsNorm_addr_reg_633_pp0_iter35_reg <= pcVecsNorm_addr_reg_633_pp0_iter34_reg;
        pcVecsNorm_addr_reg_633_pp0_iter36_reg <= pcVecsNorm_addr_reg_633_pp0_iter35_reg;
        pcVecsNorm_addr_reg_633_pp0_iter37_reg <= pcVecsNorm_addr_reg_633_pp0_iter36_reg;
        pcVecsNorm_addr_reg_633_pp0_iter6_reg <= pcVecsNorm_addr_reg_633;
        pcVecsNorm_addr_reg_633_pp0_iter7_reg <= pcVecsNorm_addr_reg_633_pp0_iter6_reg;
        pcVecsNorm_addr_reg_633_pp0_iter8_reg <= pcVecsNorm_addr_reg_633_pp0_iter7_reg;
        pcVecsNorm_addr_reg_633_pp0_iter9_reg <= pcVecsNorm_addr_reg_633_pp0_iter8_reg;
        pcVecs_1_load_1_reg_658 <= pcVecs_1_q0;
        pcVecs_1_load_1_reg_658_pp0_iter10_reg <= pcVecs_1_load_1_reg_658_pp0_iter9_reg;
        pcVecs_1_load_1_reg_658_pp0_iter11_reg <= pcVecs_1_load_1_reg_658_pp0_iter10_reg;
        pcVecs_1_load_1_reg_658_pp0_iter12_reg <= pcVecs_1_load_1_reg_658_pp0_iter11_reg;
        pcVecs_1_load_1_reg_658_pp0_iter13_reg <= pcVecs_1_load_1_reg_658_pp0_iter12_reg;
        pcVecs_1_load_1_reg_658_pp0_iter14_reg <= pcVecs_1_load_1_reg_658_pp0_iter13_reg;
        pcVecs_1_load_1_reg_658_pp0_iter15_reg <= pcVecs_1_load_1_reg_658_pp0_iter14_reg;
        pcVecs_1_load_1_reg_658_pp0_iter16_reg <= pcVecs_1_load_1_reg_658_pp0_iter15_reg;
        pcVecs_1_load_1_reg_658_pp0_iter17_reg <= pcVecs_1_load_1_reg_658_pp0_iter16_reg;
        pcVecs_1_load_1_reg_658_pp0_iter18_reg <= pcVecs_1_load_1_reg_658_pp0_iter17_reg;
        pcVecs_1_load_1_reg_658_pp0_iter19_reg <= pcVecs_1_load_1_reg_658_pp0_iter18_reg;
        pcVecs_1_load_1_reg_658_pp0_iter20_reg <= pcVecs_1_load_1_reg_658_pp0_iter19_reg;
        pcVecs_1_load_1_reg_658_pp0_iter21_reg <= pcVecs_1_load_1_reg_658_pp0_iter20_reg;
        pcVecs_1_load_1_reg_658_pp0_iter22_reg <= pcVecs_1_load_1_reg_658_pp0_iter21_reg;
        pcVecs_1_load_1_reg_658_pp0_iter23_reg <= pcVecs_1_load_1_reg_658_pp0_iter22_reg;
        pcVecs_1_load_1_reg_658_pp0_iter24_reg <= pcVecs_1_load_1_reg_658_pp0_iter23_reg;
        pcVecs_1_load_1_reg_658_pp0_iter25_reg <= pcVecs_1_load_1_reg_658_pp0_iter24_reg;
        pcVecs_1_load_1_reg_658_pp0_iter26_reg <= pcVecs_1_load_1_reg_658_pp0_iter25_reg;
        pcVecs_1_load_1_reg_658_pp0_iter27_reg <= pcVecs_1_load_1_reg_658_pp0_iter26_reg;
        pcVecs_1_load_1_reg_658_pp0_iter28_reg <= pcVecs_1_load_1_reg_658_pp0_iter27_reg;
        pcVecs_1_load_1_reg_658_pp0_iter29_reg <= pcVecs_1_load_1_reg_658_pp0_iter28_reg;
        pcVecs_1_load_1_reg_658_pp0_iter30_reg <= pcVecs_1_load_1_reg_658_pp0_iter29_reg;
        pcVecs_1_load_1_reg_658_pp0_iter31_reg <= pcVecs_1_load_1_reg_658_pp0_iter30_reg;
        pcVecs_1_load_1_reg_658_pp0_iter32_reg <= pcVecs_1_load_1_reg_658_pp0_iter31_reg;
        pcVecs_1_load_1_reg_658_pp0_iter33_reg <= pcVecs_1_load_1_reg_658_pp0_iter32_reg;
        pcVecs_1_load_1_reg_658_pp0_iter34_reg <= pcVecs_1_load_1_reg_658_pp0_iter33_reg;
        pcVecs_1_load_1_reg_658_pp0_iter35_reg <= pcVecs_1_load_1_reg_658_pp0_iter34_reg;
        pcVecs_1_load_1_reg_658_pp0_iter36_reg <= pcVecs_1_load_1_reg_658_pp0_iter35_reg;
        pcVecs_1_load_1_reg_658_pp0_iter7_reg <= pcVecs_1_load_1_reg_658;
        pcVecs_1_load_1_reg_658_pp0_iter8_reg <= pcVecs_1_load_1_reg_658_pp0_iter7_reg;
        pcVecs_1_load_1_reg_658_pp0_iter9_reg <= pcVecs_1_load_1_reg_658_pp0_iter8_reg;
        pcVecs_2_load_1_reg_663 <= pcVecs_2_q0;
        pcVecs_2_load_1_reg_663_pp0_iter10_reg <= pcVecs_2_load_1_reg_663_pp0_iter9_reg;
        pcVecs_2_load_1_reg_663_pp0_iter11_reg <= pcVecs_2_load_1_reg_663_pp0_iter10_reg;
        pcVecs_2_load_1_reg_663_pp0_iter12_reg <= pcVecs_2_load_1_reg_663_pp0_iter11_reg;
        pcVecs_2_load_1_reg_663_pp0_iter13_reg <= pcVecs_2_load_1_reg_663_pp0_iter12_reg;
        pcVecs_2_load_1_reg_663_pp0_iter14_reg <= pcVecs_2_load_1_reg_663_pp0_iter13_reg;
        pcVecs_2_load_1_reg_663_pp0_iter15_reg <= pcVecs_2_load_1_reg_663_pp0_iter14_reg;
        pcVecs_2_load_1_reg_663_pp0_iter16_reg <= pcVecs_2_load_1_reg_663_pp0_iter15_reg;
        pcVecs_2_load_1_reg_663_pp0_iter17_reg <= pcVecs_2_load_1_reg_663_pp0_iter16_reg;
        pcVecs_2_load_1_reg_663_pp0_iter18_reg <= pcVecs_2_load_1_reg_663_pp0_iter17_reg;
        pcVecs_2_load_1_reg_663_pp0_iter19_reg <= pcVecs_2_load_1_reg_663_pp0_iter18_reg;
        pcVecs_2_load_1_reg_663_pp0_iter20_reg <= pcVecs_2_load_1_reg_663_pp0_iter19_reg;
        pcVecs_2_load_1_reg_663_pp0_iter21_reg <= pcVecs_2_load_1_reg_663_pp0_iter20_reg;
        pcVecs_2_load_1_reg_663_pp0_iter22_reg <= pcVecs_2_load_1_reg_663_pp0_iter21_reg;
        pcVecs_2_load_1_reg_663_pp0_iter23_reg <= pcVecs_2_load_1_reg_663_pp0_iter22_reg;
        pcVecs_2_load_1_reg_663_pp0_iter24_reg <= pcVecs_2_load_1_reg_663_pp0_iter23_reg;
        pcVecs_2_load_1_reg_663_pp0_iter25_reg <= pcVecs_2_load_1_reg_663_pp0_iter24_reg;
        pcVecs_2_load_1_reg_663_pp0_iter26_reg <= pcVecs_2_load_1_reg_663_pp0_iter25_reg;
        pcVecs_2_load_1_reg_663_pp0_iter27_reg <= pcVecs_2_load_1_reg_663_pp0_iter26_reg;
        pcVecs_2_load_1_reg_663_pp0_iter28_reg <= pcVecs_2_load_1_reg_663_pp0_iter27_reg;
        pcVecs_2_load_1_reg_663_pp0_iter29_reg <= pcVecs_2_load_1_reg_663_pp0_iter28_reg;
        pcVecs_2_load_1_reg_663_pp0_iter30_reg <= pcVecs_2_load_1_reg_663_pp0_iter29_reg;
        pcVecs_2_load_1_reg_663_pp0_iter31_reg <= pcVecs_2_load_1_reg_663_pp0_iter30_reg;
        pcVecs_2_load_1_reg_663_pp0_iter32_reg <= pcVecs_2_load_1_reg_663_pp0_iter31_reg;
        pcVecs_2_load_1_reg_663_pp0_iter33_reg <= pcVecs_2_load_1_reg_663_pp0_iter32_reg;
        pcVecs_2_load_1_reg_663_pp0_iter34_reg <= pcVecs_2_load_1_reg_663_pp0_iter33_reg;
        pcVecs_2_load_1_reg_663_pp0_iter35_reg <= pcVecs_2_load_1_reg_663_pp0_iter34_reg;
        pcVecs_2_load_1_reg_663_pp0_iter36_reg <= pcVecs_2_load_1_reg_663_pp0_iter35_reg;
        pcVecs_2_load_1_reg_663_pp0_iter7_reg <= pcVecs_2_load_1_reg_663;
        pcVecs_2_load_1_reg_663_pp0_iter8_reg <= pcVecs_2_load_1_reg_663_pp0_iter7_reg;
        pcVecs_2_load_1_reg_663_pp0_iter9_reg <= pcVecs_2_load_1_reg_663_pp0_iter8_reg;
        pcVecs_load_1_reg_653 <= pcVecs_q0;
        pcVecs_load_1_reg_653_pp0_iter10_reg <= pcVecs_load_1_reg_653_pp0_iter9_reg;
        pcVecs_load_1_reg_653_pp0_iter11_reg <= pcVecs_load_1_reg_653_pp0_iter10_reg;
        pcVecs_load_1_reg_653_pp0_iter12_reg <= pcVecs_load_1_reg_653_pp0_iter11_reg;
        pcVecs_load_1_reg_653_pp0_iter13_reg <= pcVecs_load_1_reg_653_pp0_iter12_reg;
        pcVecs_load_1_reg_653_pp0_iter14_reg <= pcVecs_load_1_reg_653_pp0_iter13_reg;
        pcVecs_load_1_reg_653_pp0_iter15_reg <= pcVecs_load_1_reg_653_pp0_iter14_reg;
        pcVecs_load_1_reg_653_pp0_iter16_reg <= pcVecs_load_1_reg_653_pp0_iter15_reg;
        pcVecs_load_1_reg_653_pp0_iter17_reg <= pcVecs_load_1_reg_653_pp0_iter16_reg;
        pcVecs_load_1_reg_653_pp0_iter18_reg <= pcVecs_load_1_reg_653_pp0_iter17_reg;
        pcVecs_load_1_reg_653_pp0_iter19_reg <= pcVecs_load_1_reg_653_pp0_iter18_reg;
        pcVecs_load_1_reg_653_pp0_iter20_reg <= pcVecs_load_1_reg_653_pp0_iter19_reg;
        pcVecs_load_1_reg_653_pp0_iter21_reg <= pcVecs_load_1_reg_653_pp0_iter20_reg;
        pcVecs_load_1_reg_653_pp0_iter22_reg <= pcVecs_load_1_reg_653_pp0_iter21_reg;
        pcVecs_load_1_reg_653_pp0_iter23_reg <= pcVecs_load_1_reg_653_pp0_iter22_reg;
        pcVecs_load_1_reg_653_pp0_iter24_reg <= pcVecs_load_1_reg_653_pp0_iter23_reg;
        pcVecs_load_1_reg_653_pp0_iter25_reg <= pcVecs_load_1_reg_653_pp0_iter24_reg;
        pcVecs_load_1_reg_653_pp0_iter26_reg <= pcVecs_load_1_reg_653_pp0_iter25_reg;
        pcVecs_load_1_reg_653_pp0_iter27_reg <= pcVecs_load_1_reg_653_pp0_iter26_reg;
        pcVecs_load_1_reg_653_pp0_iter28_reg <= pcVecs_load_1_reg_653_pp0_iter27_reg;
        pcVecs_load_1_reg_653_pp0_iter29_reg <= pcVecs_load_1_reg_653_pp0_iter28_reg;
        pcVecs_load_1_reg_653_pp0_iter30_reg <= pcVecs_load_1_reg_653_pp0_iter29_reg;
        pcVecs_load_1_reg_653_pp0_iter31_reg <= pcVecs_load_1_reg_653_pp0_iter30_reg;
        pcVecs_load_1_reg_653_pp0_iter32_reg <= pcVecs_load_1_reg_653_pp0_iter31_reg;
        pcVecs_load_1_reg_653_pp0_iter33_reg <= pcVecs_load_1_reg_653_pp0_iter32_reg;
        pcVecs_load_1_reg_653_pp0_iter34_reg <= pcVecs_load_1_reg_653_pp0_iter33_reg;
        pcVecs_load_1_reg_653_pp0_iter35_reg <= pcVecs_load_1_reg_653_pp0_iter34_reg;
        pcVecs_load_1_reg_653_pp0_iter36_reg <= pcVecs_load_1_reg_653_pp0_iter35_reg;
        pcVecs_load_1_reg_653_pp0_iter7_reg <= pcVecs_load_1_reg_653;
        pcVecs_load_1_reg_653_pp0_iter8_reg <= pcVecs_load_1_reg_653_pp0_iter7_reg;
        pcVecs_load_1_reg_653_pp0_iter9_reg <= pcVecs_load_1_reg_653_pp0_iter8_reg;
        select_ln219_reg_668 <= select_ln219_fu_460_p3;
        signFlip_addr_reg_567 <= zext_ln214_fu_330_p1;
        signFlip_addr_reg_567_pp0_iter3_reg <= signFlip_addr_reg_567;
        signFlip_addr_reg_567_pp0_iter4_reg <= signFlip_addr_reg_567_pp0_iter3_reg;
        signFlip_load_reg_648_pp0_iter10_reg <= signFlip_load_reg_648_pp0_iter9_reg;
        signFlip_load_reg_648_pp0_iter11_reg <= signFlip_load_reg_648_pp0_iter10_reg;
        signFlip_load_reg_648_pp0_iter12_reg <= signFlip_load_reg_648_pp0_iter11_reg;
        signFlip_load_reg_648_pp0_iter13_reg <= signFlip_load_reg_648_pp0_iter12_reg;
        signFlip_load_reg_648_pp0_iter14_reg <= signFlip_load_reg_648_pp0_iter13_reg;
        signFlip_load_reg_648_pp0_iter15_reg <= signFlip_load_reg_648_pp0_iter14_reg;
        signFlip_load_reg_648_pp0_iter16_reg <= signFlip_load_reg_648_pp0_iter15_reg;
        signFlip_load_reg_648_pp0_iter17_reg <= signFlip_load_reg_648_pp0_iter16_reg;
        signFlip_load_reg_648_pp0_iter18_reg <= signFlip_load_reg_648_pp0_iter17_reg;
        signFlip_load_reg_648_pp0_iter19_reg <= signFlip_load_reg_648_pp0_iter18_reg;
        signFlip_load_reg_648_pp0_iter20_reg <= signFlip_load_reg_648_pp0_iter19_reg;
        signFlip_load_reg_648_pp0_iter21_reg <= signFlip_load_reg_648_pp0_iter20_reg;
        signFlip_load_reg_648_pp0_iter22_reg <= signFlip_load_reg_648_pp0_iter21_reg;
        signFlip_load_reg_648_pp0_iter23_reg <= signFlip_load_reg_648_pp0_iter22_reg;
        signFlip_load_reg_648_pp0_iter24_reg <= signFlip_load_reg_648_pp0_iter23_reg;
        signFlip_load_reg_648_pp0_iter25_reg <= signFlip_load_reg_648_pp0_iter24_reg;
        signFlip_load_reg_648_pp0_iter26_reg <= signFlip_load_reg_648_pp0_iter25_reg;
        signFlip_load_reg_648_pp0_iter27_reg <= signFlip_load_reg_648_pp0_iter26_reg;
        signFlip_load_reg_648_pp0_iter28_reg <= signFlip_load_reg_648_pp0_iter27_reg;
        signFlip_load_reg_648_pp0_iter29_reg <= signFlip_load_reg_648_pp0_iter28_reg;
        signFlip_load_reg_648_pp0_iter30_reg <= signFlip_load_reg_648_pp0_iter29_reg;
        signFlip_load_reg_648_pp0_iter31_reg <= signFlip_load_reg_648_pp0_iter30_reg;
        signFlip_load_reg_648_pp0_iter32_reg <= signFlip_load_reg_648_pp0_iter31_reg;
        signFlip_load_reg_648_pp0_iter33_reg <= signFlip_load_reg_648_pp0_iter32_reg;
        signFlip_load_reg_648_pp0_iter34_reg <= signFlip_load_reg_648_pp0_iter33_reg;
        signFlip_load_reg_648_pp0_iter35_reg <= signFlip_load_reg_648_pp0_iter34_reg;
        signFlip_load_reg_648_pp0_iter36_reg <= signFlip_load_reg_648_pp0_iter35_reg;
        signFlip_load_reg_648_pp0_iter37_reg <= signFlip_load_reg_648_pp0_iter36_reg;
        signFlip_load_reg_648_pp0_iter7_reg <= signFlip_load_reg_648;
        signFlip_load_reg_648_pp0_iter8_reg <= signFlip_load_reg_648_pp0_iter7_reg;
        signFlip_load_reg_648_pp0_iter9_reg <= signFlip_load_reg_648_pp0_iter8_reg;
        tmp_3_reg_672 <= tmp_3_fu_467_p9;
        tmp_6_reg_593 <= add_ln219_fu_384_p2[32'd31];
        tmp_6_reg_593_pp0_iter10_reg <= tmp_6_reg_593_pp0_iter9_reg;
        tmp_6_reg_593_pp0_iter11_reg <= tmp_6_reg_593_pp0_iter10_reg;
        tmp_6_reg_593_pp0_iter12_reg <= tmp_6_reg_593_pp0_iter11_reg;
        tmp_6_reg_593_pp0_iter13_reg <= tmp_6_reg_593_pp0_iter12_reg;
        tmp_6_reg_593_pp0_iter14_reg <= tmp_6_reg_593_pp0_iter13_reg;
        tmp_6_reg_593_pp0_iter15_reg <= tmp_6_reg_593_pp0_iter14_reg;
        tmp_6_reg_593_pp0_iter16_reg <= tmp_6_reg_593_pp0_iter15_reg;
        tmp_6_reg_593_pp0_iter17_reg <= tmp_6_reg_593_pp0_iter16_reg;
        tmp_6_reg_593_pp0_iter18_reg <= tmp_6_reg_593_pp0_iter17_reg;
        tmp_6_reg_593_pp0_iter19_reg <= tmp_6_reg_593_pp0_iter18_reg;
        tmp_6_reg_593_pp0_iter20_reg <= tmp_6_reg_593_pp0_iter19_reg;
        tmp_6_reg_593_pp0_iter21_reg <= tmp_6_reg_593_pp0_iter20_reg;
        tmp_6_reg_593_pp0_iter22_reg <= tmp_6_reg_593_pp0_iter21_reg;
        tmp_6_reg_593_pp0_iter23_reg <= tmp_6_reg_593_pp0_iter22_reg;
        tmp_6_reg_593_pp0_iter24_reg <= tmp_6_reg_593_pp0_iter23_reg;
        tmp_6_reg_593_pp0_iter25_reg <= tmp_6_reg_593_pp0_iter24_reg;
        tmp_6_reg_593_pp0_iter26_reg <= tmp_6_reg_593_pp0_iter25_reg;
        tmp_6_reg_593_pp0_iter27_reg <= tmp_6_reg_593_pp0_iter26_reg;
        tmp_6_reg_593_pp0_iter28_reg <= tmp_6_reg_593_pp0_iter27_reg;
        tmp_6_reg_593_pp0_iter29_reg <= tmp_6_reg_593_pp0_iter28_reg;
        tmp_6_reg_593_pp0_iter30_reg <= tmp_6_reg_593_pp0_iter29_reg;
        tmp_6_reg_593_pp0_iter31_reg <= tmp_6_reg_593_pp0_iter30_reg;
        tmp_6_reg_593_pp0_iter32_reg <= tmp_6_reg_593_pp0_iter31_reg;
        tmp_6_reg_593_pp0_iter33_reg <= tmp_6_reg_593_pp0_iter32_reg;
        tmp_6_reg_593_pp0_iter34_reg <= tmp_6_reg_593_pp0_iter33_reg;
        tmp_6_reg_593_pp0_iter35_reg <= tmp_6_reg_593_pp0_iter34_reg;
        tmp_6_reg_593_pp0_iter36_reg <= tmp_6_reg_593_pp0_iter35_reg;
        tmp_6_reg_593_pp0_iter3_reg <= tmp_6_reg_593;
        tmp_6_reg_593_pp0_iter4_reg <= tmp_6_reg_593_pp0_iter3_reg;
        tmp_6_reg_593_pp0_iter5_reg <= tmp_6_reg_593_pp0_iter4_reg;
        tmp_6_reg_593_pp0_iter6_reg <= tmp_6_reg_593_pp0_iter5_reg;
        tmp_6_reg_593_pp0_iter7_reg <= tmp_6_reg_593_pp0_iter6_reg;
        tmp_6_reg_593_pp0_iter8_reg <= tmp_6_reg_593_pp0_iter7_reg;
        tmp_6_reg_593_pp0_iter9_reg <= tmp_6_reg_593_pp0_iter8_reg;
        tmp_reg_613 <= {{grp_fu_721_p_dout0[64:34]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        cmp13_reg_558 <= cmp13_fu_291_p2;
        mul_reg_562 <= mul_fu_303_p2;
        select_ln213_reg_551 <= select_ln213_fu_275_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        signFlip_load_reg_648 <= signFlip_q1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln213_fu_246_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) 
    & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        pcVecsNorm_1_ce0 = 1'b1;
    end else begin
        pcVecsNorm_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln219_reg_668 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        pcVecsNorm_1_we0 = 1'b1;
    end else begin
        pcVecsNorm_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        pcVecsNorm_2_ce0 = 1'b1;
    end else begin
        pcVecsNorm_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln219_reg_668 == 2'd0) & ~(select_ln219_reg_668 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        pcVecsNorm_2_we0 = 1'b1;
    end else begin
        pcVecsNorm_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        pcVecsNorm_ce0 = 1'b1;
    end else begin
        pcVecsNorm_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln219_reg_668 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        pcVecsNorm_we0 = 1'b1;
    end else begin
        pcVecsNorm_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pcVecs_1_ce0 = 1'b1;
    end else begin
        pcVecs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pcVecs_2_ce0 = 1'b1;
    end else begin
        pcVecs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pcVecs_ce0 = 1'b1;
    end else begin
        pcVecs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        signFlip_ce0 = 1'b1;
    end else begin
        signFlip_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        signFlip_ce1 = 1'b1;
    end else begin
        signFlip_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (cmp13_reg_558_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        signFlip_we0 = 1'b1;
    end else begin
        signFlip_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln213_fu_251_p2 = (indvar_flatten21_fu_96 + 34'd1);

assign add_ln214_fu_309_p2 = (select_ln213_fu_275_p3 + 2'd1);

assign add_ln219_fu_384_p2 = (mul_reg_562 + zext_ln219_1_fu_381_p1);

assign and_ln217_fu_421_p2 = (or_ln217_fu_417_p2 & grp_fu_709_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bitcast_ln217_fu_351_p1 = tmp_2_fu_334_p9;

assign bitcast_ln219_1_fu_493_p1 = xor_ln219_1_fu_487_p2;

assign bitcast_ln219_fu_484_p1 = tmp_3_reg_672;

assign cmp13_fu_291_p2 = ((select_ln213_1_fu_283_p3 == 32'd0) ? 1'b1 : 1'b0);

assign empty_fu_297_p2 = select_ln213_1_fu_283_p3 << 32'd2;

assign grp_fu_411_p0 = (select_ln219_2_fu_397_p3 ^ add_ln219_fu_384_p2);

assign grp_fu_411_p1 = 32'd3;

assign grp_fu_709_p_ce = 1'b1;

assign grp_fu_709_p_din0 = tmp_2_fu_334_p9;

assign grp_fu_709_p_din1 = 64'd0;

assign grp_fu_709_p_opcode = 5'd4;

assign grp_fu_721_p_ce = 1'b1;

assign grp_fu_721_p_din0 = zext_ln219_2_fu_427_p1;

assign grp_fu_721_p_din1 = 65'd5726623062;

assign i_4_fu_263_p2 = (i_fu_92 + 32'd1);

assign icmp_ln213_fu_246_p2 = ((indvar_flatten21_fu_96 == sub_ln158) ? 1'b1 : 1'b0);

assign icmp_ln214_fu_269_p2 = ((j_fu_88 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln217_1_fu_375_p2 = ((trunc_ln217_fu_365_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln217_fu_369_p2 = ((tmp_s_fu_355_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign mul_fu_303_p2 = (empty_fu_297_p2 - select_ln213_1_fu_283_p3);

assign or_ln217_fu_417_p2 = (icmp_ln217_reg_578 | icmp_ln217_1_reg_583);

assign pcVecsNorm_1_address0 = pcVecsNorm_1_addr_reg_638_pp0_iter37_reg;

assign pcVecsNorm_1_d0 = select_ln219_1_fu_497_p3;

assign pcVecsNorm_2_address0 = pcVecsNorm_2_addr_reg_643_pp0_iter37_reg;

assign pcVecsNorm_2_d0 = select_ln219_1_fu_497_p3;

assign pcVecsNorm_address0 = pcVecsNorm_addr_reg_633_pp0_iter37_reg;

assign pcVecsNorm_d0 = select_ln219_1_fu_497_p3;

assign pcVecs_1_address0 = zext_ln219_fu_441_p1;

assign pcVecs_2_address0 = zext_ln219_fu_441_p1;

assign pcVecs_address0 = zext_ln219_fu_441_p1;

assign select_ln213_1_fu_283_p3 = ((icmp_ln214_fu_269_p2[0:0] == 1'b1) ? i_4_fu_263_p2 : i_fu_92);

assign select_ln213_fu_275_p3 = ((icmp_ln214_fu_269_p2[0:0] == 1'b1) ? 2'd0 : j_fu_88);

assign select_ln219_1_fu_497_p3 = ((signFlip_load_reg_648_pp0_iter37_reg[0:0] == 1'b1) ? bitcast_ln219_1_fu_493_p1 : tmp_3_reg_672);

assign select_ln219_2_fu_397_p3 = ((tmp_6_fu_389_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln219_fu_460_p3 = ((tmp_6_reg_593_pp0_iter36_reg[0:0] == 1'b1) ? sub_ln219_fu_454_p2 : trunc_ln219_fu_450_p1);

assign sub_ln219_fu_454_p2 = ($signed(2'd2) - $signed(trunc_ln219_fu_450_p1));

assign tmp_2_fu_334_p7 = 'bx;

assign tmp_3_fu_467_p7 = 'bx;

assign tmp_3_fu_467_p8 = ((tmp_6_reg_593_pp0_iter36_reg[0:0] == 1'b1) ? sub_ln219_fu_454_p2 : trunc_ln219_fu_450_p1);

assign tmp_6_fu_389_p3 = add_ln219_fu_384_p2[32'd31];

assign tmp_s_fu_355_p4 = {{bitcast_ln217_fu_351_p1[62:52]}};

assign trunc_ln217_fu_365_p1 = bitcast_ln217_fu_351_p1[51:0];

assign trunc_ln219_fu_450_p1 = grp_fu_411_p2[1:0];

assign xor_ln219_1_fu_487_p2 = (bitcast_ln219_fu_484_p1 ^ 64'd9223372036854775808);

assign zext_ln214_fu_330_p1 = select_ln213_reg_551;

assign zext_ln219_1_fu_381_p1 = select_ln213_reg_551;

assign zext_ln219_2_fu_427_p1 = add_ln219_reg_588;

assign zext_ln219_fu_441_p1 = tmp_reg_613;

endmodule //dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1
