/* linux/arch/arm/plat-samsung/include/plat/map-s5p.h
 *
 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com/
 *
 * S5P - Memory map definitions
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef __ASM_PLAT_MAP_S5P_H
#define __ASM_PLAT_MAP_S5P_H __FILE__

#define S5P_VA_SYS      S3C_ADDR(0x00100000)    /* system control */
#define S5P_VA_CHIPID		S3C_ADDR(0x02000000)
#define S5P_VA_CHIPID2		S3C_ADDR(0x02004000)
#define S5P_VA_CHIPID3		S3C_ADDR(0x02005000)
#define S5P_VA_CHIPID4		S3C_ADDR(0x02006000)
#define S5P_VA_CHIPID5		S3C_ADDR(0x02007000)
#define S5P_VA_CHIPID6		S3C_ADDR(0x02008000)
#define S5P_VA_CMU		S3C_ADDR(0x02100000)
#define S5P_VA_PMU		S3C_ADDR(0x02180000)
#define S5P_VA_GPIO		S3C_ADDR(0x02200000)
#define S5P_VA_GPIO1		S5P_VA_GPIO
#define S5P_VA_GPIO2		S3C_ADDR(0x02240000)
#define S5P_VA_GPIO3		S3C_ADDR(0x02280000)

#define S5P_VA_SYSRAM		S3C_ADDR(0x02400000)
#define S5P_VA_SYSRAM_NS	S3C_ADDR(0x02410000)
#define S5P_VA_DMC0		S3C_ADDR(0x02440000)
#define S5P_VA_DMC1		S3C_ADDR(0x02480000)
#define S5P_VA_SROMC		S3C_ADDR(0x024C0000)

#define S5P_VA_SYSTIMER		S3C_ADDR(0x02500000)
#define S5P_VA_L2CC		S3C_ADDR(0x02600000)

#define S5P_VA_COMBINER_BASE	S3C_ADDR(0x02700000)
#define S5P_VA_COMBINER(x)	(S5P_VA_COMBINER_BASE + ((x) >> 2) * 0x10)

#define S5P_VA_COREPERI_BASE	S3C_ADDR(0x02800000)
#define S5P_VA_COREPERI(x)	(S5P_VA_COREPERI_BASE + (x))
#define S5P_VA_SCU		S5P_VA_COREPERI(0x0)
#define S5P_VA_TWD		S5P_VA_COREPERI(0x600)

#define S5P_VA_GIC_CPU		S3C_ADDR(0x02810000)
#define S5P_VA_GIC_DIST		S3C_ADDR(0x02820000)

#define S5P_VA_PPMU_CPU     S3C_ADDR(0x02830000)
#define S5P_VA_PPMU_DDR_C   S3C_ADDR(0x02832000)
#define S5P_VA_PPMU_DDR_R1  S3C_ADDR(0x02834000)
#define S5P_VA_PPMU_DDR_L   S3C_ADDR(0x02836000)
#define S5P_VA_PPMU_RIGHT   S3C_ADDR(0x02838000)
#define S5P_VA_PPMU_DMC0    S3C_ADDR(0x02839000)
#define S5P_VA_PPMU_DMC1    S3C_ADDR(0x0283A000)

#define S5P_VA_PPMU_DREX0_0 S3C_ADDR(0x02840000)
#define S5P_VA_PPMU_DREX0_1 S3C_ADDR(0x02842000)
#define S5P_VA_PPMU_DREX1_0 S3C_ADDR(0x02844000)
#define S5P_VA_PPMU_DREX1_1 S3C_ADDR(0x02846000)

#define S5P_VA_DREXI_0      S3C_ADDR(0x02850000)
#define S5P_VA_DREXI_1      S3C_ADDR(0x02860000)

#define S5P_VA_AUDSS        S3C_ADDR(0x02910000)
#define S5P_VA_LPASS        S3C_ADDR(0x02920000)

#define S5P_VA_USB3_DRD0_PHY    S3C_ADDR(0x02A00000)
#define S5P_VA_USB3_DRD1_PHY    S3C_ADDR(0x02A02000)

#define S5P_VA_FIMCLITE0	S3C_ADDR(0x02A10000)
#define S5P_VA_FIMCLITE1	S3C_ADDR(0x02A20000)
#define S5P_VA_MIPICSI0		S3C_ADDR(0x02A30000)
#define S5P_VA_MIPICSI1		S3C_ADDR(0x02A40000)
#define S5P_VA_FIMCLITE2	S3C_ADDR(0x02A90000)
#define S5P_VA_FIMCLITE3	S3C_ADDR(0x02AA0000)
#define S5P_VA_MIPICSI2		S3C_ADDR(0x02B10000)

#define S5P_VA_SYSREG_CAM0	S3C_ADDR(0x02B20000)
#define S5P_VA_SYSREG_CAM1	S3C_ADDR(0x02B30000)
#define S5P_VA_SYSREG_MSCL	S3C_ADDR(0x02B40000)

#define S5P_VA_SYSREG_HEVC	S3C_ADDR(0x02B50000)
#define S5P_VA_SYSREG_MFC0	S3C_ADDR(0x02B60000)
#define S5P_VA_SYSREG_MFC1	S3C_ADDR(0x02B70000)

#define S5P_VA_SYSREG_DISP	S3C_ADDR(0x02B80000)
#define S5P_VA_SYSREG_ISP	S3C_ADDR(0x02B90000)

#define S5P_VA_SYSREG		S3C_ADDR(0x02BA0000)

#define S5P_VA_FIMC_FD		S3C_ADDR(0x02BB0000)

#define S5P_VA_SYSREG_AUD	S3C_ADDR(0x02BC0000)
#define S5P_VA_SYSREG_G2D	S3C_ADDR(0x02BD0000)
#define S5P_VA_SYSREG_GSCL	S3C_ADDR(0x02BE0000)
#define S5P_VA_SYSREG_G3D	S3C_ADDR(0x02BF0000)

#define VA_VIC(x)		(S3C_VA_IRQ + ((x) * 0x10000))
#define VA_VIC0			VA_VIC(0)
#define VA_VIC1			VA_VIC(1)
#define VA_VIC2			VA_VIC(2)
#define VA_VIC3			VA_VIC(3)

#define S5P_VA_UART(x)		(S3C_VA_UART + ((x) * S3C_UART_OFFSET))
#define S5P_VA_UART0		S5P_VA_UART(0)
#define S5P_VA_UART1		S5P_VA_UART(1)
#define S5P_VA_UART2		S5P_VA_UART(2)
#define S5P_VA_UART3		S5P_VA_UART(3)

#ifndef S3C_UART_OFFSET
#define S3C_UART_OFFSET		(0x400)
#endif

#include <plat/map-s3c.h>

#endif /* __ASM_PLAT_MAP_S5P_H */
