   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.TI1_Config,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	TI1_Config:
  23              	.LFB150:
  24              		.file 1 "../system/src/stm32f1-stdperiph/stm32f10x_tim.c"
   1:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
   2:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   ******************************************************************************
   3:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @file    stm32f10x_tim.c
   4:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @author  MCD Application Team
   5:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @version V3.5.0
   6:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @date    11-March-2011
   7:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief   This file provides all the TIM firmware functions.
   8:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   ******************************************************************************
   9:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @attention
  10:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *
  11:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *
  18:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   ******************************************************************************
  20:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  21:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  22:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  23:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  24:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  25:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  26:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  28:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  29:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  30:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM 
  31:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief TIM driver modules
  32:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  33:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  34:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  35:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_TypesDefinitions
  36:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  37:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  38:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  39:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
  40:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
  41:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  42:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  43:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_Defines
  44:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  45:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  46:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  47:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  48:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((uint16_t)0x00FF) 
  49:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #define CCMR_Offset                 ((uint16_t)0x0018)
  50:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #define CCER_CCE_Set                ((uint16_t)0x0001)  
  51:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((uint16_t)0x0004) 
  52:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  53:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
  54:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
  55:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  56:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  57:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  58:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  59:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  60:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  61:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
  62:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
  63:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  64:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  65:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  66:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  67:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  68:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  69:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
  70:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
  71:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  72:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  73:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
  74:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  75:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  76:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  77:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  78:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  79:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  80:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  81:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  82:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  83:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  84:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  85:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
  86:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
  87:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  88:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  89:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  90:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  91:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  92:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  93:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
  94:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
  95:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
  96:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
  97:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  98:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
  99:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 100:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 101:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 102:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
 103:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 104:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 105:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 106:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
 107:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 108:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 109:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 110:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @}
 111:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 112:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 113:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /** @defgroup TIM_Private_Functions
 114:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @{
 115:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 116:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 117:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 118:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 119:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 120:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 121:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 122:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 123:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 124:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 125:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 126:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  
 127:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (TIMx == TIM1)
 128:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 129:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 130:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 131:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }     
 132:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM2)
 133:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 134:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 135:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 136:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 137:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM3)
 138:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 139:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 140:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 141:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 142:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM4)
 143:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 144:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 145:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 146:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 147:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM5)
 148:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 149:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 150:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 151:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 152:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM6)
 153:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 154:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 155:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 156:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 157:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM7)
 158:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 159:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 160:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 161:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 162:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM8)
 163:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 164:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 165:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 166:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 167:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM9)
 168:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {      
 169:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 170:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 171:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    }  
 172:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM10)
 173:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {      
 174:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 175:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 176:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 177:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM11) 
 178:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {     
 179:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 180:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 181:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 182:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM12)
 183:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {      
 184:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 185:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 186:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 187:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM13) 
 188:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {       
 189:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 190:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 191:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 192:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM14) 
 193:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {       
 194:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 195:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 196:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }        
 197:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM15)
 198:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 199:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 200:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 201:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 202:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIMx == TIM16)
 203:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 204:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 205:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 206:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 207:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 208:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 209:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     if (TIMx == TIM17)
 210:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     {
 211:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 212:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 213:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     }  
 214:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 215:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 216:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 217:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 218:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 219:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 220:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 221:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 222:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         structure that contains the configuration information for the 
 223:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         specified TIM peripheral.
 224:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 225:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 226:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 227:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 228:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 229:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 230:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 231:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 232:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 233:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 234:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 235:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;  
 236:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 238:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 239:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 240:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Counter Mode */
 241:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 242:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 243:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 244:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  
 245:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 246:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 247:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the clock division */
 248:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 249:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 250:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 251:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 252:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 253:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 254:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Autoreload value */
 255:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 256:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  
 257:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Prescaler value */
 258:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 259:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 261:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 262:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 263:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 264:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 265:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 266:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 267:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      values immediately */
 268:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 269:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 270:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 271:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 272:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 273:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 274:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 275:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 276:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 277:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 278:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 279:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 280:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 281:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 282:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
 283:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 284:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 285:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 286:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 287:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 288:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 289:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 290:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 291:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 292:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 293:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 294:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 295:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 296:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 297:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 298:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 299:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 300:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 301:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 302:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 303:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 304:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 305:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 306:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 307:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 308:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 309:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 310:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output State */
 311:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 312:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 313:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 314:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 315:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 316:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 317:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 318:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 319:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 320:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 321:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 322:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 323:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 324:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 325:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 326:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output N State */
 327:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 328:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N State */
 329:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 330:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 331:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 332:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 333:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 334:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 335:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output Idle state */
 336:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 337:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 338:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 339:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 340:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 341:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 342:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 343:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 344:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 345:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 346:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 347:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 348:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  
 349:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 350:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 351:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 352:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 353:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 354:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 355:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 356:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
 357:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         the TIM peripheral.
 358:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 359:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 360:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 361:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 362:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 363:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 364:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 365:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
 366:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 367:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
 368:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 369:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 370:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 371:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 372:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 373:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 374:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 375:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 376:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 377:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 378:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 379:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 380:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 381:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 382:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 383:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 384:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 385:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 386:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 387:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 388:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 389:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 390:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 391:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 392:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 393:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 394:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output State */
 395:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 396:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 397:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 398:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 399:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 400:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 401:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 402:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 403:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 404:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 405:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 406:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 407:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 408:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 409:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output N State */
 410:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 411:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N State */
 412:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 413:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 414:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 415:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 416:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 417:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 418:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output Idle state */
 419:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 420:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 421:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 422:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 423:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 424:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 425:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 426:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 427:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 428:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 429:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 430:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 431:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 432:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 433:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 434:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 435:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 436:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 437:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 438:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 439:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 440:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 441:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 442:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 443:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 444:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 445:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 446:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 447:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
 448:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 449:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 450:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 451:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 452:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 453:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 454:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 455:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 456:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 457:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 458:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 459:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 460:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 461:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 462:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 463:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 464:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 465:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 466:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 467:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 468:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 469:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 470:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 471:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 472:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 473:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 474:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 475:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output State */
 476:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 477:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 478:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 479:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 480:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 481:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 482:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 483:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 484:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 485:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 486:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 487:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 488:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 489:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output N State */
 490:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 491:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 492:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N State */
 493:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 494:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 495:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 496:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 497:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output Idle state */
 498:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 499:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 500:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 501:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 502:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 503:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 504:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 505:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 506:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 507:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 508:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 509:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 510:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 511:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 512:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 513:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 514:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 515:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 516:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 517:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 518:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 519:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 520:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 521:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 522:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 523:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 524:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 525:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 526:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
 527:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 528:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 529:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 530:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 531:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 532:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 533:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 534:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 535:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 536:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 537:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 538:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 539:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 540:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 541:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 542:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 543:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 544:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 545:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 546:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 547:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 548:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 549:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 550:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 551:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 552:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 553:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 554:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 555:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output State */
 556:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 557:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 558:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 559:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 560:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 561:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output Compare IDLE State */
 562:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 563:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output Idle state */
 564:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 565:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 566:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 567:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 568:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 569:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 570:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 571:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 572:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 573:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 574:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 575:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 576:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 577:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 578:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 579:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 580:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
 581:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct.
 582:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 583:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 584:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 585:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 586:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 587:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 588:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 589:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 590:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
 591:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 592:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 593:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 594:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 595:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 596:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 597:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 598:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 599:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 600:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 601:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 602:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
 603:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 604:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 605:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 606:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 607:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI1 Configuration */
 608:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 609:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 610:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 611:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 612:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 613:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 614:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 615:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 616:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 617:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI2 Configuration */
 618:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 619:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 620:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 621:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 622:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 623:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 624:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 625:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 626:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 627:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI3 Configuration */
 628:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 629:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 630:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 631:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 632:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 633:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 634:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 635:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 636:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 637:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI4 Configuration */
 638:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 639:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 640:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 641:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 642:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 643:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 644:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 645:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 646:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 647:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
 648:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct to measure an external PWM signal.
 649:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
 650:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 651:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 652:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 653:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 654:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 655:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 656:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 657:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 658:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 659:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 660:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 661:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 662:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 663:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 664:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 665:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 666:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 667:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 668:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 669:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Opposite Input */
 670:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 671:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 672:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 673:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 674:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 675:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 676:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 677:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 678:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 679:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 680:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI1 Configuration */
 681:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 682:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 683:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 684:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 685:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI2 Configuration */
 686:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 687:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 688:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 689:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 690:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 691:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   { 
 692:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI2 Configuration */
 693:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 694:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 695:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 696:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 697:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI1 Configuration */
 698:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 699:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 700:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 701:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 702:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 703:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 704:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 705:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 706:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         the OSSR State and the AOE(automatic output enable).
 707:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
 708:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 709:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
 710:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 711:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 712:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 713:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 714:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 715:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 716:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 717:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 718:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 719:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 720:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 721:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 722:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 723:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 724:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 725:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 726:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 727:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 728:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 729:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 730:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 731:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 732:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 733:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         structure which will be initialized.
 734:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 735:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 736:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 737:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 738:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 739:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 740:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 741:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 742:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 743:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 744:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 745:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 746:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 747:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 748:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
 749:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         be initialized.
 750:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 751:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 752:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 753:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 754:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 755:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 756:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 757:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 758:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 759:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 760:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 761:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 762:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 763:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 764:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 765:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 766:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
 767:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
 768:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         be initialized.
 769:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 770:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 771:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 772:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 773:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 774:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 775:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 776:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 777:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 778:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 779:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 780:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 781:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 782:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 783:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 784:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         will be initialized.
 785:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 786:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 787:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 788:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 789:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 790:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 791:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 792:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 793:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 794:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 795:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 796:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 797:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 798:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 799:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 800:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 801:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 802:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 803:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 804:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 805:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 806:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 807:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 808:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 809:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 810:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 811:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 812:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
 813:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 814:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 815:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 816:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 817:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 818:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 819:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 820:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 821:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 822:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 823:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 824:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 825:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 826:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
 827:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 828:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 829:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 830:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 831:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 832:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 833:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 834:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 835:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 836:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
 837:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 838:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 839:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 840:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 841:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 842:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 843:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 844:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 845:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 846:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 847:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 848:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 849:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
 850:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 851:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
 852:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 853:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
 854:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 855:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 856:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 857:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 858:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
 859:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
 860:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
 861:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @note 
 862:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update interrupt.
 863:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
 864:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
 865:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
 866:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
 867:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
 868:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
 869:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 870:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 871:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 872:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
 873:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {  
 874:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 875:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 876:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 877:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 878:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 879:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
 880:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 881:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 882:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 883:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 884:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 885:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 886:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 887:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 888:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 889:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 890:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 891:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 892:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
 893:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 894:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
 895:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one or more of the following values:	   
 896:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Update: Timer update Event source
 897:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 898:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 899:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 900:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 901:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_COM: Timer COM event source  
 902:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
 903:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Break: Timer Break event source
 904:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @note 
 905:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update event. 
 906:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
 907:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 908:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 909:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
 910:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** { 
 911:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 912:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 913:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 914:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 915:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the event sources */
 916:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 917:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 918:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 919:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 920:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx's DMA interface.
 921:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
 922:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   the TIM peripheral.
 923:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
 924:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 925:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 926:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *          TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 927:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *          TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 928:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *          TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 929:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *          TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 930:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *          TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 931:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *          TIM_DMABase_DCR.
 932:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length.
 933:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one value between:
 934:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
 935:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 936:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 937:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 938:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 939:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 940:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
 941:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 942:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 943:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 944:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 945:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 946:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 947:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 948:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
 949:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 
 950:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   to select the TIM peripheral. 
 951:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
 952:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 953:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMA_Update: TIM update Interrupt source
 954:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 955:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 956:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 957:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 958:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMA_COM: TIM Commutation DMA source
 959:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
 960:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
 961:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 962:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 963:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 964:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 965:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** { 
 966:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 967:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST9_PERIPH(TIMx));
 968:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 969:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 970:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 971:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
 972:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 973:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Enable the DMA sources */
 974:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 975:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 976:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
 977:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 978:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Disable the DMA sources */
 979:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 980:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 981:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 982:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 983:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 984:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx internal Clock
 985:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
 986:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         to select the TIM peripheral.
 987:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
 988:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
 989:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
 990:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 991:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 992:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 993:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 994:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 995:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 996:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 997:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
 998:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
 999:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1000:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
1001:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1002:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TS_ITR0: Internal Trigger 0
1003:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TS_ITR1: Internal Trigger 1
1004:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TS_ITR2: Internal Trigger 2
1005:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TS_ITR3: Internal Trigger 3
1006:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1007:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1008:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1009:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1010:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1011:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1012:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1013:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1014:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
1015:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1016:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1017:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1018:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1019:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1020:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
1021:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1022:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
1023:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1024:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1025:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1026:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1027:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
1028:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1029:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
1030:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
1031:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  ICFilter : specifies the filter value.
1032:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1033:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1034:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1035:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
1036:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
1037:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1038:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1039:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1040:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1041:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1042:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1043:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1044:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
1045:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1046:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1047:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1048:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
1049:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1050:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1051:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1052:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Trigger source */
1053:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
1054:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1055:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1056:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1057:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1058:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1059:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode1
1060:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1061:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1062:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1063:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1064:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1065:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1066:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1067:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1068:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1069:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1070:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1071:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1072:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1073:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1074:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1075:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
1076:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                              uint16_t ExtTRGFilter)
1077:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1078:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1079:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1080:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1081:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1082:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1083:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1084:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1085:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1086:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1087:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1088:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1089:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1090:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
1091:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1092:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
1093:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1094:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
1095:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
1096:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1097:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1098:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1099:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1100:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1101:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode2
1102:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1103:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1104:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1105:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1106:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1107:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1108:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1109:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1110:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1111:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1112:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1113:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1114:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1115:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1116:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1117:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
1118:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
1119:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1120:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1121:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1122:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1123:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1124:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1125:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1126:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1127:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1128:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
1129:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1130:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1131:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1132:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
1133:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1134:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1135:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1136:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1137:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1138:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1139:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1140:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1141:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1142:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1143:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1144:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1145:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1146:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1147:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1148:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
1149:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                    uint16_t ExtTRGFilter)
1150:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1151:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1152:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1153:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1154:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1155:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1156:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1157:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1158:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1159:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
1160:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1161:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
1162:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1163:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1164:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1165:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1166:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1167:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Prescaler.
1168:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
1169:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1170:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1171:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1172:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
1173:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
1174:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1175:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1176:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
1177:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1178:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1179:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1180:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1181:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Prescaler value */
1182:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
1183:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1184:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
1185:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1186:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1187:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1188:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
1189:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1190:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
1191:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1192:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
1193:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
1194:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1195:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1196:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1197:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1198:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1199:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
1200:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1201:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
1202:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1203:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1204:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1205:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
1206:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1207:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
1208:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Counter Mode */
1209:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
1210:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1211:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
1212:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1213:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1214:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1215:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Selects the Input Trigger source
1216:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1217:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
1218:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1219:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR0: Internal Trigger 0
1220:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR1: Internal Trigger 1
1221:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR2: Internal Trigger 2
1222:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR3: Internal Trigger 3
1223:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
1224:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
1225:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
1226:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TS_ETRF: External Trigger input
1227:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1228:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1229:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1230:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1231:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1232:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1233:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1234:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1235:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1236:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the TS Bits */
1238:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
1239:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1240:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
1241:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1242:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1243:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1244:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1245:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1246:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
1247:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1248:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
1249:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1250:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1251:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1252:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1253:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *                                on the level of the other input.
1254:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
1255:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1256:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1257:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1258:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
1259:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1261:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1262:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1263:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1264:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
1265:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
1266:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1267:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1268:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1269:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1270:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
1271:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1272:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1273:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1274:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1275:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1276:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1277:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1278:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1279:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1280:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1281:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1282:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1283:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1284:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1285:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1286:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the encoder Mode */
1287:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
1288:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
1289:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1290:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1291:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1
1292:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
1293:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1294:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1295:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC
1296:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
1297:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1298:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1299:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1300:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1301:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1302:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1303:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1304:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1305:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1306:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1307:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1308:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1309:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1310:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1311:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
1312:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1313:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1314:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1315:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1316:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1317:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1318:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1319:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1320:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1321:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1322:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1323:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
1324:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1325:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1326:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1327:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1328:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1329:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1330:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1331:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1332:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1333:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1334:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1335:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
1336:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1337:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1338:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1339:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1340:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1341:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1342:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1343:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1344:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1345:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1346:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1347:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
1348:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1349:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
1350:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1351:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1352:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1353:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1354:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1355:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1356:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1357:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1358:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1359:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
1360:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1361:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1362:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1363:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1364:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1365:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1366:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1367:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1368:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1369:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1370:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1371:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
1372:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1373:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1374:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1375:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1376:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1377:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1378:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1379:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1380:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1381:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1382:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1383:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
1384:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1385:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1386:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1387:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1388:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1389:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1390:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1391:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1392:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1393:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1394:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1395:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
1396:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1397:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1398:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1399:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1400:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1401:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1402:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1403:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
1404:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 to select the TIM peripheral.
1405:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
1406:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1407:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1408:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1409:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1410:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1411:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1412:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1413:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
1415:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1416:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1417:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
1418:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1419:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
1420:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1421:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1422:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
1423:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1424:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1425:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1426:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1427:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1428:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
1429:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the Commutation event.
1430:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1431:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1432:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1433:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1434:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1435:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1436:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1437:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1438:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
1439:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1440:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the COM Bit */
1441:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
1442:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1443:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
1444:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1445:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the COM Bit */
1446:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
1447:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1448:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1449:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1450:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1451:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
1452:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
1453:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         the TIM peripheral.
1454:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1455:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1456:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1457:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1458:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1459:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1460:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1461:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1462:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1463:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
1464:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1465:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1466:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
1467:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1468:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
1469:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1470:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1471:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
1472:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1473:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1474:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1475:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1476:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1477:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be   1, 2, 3, 4, 5, 8 or 15 
1478:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         to select the TIMx peripheral
1479:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1480:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1481:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1482:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1483:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1484:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** { 
1485:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1486:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1487:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1488:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
1489:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1490:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1491:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
1492:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1493:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
1494:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
1495:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1496:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
1497:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
1498:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1499:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1500:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1501:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1502:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1503:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1504:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1505:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1506:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1507:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1508:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1509:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1510:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1511:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1512:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1513:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1514:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1515:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1516:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1517:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
1518:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1519:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1520:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1521:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1522:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1523:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1524:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1525:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1526:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1527:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         the TIM peripheral.
1528:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1529:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1530:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1531:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1532:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1533:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1534:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1535:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1536:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1537:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1538:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1539:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1540:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1541:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1542:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
1543:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1544:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1545:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1546:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1547:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1548:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1549:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1550:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1551:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1552:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1553:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1554:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1555:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1556:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1557:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1558:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1559:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1560:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1561:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1562:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1564:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1565:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1566:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
1567:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1568:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1569:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1570:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1571:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1572:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1573:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1574:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1575:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1576:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1577:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1578:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1579:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1580:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1581:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1582:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1583:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1584:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1585:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1586:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1587:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1588:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1589:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1590:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
1591:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1592:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1593:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1594:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1595:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1596:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1597:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1598:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1599:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1600:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1601:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1602:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1603:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1604:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1605:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1606:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1607:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1608:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1609:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1610:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1611:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1612:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1613:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1614:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1615:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
1616:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1617:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
1618:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1619:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1620:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1621:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1622:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1623:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1624:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1625:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         the TIM peripheral.
1626:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1627:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1628:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1629:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1630:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1631:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1632:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1633:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1634:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1635:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1636:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1637:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1638:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1639:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1640:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1641:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
1642:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1643:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1644:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1645:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1646:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1647:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1648:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1649:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1650:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1651:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1652:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1653:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1654:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1655:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1656:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1657:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1658:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1659:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1660:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1661:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1662:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1663:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1664:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1665:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1666:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
1667:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1668:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
1669:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1670:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1671:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1672:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1673:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1674:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1675:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1676:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1677:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1678:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1679:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1680:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1681:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1682:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1683:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1684:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1685:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1686:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1687:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1688:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1689:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1690:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1691:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
1692:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1693:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1694:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1695:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1696:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1697:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1698:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1699:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1700:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1701:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1702:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1703:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1704:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1705:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1706:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1707:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1708:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1709:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1710:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1711:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1712:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1713:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1714:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1715:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1716:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1717:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
1718:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1719:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
1720:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1721:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1722:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1723:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1724:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1725:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1726:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1727:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1728:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1729:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1730:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1731:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1732:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1733:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1734:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1735:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1736:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1737:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1738:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1739:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1740:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1741:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
1742:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1743:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1744:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1745:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1746:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1747:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1748:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1749:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1750:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1751:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1752:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1753:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1754:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1755:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1756:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1757:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1758:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1759:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1760:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1761:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1762:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1763:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1764:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1765:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
1766:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1767:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
1768:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1769:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1770:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1771:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1772:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1773:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1774:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1775:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1776:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1777:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1778:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1779:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1780:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1781:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1782:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1783:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1784:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1785:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1786:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1787:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1788:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
1789:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
1790:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1791:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1792:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1793:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1794:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1795:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1796:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1797:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1798:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1799:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1800:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1801:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1802:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1803:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1804:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1805:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1806:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1807:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1808:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1809:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1810:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1811:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1812:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
1813:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
1814:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
1815:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1816:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1817:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1818:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1819:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1820:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1821:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1822:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1823:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1824:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1825:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1826:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1827:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1828:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1829:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1830:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1831:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1832:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1833:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1834:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
1835:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1836:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
1837:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
1838:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
1839:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1840:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1841:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1842:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1843:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1844:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1845:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1846:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1847:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1848:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1849:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1850:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1851:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1852:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1853:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1854:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1855:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1856:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1857:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1858:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1859:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
1860:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
1861:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1862:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1863:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1864:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1865:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1866:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1867:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1868:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1869:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1870:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1871:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1872:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1873:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1874:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1875:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1876:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1877:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1878:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1879:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1880:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1881:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
1882:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1883:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
1884:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
1885:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
1886:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1887:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1888:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1889:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1890:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1891:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1892:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1893:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1894:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1895:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1896:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1897:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1898:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1899:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1900:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1901:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1902:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1903:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1904:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1905:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1906:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
1907:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
1908:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1909:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1910:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1911:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1912:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1913:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1914:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1915:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1916:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1917:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1918:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1919:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1920:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1921:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1922:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1923:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1924:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1925:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  
1926:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1927:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1928:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1929:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
1930:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1931:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
1932:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
1933:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
1934:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1935:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1936:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1937:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1938:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1939:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1940:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1941:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1942:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1943:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1944:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1945:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1946:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1947:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1948:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1949:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1950:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1951:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1952:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1953:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1954:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
1955:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
1956:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1957:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1958:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1959:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1960:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1961:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** // [ILG]
1962:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #if defined ( __GNUC__ )
1963:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #pragma GCC diagnostic push
1964:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #pragma GCC diagnostic ignored "-Wconversion"
1965:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #endif
1966:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1967:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1968:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1969:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1970:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1971:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1972:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1973:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1974:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1975:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
1976:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1977:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1978:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
1979:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
1980:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1981:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
1982:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmp = 0;
1983:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1984:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
1985:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1986:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1987:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1988:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1989:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp = CCER_CCE_Set << TIM_Channel;
1990:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1991:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
1992:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
1993:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1994:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
1995:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
1996:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
1997:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
1998:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
1999:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
2000:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
2001:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2002:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2003:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2004:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2005:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2006:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
2007:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2008:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2009:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2010:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
2011:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2012:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmp = 0;
2013:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2014:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2015:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2016:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2017:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2018:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2019:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp = CCER_CCNE_Set << TIM_Channel;
2020:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2021:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2022:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
2023:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2024:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2025:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
2026:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2027:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2028:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2029:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
2030:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @note   This function disables the selected channel before changing the Output
2031:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         Compare Mode.
2032:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
2033:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2034:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2035:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2036:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2037:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2038:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2039:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
2040:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
2041:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2042:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Timing
2043:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Active
2044:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Toggle
2045:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM1
2046:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM2
2047:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active
2048:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive
2049:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2050:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2051:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
2052:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2053:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint32_t tmp = 0;
2054:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmp1 = 0;
2055:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2056:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2057:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2058:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2059:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2060:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2061:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp = (uint32_t) TIMx;
2062:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp += CCMR_Offset;
2063:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2064:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
2065:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2066:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2067:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
2068:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2069:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
2070:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2071:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmp += (TIM_Channel>>1);
2072:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2073:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2074:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
2075:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
2076:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2077:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
2078:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2079:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2080:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2081:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
2082:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2083:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2084:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
2085:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
2086:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2087:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
2088:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2089:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2090:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2091:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** // [ILG]
2092:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #if defined ( __GNUC__ )
2093:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #pragma GCC diagnostic pop
2094:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** #endif
2095:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2096:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2097:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
2098:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2099:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
2100:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2101:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2102:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2103:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2104:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2105:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2106:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2107:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2108:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
2109:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2110:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2111:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
2112:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2113:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2114:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2115:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2116:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
2117:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2118:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2119:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2120:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2121:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
2122:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2123:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
2124:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2125:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
2126:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                                        or the setting of UG bit, or an update generation
2127:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                                        through the slave mode controller.
2128:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
2129:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2130:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2131:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
2132:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2133:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2134:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2135:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2136:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
2137:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2138:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the URS Bit */
2139:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
2140:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2141:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2142:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2143:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the URS Bit */
2144:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
2145:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2146:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2147:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2148:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2149:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
2150:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2151:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2152:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2153:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2154:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2155:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2156:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2157:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2158:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2159:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2160:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if (NewState != DISABLE)
2161:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2162:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2163:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
2164:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2165:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2166:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2167:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2168:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
2169:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2170:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2171:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2172:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2173:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
2174:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2175:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
2176:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2177:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Single
2178:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Repetitive
2179:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2180:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2181:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
2182:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2183:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2184:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2185:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2186:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2187:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
2188:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2189:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
2190:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2191:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2192:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2193:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2194:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral.
2195:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2196:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2197:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *
2198:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *  - For all TIMx
2199:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger outpu
2200:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2201:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2202:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *
2203:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2204:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2205:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2206:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2207:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2208:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2209:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2210:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *
2211:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2212:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2213:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2214:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2215:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2216:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
2217:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2218:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2219:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
2220:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the TRGO source */
2221:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
2222:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2223:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2224:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2225:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2226:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2227:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2228:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2229:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2230:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *                               the counter and triggers an update of the registers.
2231:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) i
2232:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2233:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2234:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2235:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2236:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2238:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2239:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2240:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2241:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  /* Reset the SMS Bits */
2242:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
2243:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Slave Mode */
2244:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2245:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2246:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2247:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2248:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2249:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2250:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2251:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2252:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2253:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *                                      and its slaves (through TRGO).
2254:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Disable: No action
2255:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2256:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2257:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2258:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2259:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2261:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2262:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2263:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
2264:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2265:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2266:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
2267:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2268:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2269:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2270:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Counter Register value
2271:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2272:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  Counter: specifies the Counter register new value.
2273:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2274:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2275:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
2276:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2277:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2278:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2279:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Counter Register value */
2280:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CNT = Counter;
2281:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2282:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2283:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2284:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
2285:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2286:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2287:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2288:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2289:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
2290:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2291:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2292:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2293:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2294:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
2295:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2296:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2297:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2298:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
2299:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2300:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2301:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2302:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2303:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
2304:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2305:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2306:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2307:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2308:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
2309:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2310:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2311:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2312:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
2313:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2314:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2315:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2316:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2317:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
2318:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2319:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2320:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2321:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2322:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
2323:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2324:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2325:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2326:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
2327:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2328:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2329:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2330:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2331:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
2332:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2333:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2334:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2335:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2336:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
2337:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2338:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2339:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2340:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
2341:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2342:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2343:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2344:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2345:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
2346:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2347:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2348:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2349:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2350:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
2351:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2352:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2353:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2354:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2355:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2356:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2357:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2358:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2359:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2360:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2361:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2362:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2363:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2364:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2365:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2366:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2367:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2368:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2369:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2370:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
2371:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2372:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2373:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2374:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2375:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2376:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2377:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2378:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2379:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2380:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2381:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2382:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2383:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2384:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2385:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2386:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2387:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2388:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2389:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2390:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2391:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2392:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
2393:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2394:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
2395:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2396:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2397:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2398:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2399:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2400:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2401:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2402:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2403:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2404:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2405:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2406:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2407:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2408:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2409:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2410:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2411:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2412:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2413:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2414:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
2415:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2416:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2417:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2418:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2419:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2420:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2421:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2422:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2423:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2424:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2425:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2426:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2427:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2428:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2429:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2430:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2431:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {  
2432:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2433:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2434:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2435:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2436:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
2437:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC4PSC value */
2438:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
2439:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2440:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2441:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2442:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
2443:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select 
2444:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   the TIM peripheral.
2445:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
2446:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following value:
2447:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
2448:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
2449:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
2450:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2451:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2452:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
2453:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2454:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2455:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2456:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2457:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2458:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
2459:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the CKD value */
2460:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
2461:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2462:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2463:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2464:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2465:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2466:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval Capture Compare 1 Register value.
2467:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2468:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2469:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2470:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2471:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2472:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2473:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return TIMx->CCR1;
2474:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2475:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2476:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2477:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2478:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2479:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval Capture Compare 2 Register value.
2480:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2481:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2482:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2483:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2484:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2485:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2486:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return TIMx->CCR2;
2487:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2488:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2489:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2490:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2491:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2492:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval Capture Compare 3 Register value.
2493:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2494:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2495:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2496:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2497:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2498:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2499:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return TIMx->CCR3;
2500:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2501:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2502:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2503:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2504:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2505:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval Capture Compare 4 Register value.
2506:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2507:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2508:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2509:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2510:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2511:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2512:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return TIMx->CCR4;
2513:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2514:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2515:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2516:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Gets the TIMx Counter value.
2517:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2518:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval Counter Register value.
2519:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2520:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
2521:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2522:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2523:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2524:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the Counter Register value */
2525:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return TIMx->CNT;
2526:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2527:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2528:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2529:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
2530:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2531:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval Prescaler Register value.
2532:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2533:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
2534:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2535:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2536:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2537:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2538:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return TIMx->PSC;
2539:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2540:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2541:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2542:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2543:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2544:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2545:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2546:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2547:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2548:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2549:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2550:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2551:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2552:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2553:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2554:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2555:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2556:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2557:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2558:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @note
2559:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2560:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2561:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2562:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2563:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2564:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2565:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2566:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2567:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2568:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** { 
2569:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2570:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2571:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2572:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2573:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2574:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
2575:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2576:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     bitstatus = SET;
2577:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2578:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2579:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2580:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     bitstatus = RESET;
2581:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2582:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return bitstatus;
2583:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2584:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2585:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2586:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2587:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2588:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2589:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2590:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2591:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2592:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2593:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2594:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2595:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2596:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2597:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2598:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2599:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2600:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2601:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2602:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @note
2603:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2604:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2605:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2606:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2607:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2608:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
2609:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2610:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2611:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2612:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {  
2613:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2614:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2615:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2616:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
2617:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Clear the flags */
2618:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
2619:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2620:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2621:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2622:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2623:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2624:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2625:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2626:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
2627:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2628:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2629:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2630:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2631:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2632:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2633:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2634:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @note
2635:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2636:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2637:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2638:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2639:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2640:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
2641:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2642:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2643:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2644:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2645:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2646:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2647:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2648:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2649:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2650:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
2651:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2652:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2653:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
2654:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2655:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2656:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     bitstatus = SET;
2657:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2658:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2659:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2660:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     bitstatus = RESET;
2661:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2662:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   return bitstatus;
2663:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2664:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2665:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2666:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2667:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2668:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2669:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2670:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM1 update Interrupt source
2671:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2672:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2673:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2674:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2675:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2676:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2677:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2678:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @note
2679:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2680:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2681:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2682:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2683:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2684:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2685:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2686:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2687:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2688:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
2689:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
2690:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2691:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2692:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
2693:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
2694:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
2695:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2696:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2697:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2698:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2699:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2700:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2701:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2702:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2703:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2704:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2705:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
2706:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
2707:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
2708:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2709:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2710:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2711:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2712:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2713:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2714:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
  25              		.loc 1 2714 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
  31 0000 30B4     		push	{r4, r5}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 5, -4
  35              	.LVL1:
2715:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
2716:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2717:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
  36              		.loc 1 2717 0
  37 0002 048C     		ldrh	r4, [r0, #32]
  38 0004 A4B2     		uxth	r4, r4
  39 0006 24F00104 		bic	r4, r4, #1
  40 000a A4B2     		uxth	r4, r4
  41 000c 0484     		strh	r4, [r0, #32]	@ movhi
2718:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
  42              		.loc 1 2718 0
  43 000e 048B     		ldrh	r4, [r0, #24]
  44 0010 A4B2     		uxth	r4, r4
  45              	.LVL2:
2719:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
  46              		.loc 1 2719 0
  47 0012 058C     		ldrh	r5, [r0, #32]
  48 0014 ADB2     		uxth	r5, r5
  49              	.LVL3:
2720:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2721:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
  50              		.loc 1 2721 0
  51 0016 24F0F304 		bic	r4, r4, #243
  52              	.LVL4:
2722:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  53              		.loc 1 2722 0
  54 001a 1B01     		lsls	r3, r3, #4
  55              	.LVL5:
  56 001c 9BB2     		uxth	r3, r3
  57 001e 1A43     		orrs	r2, r2, r3
  58              	.LVL6:
  59 0020 1443     		orrs	r4, r4, r2
  60              	.LVL7:
2723:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2724:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
  61              		.loc 1 2724 0
  62 0022 124A     		ldr	r2, .L6
  63 0024 9042     		cmp	r0, r2
  64 0026 17D0     		beq	.L2
  65              		.loc 1 2724 0 is_stmt 0 discriminator 1
  66 0028 114B     		ldr	r3, .L6+4
  67 002a 9842     		cmp	r0, r3
  68 002c 14D0     		beq	.L2
  69              		.loc 1 2724 0 discriminator 2
  70 002e B0F1804F 		cmp	r0, #1073741824
  71 0032 11D0     		beq	.L2
  72              		.loc 1 2724 0 discriminator 3
  73 0034 A3F59833 		sub	r3, r3, #77824
  74 0038 9842     		cmp	r0, r3
  75 003a 0DD0     		beq	.L2
  76              		.loc 1 2724 0 discriminator 4
  77 003c 03F58063 		add	r3, r3, #1024
  78 0040 9842     		cmp	r0, r3
  79 0042 09D0     		beq	.L2
2725:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
  80              		.loc 1 2725 0 is_stmt 1
  81 0044 03F58063 		add	r3, r3, #1024
  82 0048 9842     		cmp	r0, r3
  83 004a 05D0     		beq	.L2
2726:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2727:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2728:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
2729:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
2730:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2731:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2732:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2733:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2734:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
  84              		.loc 1 2734 0
  85 004c 25F00A03 		bic	r3, r5, #10
  86              	.LVL8:
2735:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
  87              		.loc 1 2735 0
  88 0050 1943     		orrs	r1, r1, r3
  89              	.LVL9:
  90 0052 41F00101 		orr	r1, r1, #1
  91              	.LVL10:
  92 0056 04E0     		b	.L4
  93              	.LVL11:
  94              	.L2:
2728:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
  95              		.loc 1 2728 0
  96 0058 25F00203 		bic	r3, r5, #2
  97              	.LVL12:
2729:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
  98              		.loc 1 2729 0
  99 005c 1943     		orrs	r1, r1, r3
 100              	.LVL13:
 101 005e 41F00101 		orr	r1, r1, #1
 102              	.LVL14:
 103              	.L4:
2736:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2737:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2738:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2739:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 104              		.loc 1 2739 0
 105 0062 0483     		strh	r4, [r0, #24]	@ movhi
2740:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 106              		.loc 1 2740 0
 107 0064 0184     		strh	r1, [r0, #32]	@ movhi
2741:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 108              		.loc 1 2741 0
 109 0066 30BC     		pop	{r4, r5}
 110              		.cfi_restore 5
 111              		.cfi_restore 4
 112              		.cfi_def_cfa_offset 0
 113              	.LVL15:
 114 0068 7047     		bx	lr
 115              	.L7:
 116 006a 00BF     		.align	2
 117              	.L6:
 118 006c 002C0140 		.word	1073818624
 119 0070 00340140 		.word	1073820672
 120              		.cfi_endproc
 121              	.LFE150:
 123              		.section	.text.TI2_Config,"ax",%progbits
 124              		.align	1
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu softvfp
 130              	TI2_Config:
 131              	.LFB151:
2742:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2743:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2744:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configure the TI2 as Input.
2745:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2746:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2747:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2748:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2749:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2750:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2751:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2752:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
2753:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
2754:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
2755:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2756:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2757:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2758:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2759:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2760:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2761:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 132              		.loc 1 2761 0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 137              	.LVL16:
 138 0000 70B4     		push	{r4, r5, r6}
 139              		.cfi_def_cfa_offset 12
 140              		.cfi_offset 4, -12
 141              		.cfi_offset 5, -8
 142              		.cfi_offset 6, -4
 143              	.LVL17:
2762:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
2763:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2764:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 144              		.loc 1 2764 0
 145 0002 048C     		ldrh	r4, [r0, #32]
 146 0004 A4B2     		uxth	r4, r4
 147 0006 24F01004 		bic	r4, r4, #16
 148 000a A4B2     		uxth	r4, r4
 149 000c 0484     		strh	r4, [r0, #32]	@ movhi
2765:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 150              		.loc 1 2765 0
 151 000e 058B     		ldrh	r5, [r0, #24]
 152              	.LVL18:
2766:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 153              		.loc 1 2766 0
 154 0010 048C     		ldrh	r4, [r0, #32]
 155 0012 A4B2     		uxth	r4, r4
 156              	.LVL19:
2767:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 157              		.loc 1 2767 0
 158 0014 0E01     		lsls	r6, r1, #4
 159 0016 B6B2     		uxth	r6, r6
 160              	.LVL20:
2768:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2769:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 161              		.loc 1 2769 0
 162 0018 25F44075 		bic	r5, r5, #768
 163              	.LVL21:
 164 001c 2D05     		lsls	r5, r5, #20
 165 001e 2D0D     		lsrs	r5, r5, #20
 166              	.LVL22:
2770:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 167              		.loc 1 2770 0
 168 0020 1B03     		lsls	r3, r3, #12
 169              	.LVL23:
 170 0022 9BB2     		uxth	r3, r3
 171 0024 2B43     		orrs	r3, r3, r5
 172              	.LVL24:
2771:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 173              		.loc 1 2771 0
 174 0026 1202     		lsls	r2, r2, #8
 175              	.LVL25:
 176 0028 92B2     		uxth	r2, r2
 177 002a 1A43     		orrs	r2, r2, r3
 178              	.LVL26:
2772:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2773:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 179              		.loc 1 2773 0
 180 002c 124B     		ldr	r3, .L13
 181 002e 9842     		cmp	r0, r3
 182 0030 18D0     		beq	.L9
 183              		.loc 1 2773 0 is_stmt 0 discriminator 1
 184 0032 03F50063 		add	r3, r3, #2048
 185 0036 9842     		cmp	r0, r3
 186 0038 14D0     		beq	.L9
 187              		.loc 1 2773 0 discriminator 2
 188 003a B0F1804F 		cmp	r0, #1073741824
 189 003e 11D0     		beq	.L9
 190              		.loc 1 2773 0 discriminator 3
 191 0040 A3F59833 		sub	r3, r3, #77824
 192 0044 9842     		cmp	r0, r3
 193 0046 0DD0     		beq	.L9
 194              		.loc 1 2773 0 discriminator 4
 195 0048 03F58063 		add	r3, r3, #1024
 196 004c 9842     		cmp	r0, r3
 197 004e 09D0     		beq	.L9
2774:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 198              		.loc 1 2774 0 is_stmt 1
 199 0050 03F58063 		add	r3, r3, #1024
 200 0054 9842     		cmp	r0, r3
 201 0056 05D0     		beq	.L9
2775:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2776:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2777:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
2778:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
2779:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2780:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2781:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2782:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2783:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 202              		.loc 1 2783 0
 203 0058 24F0A004 		bic	r4, r4, #160
 204              	.LVL27:
2784:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 205              		.loc 1 2784 0
 206 005c 0C43     		orrs	r4, r4, r1
 207              	.LVL28:
 208 005e 44F01004 		orr	r4, r4, #16
 209              	.LVL29:
 210 0062 04E0     		b	.L11
 211              	.L9:
2777:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 212              		.loc 1 2777 0
 213 0064 24F02004 		bic	r4, r4, #32
 214              	.LVL30:
2778:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 215              		.loc 1 2778 0
 216 0068 3443     		orrs	r4, r4, r6
 217              	.LVL31:
 218 006a 44F01004 		orr	r4, r4, #16
 219              	.LVL32:
 220              	.L11:
2785:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2786:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2787:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2788:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 221              		.loc 1 2788 0
 222 006e 0283     		strh	r2, [r0, #24]	@ movhi
2789:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 223              		.loc 1 2789 0
 224 0070 0484     		strh	r4, [r0, #32]	@ movhi
2790:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 225              		.loc 1 2790 0
 226 0072 70BC     		pop	{r4, r5, r6}
 227              		.cfi_restore 6
 228              		.cfi_restore 5
 229              		.cfi_restore 4
 230              		.cfi_def_cfa_offset 0
 231              	.LVL33:
 232 0074 7047     		bx	lr
 233              	.L14:
 234 0076 00BF     		.align	2
 235              	.L13:
 236 0078 002C0140 		.word	1073818624
 237              		.cfi_endproc
 238              	.LFE151:
 240              		.section	.text.TI3_Config,"ax",%progbits
 241              		.align	1
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu softvfp
 247              	TI3_Config:
 248              	.LFB152:
2791:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2792:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2793:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configure the TI3 as Input.
2794:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2795:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2796:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2797:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2798:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2799:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2800:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2801:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
2802:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
2803:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
2804:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2805:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2806:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2807:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2808:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2809:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2810:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 249              		.loc 1 2810 0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		@ link register save eliminated.
 254              	.LVL34:
 255 0000 70B4     		push	{r4, r5, r6}
 256              		.cfi_def_cfa_offset 12
 257              		.cfi_offset 4, -12
 258              		.cfi_offset 5, -8
 259              		.cfi_offset 6, -4
 260              	.LVL35:
2811:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
2812:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2813:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 261              		.loc 1 2813 0
 262 0002 048C     		ldrh	r4, [r0, #32]
 263 0004 A4B2     		uxth	r4, r4
 264 0006 24F48074 		bic	r4, r4, #256
 265 000a A4B2     		uxth	r4, r4
 266 000c 0484     		strh	r4, [r0, #32]	@ movhi
2814:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 267              		.loc 1 2814 0
 268 000e 848B     		ldrh	r4, [r0, #28]
 269 0010 A4B2     		uxth	r4, r4
 270              	.LVL36:
2815:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 271              		.loc 1 2815 0
 272 0012 058C     		ldrh	r5, [r0, #32]
 273 0014 AEB2     		uxth	r6, r5
 274              	.LVL37:
2816:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 275              		.loc 1 2816 0
 276 0016 0D02     		lsls	r5, r1, #8
 277 0018 ADB2     		uxth	r5, r5
 278              	.LVL38:
2817:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2818:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2
 279              		.loc 1 2818 0
 280 001a 24F0F304 		bic	r4, r4, #243
 281              	.LVL39:
2819:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 282              		.loc 1 2819 0
 283 001e 1B01     		lsls	r3, r3, #4
 284              	.LVL40:
 285 0020 9BB2     		uxth	r3, r3
 286 0022 1343     		orrs	r3, r3, r2
 287 0024 1C43     		orrs	r4, r4, r3
 288              	.LVL41:
2820:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
2821:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 289              		.loc 1 2821 0
 290 0026 124B     		ldr	r3, .L20
 291 0028 9842     		cmp	r0, r3
 292 002a 18D0     		beq	.L16
 293              		.loc 1 2821 0 is_stmt 0 discriminator 1
 294 002c 03F50063 		add	r3, r3, #2048
 295 0030 9842     		cmp	r0, r3
 296 0032 14D0     		beq	.L16
 297              		.loc 1 2821 0 discriminator 2
 298 0034 B0F1804F 		cmp	r0, #1073741824
 299 0038 11D0     		beq	.L16
 300              		.loc 1 2821 0 discriminator 3
 301 003a A3F59833 		sub	r3, r3, #77824
 302 003e 9842     		cmp	r0, r3
 303 0040 0DD0     		beq	.L16
 304              		.loc 1 2821 0 discriminator 4
 305 0042 03F58063 		add	r3, r3, #1024
 306 0046 9842     		cmp	r0, r3
 307 0048 09D0     		beq	.L16
2822:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 308              		.loc 1 2822 0 is_stmt 1
 309 004a 03F58063 		add	r3, r3, #1024
 310 004e 9842     		cmp	r0, r3
 311 0050 05D0     		beq	.L16
2823:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2824:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2825:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
2826:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
2827:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2828:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2829:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2830:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2831:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 312              		.loc 1 2831 0
 313 0052 26F42063 		bic	r3, r6, #2560
 314              	.LVL42:
2832:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 315              		.loc 1 2832 0
 316 0056 1943     		orrs	r1, r1, r3
 317              	.LVL43:
 318 0058 41F48071 		orr	r1, r1, #256
 319              	.LVL44:
 320 005c 04E0     		b	.L18
 321              	.LVL45:
 322              	.L16:
2825:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 323              		.loc 1 2825 0
 324 005e 26F40071 		bic	r1, r6, #512
 325              	.LVL46:
2826:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 326              		.loc 1 2826 0
 327 0062 2943     		orrs	r1, r1, r5
 328              	.LVL47:
 329 0064 41F48071 		orr	r1, r1, #256
 330              	.LVL48:
 331              	.L18:
2833:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2834:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2835:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2836:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 332              		.loc 1 2836 0
 333 0068 8483     		strh	r4, [r0, #28]	@ movhi
2837:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 334              		.loc 1 2837 0
 335 006a 0184     		strh	r1, [r0, #32]	@ movhi
2838:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 336              		.loc 1 2838 0
 337 006c 70BC     		pop	{r4, r5, r6}
 338              		.cfi_restore 6
 339              		.cfi_restore 5
 340              		.cfi_restore 4
 341              		.cfi_def_cfa_offset 0
 342              	.LVL49:
 343 006e 7047     		bx	lr
 344              	.L21:
 345              		.align	2
 346              	.L20:
 347 0070 002C0140 		.word	1073818624
 348              		.cfi_endproc
 349              	.LFE152:
 351              		.section	.text.TI4_Config,"ax",%progbits
 352              		.align	1
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu softvfp
 358              	TI4_Config:
 359              	.LFB153:
2839:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2840:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** /**
2841:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @brief  Configure the TI4 as Input.
2842:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2843:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2844:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2845:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2846:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2847:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2848:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2849:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
2850:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
2851:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
2852:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2853:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2854:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   * @retval None
2855:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   */
2856:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2857:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2858:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** {
 360              		.loc 1 2858 0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 365              	.LVL50:
 366 0000 70B4     		push	{r4, r5, r6}
 367              		.cfi_def_cfa_offset 12
 368              		.cfi_offset 4, -12
 369              		.cfi_offset 5, -8
 370              		.cfi_offset 6, -4
 371              	.LVL51:
2859:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
2860:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
2861:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    /* Disable the Channel 4: Reset the CC4E Bit */
2862:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 372              		.loc 1 2862 0
 373 0002 048C     		ldrh	r4, [r0, #32]
 374 0004 A4B2     		uxth	r4, r4
 375 0006 24F48054 		bic	r4, r4, #4096
 376 000a A4B2     		uxth	r4, r4
 377 000c 0484     		strh	r4, [r0, #32]	@ movhi
2863:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 378              		.loc 1 2863 0
 379 000e 858B     		ldrh	r5, [r0, #28]
 380              	.LVL52:
2864:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 381              		.loc 1 2864 0
 382 0010 048C     		ldrh	r4, [r0, #32]
 383 0012 A4B2     		uxth	r4, r4
 384              	.LVL53:
2865:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 385              		.loc 1 2865 0
 386 0014 0E03     		lsls	r6, r1, #12
 387 0016 B6B2     		uxth	r6, r6
 388              	.LVL54:
2866:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2867:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_I
 389              		.loc 1 2867 0
 390 0018 25F44075 		bic	r5, r5, #768
 391              	.LVL55:
 392 001c 2D05     		lsls	r5, r5, #20
 393 001e 2D0D     		lsrs	r5, r5, #20
 394              	.LVL56:
2868:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 395              		.loc 1 2868 0
 396 0020 1202     		lsls	r2, r2, #8
 397              	.LVL57:
 398 0022 92B2     		uxth	r2, r2
 399 0024 2A43     		orrs	r2, r2, r5
 400              	.LVL58:
2869:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 401              		.loc 1 2869 0
 402 0026 1B03     		lsls	r3, r3, #12
 403              	.LVL59:
 404 0028 9BB2     		uxth	r3, r3
 405 002a 1343     		orrs	r3, r3, r2
 406              	.LVL60:
2870:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
2871:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 407              		.loc 1 2871 0
 408 002c 134A     		ldr	r2, .L27
 409 002e 9042     		cmp	r0, r2
 410 0030 1AD0     		beq	.L23
 411              		.loc 1 2871 0 is_stmt 0 discriminator 1
 412 0032 02F50062 		add	r2, r2, #2048
 413 0036 9042     		cmp	r0, r2
 414 0038 16D0     		beq	.L23
 415              		.loc 1 2871 0 discriminator 2
 416 003a B0F1804F 		cmp	r0, #1073741824
 417 003e 13D0     		beq	.L23
 418              		.loc 1 2871 0 discriminator 3
 419 0040 A2F59832 		sub	r2, r2, #77824
 420 0044 9042     		cmp	r0, r2
 421 0046 0FD0     		beq	.L23
 422              		.loc 1 2871 0 discriminator 4
 423 0048 02F58062 		add	r2, r2, #1024
 424 004c 9042     		cmp	r0, r2
 425 004e 0BD0     		beq	.L23
2872:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 426              		.loc 1 2872 0 is_stmt 1
 427 0050 02F58062 		add	r2, r2, #1024
 428 0054 9042     		cmp	r0, r2
 429 0056 07D0     		beq	.L23
2873:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2874:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2875:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
2876:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
2877:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2878:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   else
2879:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
2880:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2881:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 430              		.loc 1 2881 0
 431 0058 24F40074 		bic	r4, r4, #512
 432              	.LVL61:
 433 005c 6404     		lsls	r4, r4, #17
 434 005e 640C     		lsrs	r4, r4, #17
 435              	.LVL62:
2882:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 436              		.loc 1 2882 0
 437 0060 2143     		orrs	r1, r1, r4
 438              	.LVL63:
 439 0062 41F48051 		orr	r1, r1, #4096
 440              	.LVL64:
 441 0066 04E0     		b	.L25
 442              	.LVL65:
 443              	.L23:
2875:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 444              		.loc 1 2875 0
 445 0068 24F40051 		bic	r1, r4, #8192
 446              	.LVL66:
2876:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 447              		.loc 1 2876 0
 448 006c 3143     		orrs	r1, r1, r6
 449              	.LVL67:
 450 006e 41F48051 		orr	r1, r1, #4096
 451              	.LVL68:
 452              	.L25:
2883:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
2884:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2885:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 453              		.loc 1 2885 0
 454 0072 8383     		strh	r3, [r0, #28]	@ movhi
2886:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 455              		.loc 1 2886 0
 456 0074 0184     		strh	r1, [r0, #32]	@ movhi
2887:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 457              		.loc 1 2887 0
 458 0076 70BC     		pop	{r4, r5, r6}
 459              		.cfi_restore 6
 460              		.cfi_restore 5
 461              		.cfi_restore 4
 462              		.cfi_def_cfa_offset 0
 463              	.LVL69:
 464 0078 7047     		bx	lr
 465              	.L28:
 466 007a 00BF     		.align	2
 467              	.L27:
 468 007c 002C0140 		.word	1073818624
 469              		.cfi_endproc
 470              	.LFE153:
 472              		.section	.text.TIM_DeInit,"ax",%progbits
 473              		.align	1
 474              		.global	TIM_DeInit
 475              		.syntax unified
 476              		.thumb
 477              		.thumb_func
 478              		.fpu softvfp
 480              	TIM_DeInit:
 481              	.LFB63:
 123:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 482              		.loc 1 123 0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486              	.LVL70:
 487 0000 08B5     		push	{r3, lr}
 488              		.cfi_def_cfa_offset 8
 489              		.cfi_offset 3, -8
 490              		.cfi_offset 14, -4
 127:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 491              		.loc 1 127 0
 492 0002 724B     		ldr	r3, .L64
 493 0004 9842     		cmp	r0, r3
 494 0006 40D0     		beq	.L48
 132:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 495              		.loc 1 132 0
 496 0008 B0F1804F 		cmp	r0, #1073741824
 497 000c 48D0     		beq	.L49
 137:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 498              		.loc 1 137 0
 499 000e 704B     		ldr	r3, .L64+4
 500 0010 9842     		cmp	r0, r3
 501 0012 4ED0     		beq	.L50
 142:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 502              		.loc 1 142 0
 503 0014 6F4B     		ldr	r3, .L64+8
 504 0016 9842     		cmp	r0, r3
 505 0018 54D0     		beq	.L51
 147:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 506              		.loc 1 147 0
 507 001a 6F4B     		ldr	r3, .L64+12
 508 001c 9842     		cmp	r0, r3
 509 001e 5AD0     		beq	.L52
 152:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 510              		.loc 1 152 0
 511 0020 6E4B     		ldr	r3, .L64+16
 512 0022 9842     		cmp	r0, r3
 513 0024 60D0     		beq	.L53
 157:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 514              		.loc 1 157 0
 515 0026 6E4B     		ldr	r3, .L64+20
 516 0028 9842     		cmp	r0, r3
 517 002a 66D0     		beq	.L54
 162:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 518              		.loc 1 162 0
 519 002c 6D4B     		ldr	r3, .L64+24
 520 002e 9842     		cmp	r0, r3
 521 0030 6CD0     		beq	.L55
 167:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {      
 522              		.loc 1 167 0
 523 0032 6D4B     		ldr	r3, .L64+28
 524 0034 9842     		cmp	r0, r3
 525 0036 74D0     		beq	.L56
 172:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {      
 526              		.loc 1 172 0
 527 0038 6C4B     		ldr	r3, .L64+32
 528 003a 9842     		cmp	r0, r3
 529 003c 7CD0     		beq	.L57
 177:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {     
 530              		.loc 1 177 0
 531 003e 6C4B     		ldr	r3, .L64+36
 532 0040 9842     		cmp	r0, r3
 533 0042 00F08480 		beq	.L58
 182:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {      
 534              		.loc 1 182 0
 535 0046 6B4B     		ldr	r3, .L64+40
 536 0048 9842     		cmp	r0, r3
 537 004a 00F08B80 		beq	.L59
 187:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {       
 538              		.loc 1 187 0
 539 004e 6A4B     		ldr	r3, .L64+44
 540 0050 9842     		cmp	r0, r3
 541 0052 00F09080 		beq	.L60
 192:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {       
 542              		.loc 1 192 0
 543 0056 694B     		ldr	r3, .L64+48
 544 0058 9842     		cmp	r0, r3
 545 005a 00F09580 		beq	.L61
 197:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 546              		.loc 1 197 0
 547 005e 684B     		ldr	r3, .L64+52
 548 0060 9842     		cmp	r0, r3
 549 0062 00F09C80 		beq	.L62
 202:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 550              		.loc 1 202 0
 551 0066 674B     		ldr	r3, .L64+56
 552 0068 9842     		cmp	r0, r3
 553 006a 00F0A380 		beq	.L63
 209:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     {
 554              		.loc 1 209 0
 555 006e 664B     		ldr	r3, .L64+60
 556 0070 9842     		cmp	r0, r3
 557 0072 14D1     		bne	.L29
 211:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 558              		.loc 1 211 0
 559 0074 0121     		movs	r1, #1
 560 0076 4FF48020 		mov	r0, #262144
 561              	.LVL71:
 562 007a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 563              	.LVL72:
 212:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     }  
 564              		.loc 1 212 0
 565 007e 0021     		movs	r1, #0
 566 0080 4FF48020 		mov	r0, #262144
 567 0084 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 568              	.LVL73:
 215:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 569              		.loc 1 215 0
 570 0088 09E0     		b	.L29
 571              	.LVL74:
 572              	.L48:
 129:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 573              		.loc 1 129 0
 574 008a 0121     		movs	r1, #1
 575 008c 4FF40060 		mov	r0, #2048
 576              	.LVL75:
 577 0090 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 578              	.LVL76:
 130:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }     
 579              		.loc 1 130 0
 580 0094 0021     		movs	r1, #0
 581 0096 4FF40060 		mov	r0, #2048
 582 009a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 583              	.LVL77:
 584              	.L29:
 215:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 585              		.loc 1 215 0
 586 009e 08BD     		pop	{r3, pc}
 587              	.LVL78:
 588              	.L49:
 134:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 589              		.loc 1 134 0
 590 00a0 0121     		movs	r1, #1
 591 00a2 0846     		mov	r0, r1
 592              	.LVL79:
 593 00a4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 594              	.LVL80:
 135:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 595              		.loc 1 135 0
 596 00a8 0021     		movs	r1, #0
 597 00aa 0120     		movs	r0, #1
 598 00ac FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 599              	.LVL81:
 600 00b0 F5E7     		b	.L29
 601              	.LVL82:
 602              	.L50:
 139:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 603              		.loc 1 139 0
 604 00b2 0121     		movs	r1, #1
 605 00b4 0220     		movs	r0, #2
 606              	.LVL83:
 607 00b6 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 608              	.LVL84:
 140:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 609              		.loc 1 140 0
 610 00ba 0021     		movs	r1, #0
 611 00bc 0220     		movs	r0, #2
 612 00be FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 613              	.LVL85:
 614 00c2 ECE7     		b	.L29
 615              	.LVL86:
 616              	.L51:
 144:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 617              		.loc 1 144 0
 618 00c4 0121     		movs	r1, #1
 619 00c6 0420     		movs	r0, #4
 620              	.LVL87:
 621 00c8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 622              	.LVL88:
 145:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 623              		.loc 1 145 0
 624 00cc 0021     		movs	r1, #0
 625 00ce 0420     		movs	r0, #4
 626 00d0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 627              	.LVL89:
 628 00d4 E3E7     		b	.L29
 629              	.LVL90:
 630              	.L52:
 149:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 631              		.loc 1 149 0
 632 00d6 0121     		movs	r1, #1
 633 00d8 0820     		movs	r0, #8
 634              	.LVL91:
 635 00da FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 636              	.LVL92:
 150:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 637              		.loc 1 150 0
 638 00de 0021     		movs	r1, #0
 639 00e0 0820     		movs	r0, #8
 640 00e2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 641              	.LVL93:
 642 00e6 DAE7     		b	.L29
 643              	.LVL94:
 644              	.L53:
 154:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 645              		.loc 1 154 0
 646 00e8 0121     		movs	r1, #1
 647 00ea 1020     		movs	r0, #16
 648              	.LVL95:
 649 00ec FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 650              	.LVL96:
 155:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 651              		.loc 1 155 0
 652 00f0 0021     		movs	r1, #0
 653 00f2 1020     		movs	r0, #16
 654 00f4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 655              	.LVL97:
 656 00f8 D1E7     		b	.L29
 657              	.LVL98:
 658              	.L54:
 159:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 659              		.loc 1 159 0
 660 00fa 0121     		movs	r1, #1
 661 00fc 2020     		movs	r0, #32
 662              	.LVL99:
 663 00fe FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 664              	.LVL100:
 160:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 665              		.loc 1 160 0
 666 0102 0021     		movs	r1, #0
 667 0104 2020     		movs	r0, #32
 668 0106 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 669              	.LVL101:
 670 010a C8E7     		b	.L29
 671              	.LVL102:
 672              	.L55:
 164:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 673              		.loc 1 164 0
 674 010c 0121     		movs	r1, #1
 675 010e 4FF40050 		mov	r0, #8192
 676              	.LVL103:
 677 0112 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 678              	.LVL104:
 165:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 679              		.loc 1 165 0
 680 0116 0021     		movs	r1, #0
 681 0118 4FF40050 		mov	r0, #8192
 682 011c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 683              	.LVL105:
 684 0120 BDE7     		b	.L29
 685              	.LVL106:
 686              	.L56:
 169:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 687              		.loc 1 169 0
 688 0122 0121     		movs	r1, #1
 689 0124 4FF40020 		mov	r0, #524288
 690              	.LVL107:
 691 0128 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 692              	.LVL108:
 170:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    }  
 693              		.loc 1 170 0
 694 012c 0021     		movs	r1, #0
 695 012e 4FF40020 		mov	r0, #524288
 696 0132 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 697              	.LVL109:
 698 0136 B2E7     		b	.L29
 699              	.LVL110:
 700              	.L57:
 174:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 701              		.loc 1 174 0
 702 0138 0121     		movs	r1, #1
 703 013a 4FF48010 		mov	r0, #1048576
 704              	.LVL111:
 705 013e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 706              	.LVL112:
 175:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 707              		.loc 1 175 0
 708 0142 0021     		movs	r1, #0
 709 0144 4FF48010 		mov	r0, #1048576
 710 0148 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 711              	.LVL113:
 712 014c A7E7     		b	.L29
 713              	.LVL114:
 714              	.L58:
 179:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 715              		.loc 1 179 0
 716 014e 0121     		movs	r1, #1
 717 0150 4FF40010 		mov	r0, #2097152
 718              	.LVL115:
 719 0154 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 720              	.LVL116:
 180:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 721              		.loc 1 180 0
 722 0158 0021     		movs	r1, #0
 723 015a 4FF40010 		mov	r0, #2097152
 724 015e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 725              	.LVL117:
 726 0162 9CE7     		b	.L29
 727              	.LVL118:
 728              	.L59:
 184:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 729              		.loc 1 184 0
 730 0164 0121     		movs	r1, #1
 731 0166 4020     		movs	r0, #64
 732              	.LVL119:
 733 0168 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 734              	.LVL120:
 185:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 735              		.loc 1 185 0
 736 016c 0021     		movs	r1, #0
 737 016e 4020     		movs	r0, #64
 738 0170 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 739              	.LVL121:
 740 0174 93E7     		b	.L29
 741              	.LVL122:
 742              	.L60:
 189:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 743              		.loc 1 189 0
 744 0176 0121     		movs	r1, #1
 745 0178 8020     		movs	r0, #128
 746              	.LVL123:
 747 017a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 748              	.LVL124:
 190:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 749              		.loc 1 190 0
 750 017e 0021     		movs	r1, #0
 751 0180 8020     		movs	r0, #128
 752 0182 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 753              	.LVL125:
 754 0186 8AE7     		b	.L29
 755              	.LVL126:
 756              	.L61:
 194:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 757              		.loc 1 194 0
 758 0188 0121     		movs	r1, #1
 759 018a 4FF48070 		mov	r0, #256
 760              	.LVL127:
 761 018e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 762              	.LVL128:
 195:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }        
 763              		.loc 1 195 0
 764 0192 0021     		movs	r1, #0
 765 0194 4FF48070 		mov	r0, #256
 766 0198 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 767              	.LVL129:
 768 019c 7FE7     		b	.L29
 769              	.LVL130:
 770              	.L62:
 199:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 771              		.loc 1 199 0
 772 019e 0121     		movs	r1, #1
 773 01a0 4FF48030 		mov	r0, #65536
 774              	.LVL131:
 775 01a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 776              	.LVL132:
 200:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 777              		.loc 1 200 0
 778 01a8 0021     		movs	r1, #0
 779 01aa 4FF48030 		mov	r0, #65536
 780 01ae FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 781              	.LVL133:
 782 01b2 74E7     		b	.L29
 783              	.LVL134:
 784              	.L63:
 204:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 785              		.loc 1 204 0
 786 01b4 0121     		movs	r1, #1
 787 01b6 4FF40030 		mov	r0, #131072
 788              	.LVL135:
 789 01ba FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 790              	.LVL136:
 205:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   } 
 791              		.loc 1 205 0
 792 01be 0021     		movs	r1, #0
 793 01c0 4FF40030 		mov	r0, #131072
 794 01c4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 795              	.LVL137:
 796 01c8 69E7     		b	.L29
 797              	.L65:
 798 01ca 00BF     		.align	2
 799              	.L64:
 800 01cc 002C0140 		.word	1073818624
 801 01d0 00040040 		.word	1073742848
 802 01d4 00080040 		.word	1073743872
 803 01d8 000C0040 		.word	1073744896
 804 01dc 00100040 		.word	1073745920
 805 01e0 00140040 		.word	1073746944
 806 01e4 00340140 		.word	1073820672
 807 01e8 004C0140 		.word	1073826816
 808 01ec 00500140 		.word	1073827840
 809 01f0 00540140 		.word	1073828864
 810 01f4 00180040 		.word	1073747968
 811 01f8 001C0040 		.word	1073748992
 812 01fc 00200040 		.word	1073750016
 813 0200 00400140 		.word	1073823744
 814 0204 00440140 		.word	1073824768
 815 0208 00480140 		.word	1073825792
 816              		.cfi_endproc
 817              	.LFE63:
 819              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 820              		.align	1
 821              		.global	TIM_TimeBaseInit
 822              		.syntax unified
 823              		.thumb
 824              		.thumb_func
 825              		.fpu softvfp
 827              	TIM_TimeBaseInit:
 828              	.LFB64:
 227:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 829              		.loc 1 227 0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 834              	.LVL138:
 235:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 835              		.loc 1 235 0
 836 0000 0388     		ldrh	r3, [r0]
 837 0002 9BB2     		uxth	r3, r3
 838              	.LVL139:
 237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 839              		.loc 1 237 0
 840 0004 214A     		ldr	r2, .L72
 841 0006 9042     		cmp	r0, r2
 842 0008 12D0     		beq	.L67
 237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 843              		.loc 1 237 0 is_stmt 0 discriminator 1
 844 000a 02F50062 		add	r2, r2, #2048
 845 000e 9042     		cmp	r0, r2
 846 0010 0ED0     		beq	.L67
 237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 847              		.loc 1 237 0 discriminator 2
 848 0012 B0F1804F 		cmp	r0, #1073741824
 849 0016 0BD0     		beq	.L67
 237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 850              		.loc 1 237 0 discriminator 3
 851 0018 A2F59832 		sub	r2, r2, #77824
 852 001c 9042     		cmp	r0, r2
 853 001e 07D0     		beq	.L67
 237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 854              		.loc 1 237 0 discriminator 4
 855 0020 02F58062 		add	r2, r2, #1024
 856 0024 9042     		cmp	r0, r2
 857 0026 03D0     		beq	.L67
 238:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 858              		.loc 1 238 0 is_stmt 1
 859 0028 02F58062 		add	r2, r2, #1024
 860 002c 9042     		cmp	r0, r2
 861 002e 03D1     		bne	.L68
 862              	.L67:
 241:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 863              		.loc 1 241 0
 864 0030 23F07003 		bic	r3, r3, #112
 865              	.LVL140:
 242:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 866              		.loc 1 242 0
 867 0034 4A88     		ldrh	r2, [r1, #2]
 868 0036 1343     		orrs	r3, r3, r2
 869              	.LVL141:
 870              	.L68:
 245:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 871              		.loc 1 245 0
 872 0038 154A     		ldr	r2, .L72+4
 873 003a 9042     		cmp	r0, r2
 874 003c 08D0     		beq	.L69
 245:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 875              		.loc 1 245 0 is_stmt 0 discriminator 1
 876 003e 02F58062 		add	r2, r2, #1024
 877 0042 9042     		cmp	r0, r2
 878 0044 04D0     		beq	.L69
 248:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 879              		.loc 1 248 0 is_stmt 1
 880 0046 23F44073 		bic	r3, r3, #768
 881              	.LVL142:
 882 004a 9BB2     		uxth	r3, r3
 883              	.LVL143:
 249:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 884              		.loc 1 249 0
 885 004c CA88     		ldrh	r2, [r1, #6]
 886 004e 1343     		orrs	r3, r3, r2
 887              	.LVL144:
 888              	.L69:
 252:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 889              		.loc 1 252 0
 890 0050 0380     		strh	r3, [r0]	@ movhi
 255:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  
 891              		.loc 1 255 0
 892 0052 8B88     		ldrh	r3, [r1, #4]
 893              	.LVL145:
 894 0054 8385     		strh	r3, [r0, #44]	@ movhi
 895              	.LVL146:
 258:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 896              		.loc 1 258 0
 897 0056 0B88     		ldrh	r3, [r1]
 898 0058 0385     		strh	r3, [r0, #40]	@ movhi
 260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 899              		.loc 1 260 0
 900 005a 0C4B     		ldr	r3, .L72
 901 005c 9842     		cmp	r0, r3
 902 005e 0FD0     		beq	.L70
 260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 903              		.loc 1 260 0 is_stmt 0 discriminator 1
 904 0060 03F50063 		add	r3, r3, #2048
 905 0064 9842     		cmp	r0, r3
 906 0066 0BD0     		beq	.L70
 260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 907              		.loc 1 260 0 discriminator 2
 908 0068 03F54063 		add	r3, r3, #3072
 909 006c 9842     		cmp	r0, r3
 910 006e 07D0     		beq	.L70
 260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 911              		.loc 1 260 0 discriminator 3
 912 0070 03F58063 		add	r3, r3, #1024
 913 0074 9842     		cmp	r0, r3
 914 0076 03D0     		beq	.L70
 260:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 915              		.loc 1 260 0 discriminator 4
 916 0078 03F58063 		add	r3, r3, #1024
 917 007c 9842     		cmp	r0, r3
 918 007e 01D1     		bne	.L71
 919              	.L70:
 263:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 920              		.loc 1 263 0 is_stmt 1
 921 0080 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 922 0082 0386     		strh	r3, [r0, #48]	@ movhi
 923              	.L71:
 268:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 924              		.loc 1 268 0
 925 0084 0123     		movs	r3, #1
 926 0086 8382     		strh	r3, [r0, #20]	@ movhi
 269:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 927              		.loc 1 269 0
 928 0088 7047     		bx	lr
 929              	.L73:
 930 008a 00BF     		.align	2
 931              	.L72:
 932 008c 002C0140 		.word	1073818624
 933 0090 00100040 		.word	1073745920
 934              		.cfi_endproc
 935              	.LFE64:
 937              		.section	.text.TIM_OC1Init,"ax",%progbits
 938              		.align	1
 939              		.global	TIM_OC1Init
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 943              		.fpu softvfp
 945              	TIM_OC1Init:
 946              	.LFB65:
 280:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 947              		.loc 1 280 0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951              		@ link register save eliminated.
 952              	.LVL147:
 953 0000 30B4     		push	{r4, r5}
 954              		.cfi_def_cfa_offset 8
 955              		.cfi_offset 4, -8
 956              		.cfi_offset 5, -4
 957              	.LVL148:
 289:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 958              		.loc 1 289 0
 959 0002 038C     		ldrh	r3, [r0, #32]
 960 0004 9BB2     		uxth	r3, r3
 961 0006 23F00103 		bic	r3, r3, #1
 962 000a 9BB2     		uxth	r3, r3
 963 000c 0384     		strh	r3, [r0, #32]	@ movhi
 291:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 964              		.loc 1 291 0
 965 000e 038C     		ldrh	r3, [r0, #32]
 966 0010 9BB2     		uxth	r3, r3
 967              	.LVL149:
 293:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 968              		.loc 1 293 0
 969 0012 8488     		ldrh	r4, [r0, #4]
 970 0014 A4B2     		uxth	r4, r4
 971              	.LVL150:
 296:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 972              		.loc 1 296 0
 973 0016 028B     		ldrh	r2, [r0, #24]
 974 0018 92B2     		uxth	r2, r2
 975              	.LVL151:
 300:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 976              		.loc 1 300 0
 977 001a 22F07302 		bic	r2, r2, #115
 978              	.LVL152:
 303:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 979              		.loc 1 303 0
 980 001e 0D88     		ldrh	r5, [r1]
 981 0020 2A43     		orrs	r2, r2, r5
 982              	.LVL153:
 306:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 983              		.loc 1 306 0
 984 0022 23F00203 		bic	r3, r3, #2
 985              	.LVL154:
 308:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 986              		.loc 1 308 0
 987 0026 0D89     		ldrh	r5, [r1, #8]
 988 0028 2B43     		orrs	r3, r3, r5
 989              	.LVL155:
 311:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 990              		.loc 1 311 0
 991 002a 4D88     		ldrh	r5, [r1, #2]
 992 002c 2B43     		orrs	r3, r3, r5
 993              	.LVL156:
 313:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 994              		.loc 1 313 0
 995 002e 144D     		ldr	r5, .L78
 996 0030 A842     		cmp	r0, r5
 997 0032 0FD0     		beq	.L75
 313:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 998              		.loc 1 313 0 is_stmt 0 discriminator 1
 999 0034 05F50065 		add	r5, r5, #2048
 1000 0038 A842     		cmp	r0, r5
 1001 003a 0BD0     		beq	.L75
 313:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 1002              		.loc 1 313 0 discriminator 2
 1003 003c 05F54065 		add	r5, r5, #3072
 1004 0040 A842     		cmp	r0, r5
 1005 0042 07D0     		beq	.L75
 313:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 1006              		.loc 1 313 0 discriminator 3
 1007 0044 05F58065 		add	r5, r5, #1024
 1008 0048 A842     		cmp	r0, r5
 1009 004a 03D0     		beq	.L75
 314:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1010              		.loc 1 314 0 is_stmt 1
 1011 004c 05F58065 		add	r5, r5, #1024
 1012 0050 A842     		cmp	r0, r5
 1013 0052 0DD1     		bne	.L76
 1014              	.L75:
 322:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1015              		.loc 1 322 0
 1016 0054 23F00803 		bic	r3, r3, #8
 1017              	.LVL157:
 324:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1018              		.loc 1 324 0
 1019 0058 4D89     		ldrh	r5, [r1, #10]
 1020 005a 2B43     		orrs	r3, r3, r5
 1021              	.LVL158:
 327:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N State */
 1022              		.loc 1 327 0
 1023 005c 23F00403 		bic	r3, r3, #4
 1024              	.LVL159:
 329:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1025              		.loc 1 329 0
 1026 0060 8D88     		ldrh	r5, [r1, #4]
 1027 0062 2B43     		orrs	r3, r3, r5
 1028              	.LVL160:
 333:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1029              		.loc 1 333 0
 1030 0064 24F44074 		bic	r4, r4, #768
 1031              	.LVL161:
 336:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1032              		.loc 1 336 0
 1033 0068 8D89     		ldrh	r5, [r1, #12]
 1034 006a 2C43     		orrs	r4, r4, r5
 1035              	.LVL162:
 338:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1036              		.loc 1 338 0
 1037 006c CD89     		ldrh	r5, [r1, #14]
 1038 006e 2C43     		orrs	r4, r4, r5
 1039              	.LVL163:
 1040              	.L76:
 341:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1041              		.loc 1 341 0
 1042 0070 8480     		strh	r4, [r0, #4]	@ movhi
 344:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1043              		.loc 1 344 0
 1044 0072 0283     		strh	r2, [r0, #24]	@ movhi
 347:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****  
 1045              		.loc 1 347 0
 1046 0074 CA88     		ldrh	r2, [r1, #6]
 1047              	.LVL164:
 1048 0076 8286     		strh	r2, [r0, #52]	@ movhi
 1049              	.LVL165:
 350:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1050              		.loc 1 350 0
 1051 0078 0384     		strh	r3, [r0, #32]	@ movhi
 351:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1052              		.loc 1 351 0
 1053 007a 30BC     		pop	{r4, r5}
 1054              		.cfi_restore 5
 1055              		.cfi_restore 4
 1056              		.cfi_def_cfa_offset 0
 1057              	.LVL166:
 1058 007c 7047     		bx	lr
 1059              	.L79:
 1060 007e 00BF     		.align	2
 1061              	.L78:
 1062 0080 002C0140 		.word	1073818624
 1063              		.cfi_endproc
 1064              	.LFE65:
 1066              		.section	.text.TIM_OC2Init,"ax",%progbits
 1067              		.align	1
 1068              		.global	TIM_OC2Init
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1072              		.fpu softvfp
 1074              	TIM_OC2Init:
 1075              	.LFB66:
 363:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1076              		.loc 1 363 0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 1081              	.LVL167:
 1082 0000 30B4     		push	{r4, r5}
 1083              		.cfi_def_cfa_offset 8
 1084              		.cfi_offset 4, -8
 1085              		.cfi_offset 5, -4
 1086              	.LVL168:
 372:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1087              		.loc 1 372 0
 1088 0002 038C     		ldrh	r3, [r0, #32]
 1089 0004 9BB2     		uxth	r3, r3
 1090 0006 23F01003 		bic	r3, r3, #16
 1091 000a 9BB2     		uxth	r3, r3
 1092 000c 0384     		strh	r3, [r0, #32]	@ movhi
 375:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1093              		.loc 1 375 0
 1094 000e 038C     		ldrh	r3, [r0, #32]
 1095 0010 9BB2     		uxth	r3, r3
 1096              	.LVL169:
 377:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1097              		.loc 1 377 0
 1098 0012 8588     		ldrh	r5, [r0, #4]
 1099 0014 ADB2     		uxth	r5, r5
 1100              	.LVL170:
 380:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1101              		.loc 1 380 0
 1102 0016 048B     		ldrh	r4, [r0, #24]
 1103 0018 A4B2     		uxth	r4, r4
 1104              	.LVL171:
 384:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1105              		.loc 1 384 0
 1106 001a 24F4E644 		bic	r4, r4, #29440
 1107              	.LVL172:
 387:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1108              		.loc 1 387 0
 1109 001e 0A88     		ldrh	r2, [r1]
 1110 0020 1202     		lsls	r2, r2, #8
 1111 0022 92B2     		uxth	r2, r2
 1112 0024 1443     		orrs	r4, r4, r2
 1113              	.LVL173:
 390:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1114              		.loc 1 390 0
 1115 0026 23F02003 		bic	r3, r3, #32
 1116              	.LVL174:
 392:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1117              		.loc 1 392 0
 1118 002a 0A89     		ldrh	r2, [r1, #8]
 1119 002c 1201     		lsls	r2, r2, #4
 1120 002e 92B2     		uxth	r2, r2
 1121 0030 1A43     		orrs	r2, r2, r3
 1122              	.LVL175:
 395:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1123              		.loc 1 395 0
 1124 0032 4B88     		ldrh	r3, [r1, #2]
 1125 0034 1B01     		lsls	r3, r3, #4
 1126 0036 9BB2     		uxth	r3, r3
 1127 0038 1343     		orrs	r3, r3, r2
 1128              	.LVL176:
 397:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1129              		.loc 1 397 0
 1130 003a 124A     		ldr	r2, .L84
 1131 003c 9042     		cmp	r0, r2
 1132 003e 03D0     		beq	.L81
 397:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1133              		.loc 1 397 0 is_stmt 0 discriminator 1
 1134 0040 02F50062 		add	r2, r2, #2048
 1135 0044 9042     		cmp	r0, r2
 1136 0046 15D1     		bne	.L82
 1137              	.L81:
 405:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1138              		.loc 1 405 0 is_stmt 1
 1139 0048 23F08003 		bic	r3, r3, #128
 1140              	.LVL177:
 407:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1141              		.loc 1 407 0
 1142 004c 4A89     		ldrh	r2, [r1, #10]
 1143 004e 1201     		lsls	r2, r2, #4
 1144 0050 92B2     		uxth	r2, r2
 1145 0052 1343     		orrs	r3, r3, r2
 1146              	.LVL178:
 410:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N State */
 1147              		.loc 1 410 0
 1148 0054 23F04003 		bic	r3, r3, #64
 1149              	.LVL179:
 412:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1150              		.loc 1 412 0
 1151 0058 8A88     		ldrh	r2, [r1, #4]
 1152 005a 1201     		lsls	r2, r2, #4
 1153 005c 92B2     		uxth	r2, r2
 1154 005e 1343     		orrs	r3, r3, r2
 1155              	.LVL180:
 416:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1156              		.loc 1 416 0
 1157 0060 25F44065 		bic	r5, r5, #3072
 1158              	.LVL181:
 419:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1159              		.loc 1 419 0
 1160 0064 8A89     		ldrh	r2, [r1, #12]
 1161 0066 9200     		lsls	r2, r2, #2
 1162 0068 92B2     		uxth	r2, r2
 1163 006a 1543     		orrs	r5, r5, r2
 1164              	.LVL182:
 421:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1165              		.loc 1 421 0
 1166 006c CA89     		ldrh	r2, [r1, #14]
 1167 006e 9200     		lsls	r2, r2, #2
 1168 0070 92B2     		uxth	r2, r2
 1169 0072 1543     		orrs	r5, r5, r2
 1170              	.LVL183:
 1171              	.L82:
 424:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1172              		.loc 1 424 0
 1173 0074 8580     		strh	r5, [r0, #4]	@ movhi
 427:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1174              		.loc 1 427 0
 1175 0076 0483     		strh	r4, [r0, #24]	@ movhi
 430:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1176              		.loc 1 430 0
 1177 0078 CA88     		ldrh	r2, [r1, #6]
 1178 007a 0287     		strh	r2, [r0, #56]	@ movhi
 433:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1179              		.loc 1 433 0
 1180 007c 0384     		strh	r3, [r0, #32]	@ movhi
 434:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1181              		.loc 1 434 0
 1182 007e 30BC     		pop	{r4, r5}
 1183              		.cfi_restore 5
 1184              		.cfi_restore 4
 1185              		.cfi_def_cfa_offset 0
 1186              	.LVL184:
 1187 0080 7047     		bx	lr
 1188              	.L85:
 1189 0082 00BF     		.align	2
 1190              	.L84:
 1191 0084 002C0140 		.word	1073818624
 1192              		.cfi_endproc
 1193              	.LFE66:
 1195              		.section	.text.TIM_OC3Init,"ax",%progbits
 1196              		.align	1
 1197              		.global	TIM_OC3Init
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
 1201              		.fpu softvfp
 1203              	TIM_OC3Init:
 1204              	.LFB67:
 445:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1205              		.loc 1 445 0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 1210              	.LVL185:
 1211 0000 30B4     		push	{r4, r5}
 1212              		.cfi_def_cfa_offset 8
 1213              		.cfi_offset 4, -8
 1214              		.cfi_offset 5, -4
 1215              	.LVL186:
 454:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1216              		.loc 1 454 0
 1217 0002 038C     		ldrh	r3, [r0, #32]
 1218 0004 9BB2     		uxth	r3, r3
 1219 0006 23F48073 		bic	r3, r3, #256
 1220 000a 9BB2     		uxth	r3, r3
 1221 000c 0384     		strh	r3, [r0, #32]	@ movhi
 457:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1222              		.loc 1 457 0
 1223 000e 038C     		ldrh	r3, [r0, #32]
 1224 0010 9BB2     		uxth	r3, r3
 1225              	.LVL187:
 459:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1226              		.loc 1 459 0
 1227 0012 8588     		ldrh	r5, [r0, #4]
 1228 0014 ADB2     		uxth	r5, r5
 1229              	.LVL188:
 462:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1230              		.loc 1 462 0
 1231 0016 848B     		ldrh	r4, [r0, #28]
 1232 0018 A4B2     		uxth	r4, r4
 1233              	.LVL189:
 466:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 1234              		.loc 1 466 0
 1235 001a 24F07304 		bic	r4, r4, #115
 1236              	.LVL190:
 468:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1237              		.loc 1 468 0
 1238 001e 0A88     		ldrh	r2, [r1]
 1239 0020 1443     		orrs	r4, r4, r2
 1240              	.LVL191:
 471:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1241              		.loc 1 471 0
 1242 0022 23F40073 		bic	r3, r3, #512
 1243              	.LVL192:
 473:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1244              		.loc 1 473 0
 1245 0026 0A89     		ldrh	r2, [r1, #8]
 1246 0028 1202     		lsls	r2, r2, #8
 1247 002a 92B2     		uxth	r2, r2
 1248 002c 1A43     		orrs	r2, r2, r3
 1249              	.LVL193:
 476:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1250              		.loc 1 476 0
 1251 002e 4B88     		ldrh	r3, [r1, #2]
 1252 0030 1B02     		lsls	r3, r3, #8
 1253 0032 9BB2     		uxth	r3, r3
 1254 0034 1343     		orrs	r3, r3, r2
 1255              	.LVL194:
 478:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1256              		.loc 1 478 0
 1257 0036 124A     		ldr	r2, .L90
 1258 0038 9042     		cmp	r0, r2
 1259 003a 03D0     		beq	.L87
 478:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1260              		.loc 1 478 0 is_stmt 0 discriminator 1
 1261 003c 02F50062 		add	r2, r2, #2048
 1262 0040 9042     		cmp	r0, r2
 1263 0042 15D1     		bne	.L88
 1264              	.L87:
 486:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1265              		.loc 1 486 0 is_stmt 1
 1266 0044 23F40063 		bic	r3, r3, #2048
 1267              	.LVL195:
 488:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output N State */
 1268              		.loc 1 488 0
 1269 0048 4A89     		ldrh	r2, [r1, #10]
 1270 004a 1202     		lsls	r2, r2, #8
 1271 004c 92B2     		uxth	r2, r2
 1272 004e 1343     		orrs	r3, r3, r2
 1273              	.LVL196:
 490:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1274              		.loc 1 490 0
 1275 0050 23F48063 		bic	r3, r3, #1024
 1276              	.LVL197:
 493:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1277              		.loc 1 493 0
 1278 0054 8A88     		ldrh	r2, [r1, #4]
 1279 0056 1202     		lsls	r2, r2, #8
 1280 0058 92B2     		uxth	r2, r2
 1281 005a 1343     		orrs	r3, r3, r2
 1282              	.LVL198:
 496:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output Idle state */
 1283              		.loc 1 496 0
 1284 005c 25F44055 		bic	r5, r5, #12288
 1285              	.LVL199:
 498:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1286              		.loc 1 498 0
 1287 0060 8A89     		ldrh	r2, [r1, #12]
 1288 0062 1201     		lsls	r2, r2, #4
 1289 0064 92B2     		uxth	r2, r2
 1290 0066 1543     		orrs	r5, r5, r2
 1291              	.LVL200:
 500:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1292              		.loc 1 500 0
 1293 0068 CA89     		ldrh	r2, [r1, #14]
 1294 006a 1201     		lsls	r2, r2, #4
 1295 006c 92B2     		uxth	r2, r2
 1296 006e 1543     		orrs	r5, r5, r2
 1297              	.LVL201:
 1298              	.L88:
 503:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1299              		.loc 1 503 0
 1300 0070 8580     		strh	r5, [r0, #4]	@ movhi
 506:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1301              		.loc 1 506 0
 1302 0072 8483     		strh	r4, [r0, #28]	@ movhi
 509:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1303              		.loc 1 509 0
 1304 0074 CA88     		ldrh	r2, [r1, #6]
 1305 0076 8287     		strh	r2, [r0, #60]	@ movhi
 512:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1306              		.loc 1 512 0
 1307 0078 0384     		strh	r3, [r0, #32]	@ movhi
 513:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1308              		.loc 1 513 0
 1309 007a 30BC     		pop	{r4, r5}
 1310              		.cfi_restore 5
 1311              		.cfi_restore 4
 1312              		.cfi_def_cfa_offset 0
 1313              	.LVL202:
 1314 007c 7047     		bx	lr
 1315              	.L91:
 1316 007e 00BF     		.align	2
 1317              	.L90:
 1318 0080 002C0140 		.word	1073818624
 1319              		.cfi_endproc
 1320              	.LFE67:
 1322              		.section	.text.TIM_OC4Init,"ax",%progbits
 1323              		.align	1
 1324              		.global	TIM_OC4Init
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1328              		.fpu softvfp
 1330              	TIM_OC4Init:
 1331              	.LFB68:
 524:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1332              		.loc 1 524 0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336              		@ link register save eliminated.
 1337              	.LVL203:
 1338 0000 30B4     		push	{r4, r5}
 1339              		.cfi_def_cfa_offset 8
 1340              		.cfi_offset 4, -8
 1341              		.cfi_offset 5, -4
 1342              	.LVL204:
 533:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1343              		.loc 1 533 0
 1344 0002 038C     		ldrh	r3, [r0, #32]
 1345 0004 9BB2     		uxth	r3, r3
 1346 0006 23F48053 		bic	r3, r3, #4096
 1347 000a 9BB2     		uxth	r3, r3
 1348 000c 0384     		strh	r3, [r0, #32]	@ movhi
 536:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1349              		.loc 1 536 0
 1350 000e 038C     		ldrh	r3, [r0, #32]
 1351 0010 9BB2     		uxth	r3, r3
 1352              	.LVL205:
 538:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1353              		.loc 1 538 0
 1354 0012 8588     		ldrh	r5, [r0, #4]
 1355 0014 ADB2     		uxth	r5, r5
 1356              	.LVL206:
 541:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1357              		.loc 1 541 0
 1358 0016 828B     		ldrh	r2, [r0, #28]
 1359 0018 92B2     		uxth	r2, r2
 1360              	.LVL207:
 545:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1361              		.loc 1 545 0
 1362 001a 22F4E644 		bic	r4, r2, #29440
 1363              	.LVL208:
 548:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1364              		.loc 1 548 0
 1365 001e 0A88     		ldrh	r2, [r1]
 1366 0020 1202     		lsls	r2, r2, #8
 1367 0022 92B2     		uxth	r2, r2
 1368 0024 2243     		orrs	r2, r2, r4
 1369              	.LVL209:
 551:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1370              		.loc 1 551 0
 1371 0026 23F40053 		bic	r3, r3, #8192
 1372              	.LVL210:
 553:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1373              		.loc 1 553 0
 1374 002a 0C89     		ldrh	r4, [r1, #8]
 1375 002c 2403     		lsls	r4, r4, #12
 1376 002e A4B2     		uxth	r4, r4
 1377 0030 1C43     		orrs	r4, r4, r3
 1378              	.LVL211:
 556:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 1379              		.loc 1 556 0
 1380 0032 4B88     		ldrh	r3, [r1, #2]
 1381 0034 1B03     		lsls	r3, r3, #12
 1382 0036 9BB2     		uxth	r3, r3
 1383 0038 2343     		orrs	r3, r3, r4
 1384              	.LVL212:
 558:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1385              		.loc 1 558 0
 1386 003a 0A4C     		ldr	r4, .L96
 1387 003c A042     		cmp	r0, r4
 1388 003e 03D0     		beq	.L93
 558:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1389              		.loc 1 558 0 is_stmt 0 discriminator 1
 1390 0040 04F50064 		add	r4, r4, #2048
 1391 0044 A042     		cmp	r0, r4
 1392 0046 05D1     		bne	.L94
 1393              	.L93:
 562:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Output Idle state */
 1394              		.loc 1 562 0 is_stmt 1
 1395 0048 25F48045 		bic	r5, r5, #16384
 1396              	.LVL213:
 564:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1397              		.loc 1 564 0
 1398 004c 8C89     		ldrh	r4, [r1, #12]
 1399 004e A401     		lsls	r4, r4, #6
 1400 0050 A4B2     		uxth	r4, r4
 1401 0052 2543     		orrs	r5, r5, r4
 1402              	.LVL214:
 1403              	.L94:
 567:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1404              		.loc 1 567 0
 1405 0054 8580     		strh	r5, [r0, #4]	@ movhi
 570:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1406              		.loc 1 570 0
 1407 0056 8283     		strh	r2, [r0, #28]	@ movhi
 573:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1408              		.loc 1 573 0
 1409 0058 CA88     		ldrh	r2, [r1, #6]
 1410              	.LVL215:
 1411 005a A0F84020 		strh	r2, [r0, #64]	@ movhi
 1412              	.LVL216:
 576:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1413              		.loc 1 576 0
 1414 005e 0384     		strh	r3, [r0, #32]	@ movhi
 577:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1415              		.loc 1 577 0
 1416 0060 30BC     		pop	{r4, r5}
 1417              		.cfi_restore 5
 1418              		.cfi_restore 4
 1419              		.cfi_def_cfa_offset 0
 1420              	.LVL217:
 1421 0062 7047     		bx	lr
 1422              	.L97:
 1423              		.align	2
 1424              	.L96:
 1425 0064 002C0140 		.word	1073818624
 1426              		.cfi_endproc
 1427              	.LFE68:
 1429              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 1430              		.align	1
 1431              		.global	TIM_BDTRConfig
 1432              		.syntax unified
 1433              		.thumb
 1434              		.thumb_func
 1435              		.fpu softvfp
 1437              	TIM_BDTRConfig:
 1438              	.LFB71:
 713:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1439              		.loc 1 713 0
 1440              		.cfi_startproc
 1441              		@ args = 0, pretend = 0, frame = 0
 1442              		@ frame_needed = 0, uses_anonymous_args = 0
 1443              		@ link register save eliminated.
 1444              	.LVL218:
 1445 0000 F0B4     		push	{r4, r5, r6, r7}
 1446              		.cfi_def_cfa_offset 16
 1447              		.cfi_offset 4, -16
 1448              		.cfi_offset 5, -12
 1449              		.cfi_offset 6, -8
 1450              		.cfi_offset 7, -4
 724:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1451              		.loc 1 724 0
 1452 0002 0F88     		ldrh	r7, [r1]
 1453 0004 B1F802C0 		ldrh	ip, [r1, #2]
 725:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 1454              		.loc 1 725 0
 1455 0008 8E88     		ldrh	r6, [r1, #4]
 1456 000a CD88     		ldrh	r5, [r1, #6]
 726:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 1457              		.loc 1 726 0
 1458 000c 0C89     		ldrh	r4, [r1, #8]
 1459 000e 4A89     		ldrh	r2, [r1, #10]
 727:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1460              		.loc 1 727 0
 1461 0010 8B89     		ldrh	r3, [r1, #12]
 724:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1462              		.loc 1 724 0
 1463 0012 47EA0C01 		orr	r1, r7, ip
 1464              	.LVL219:
 1465 0016 3143     		orrs	r1, r1, r6
 1466 0018 2943     		orrs	r1, r1, r5
 1467 001a 2143     		orrs	r1, r1, r4
 1468 001c 0A43     		orrs	r2, r2, r1
 1469 001e 1343     		orrs	r3, r3, r2
 1470 0020 A0F84430 		strh	r3, [r0, #68]	@ movhi
 728:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1471              		.loc 1 728 0
 1472 0024 F0BC     		pop	{r4, r5, r6, r7}
 1473              		.cfi_restore 7
 1474              		.cfi_restore 6
 1475              		.cfi_restore 5
 1476              		.cfi_restore 4
 1477              		.cfi_def_cfa_offset 0
 1478 0026 7047     		bx	lr
 1479              		.cfi_endproc
 1480              	.LFE71:
 1482              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 1483              		.align	1
 1484              		.global	TIM_TimeBaseStructInit
 1485              		.syntax unified
 1486              		.thumb
 1487              		.thumb_func
 1488              		.fpu softvfp
 1490              	TIM_TimeBaseStructInit:
 1491              	.LFB72:
 737:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 1492              		.loc 1 737 0
 1493              		.cfi_startproc
 1494              		@ args = 0, pretend = 0, frame = 0
 1495              		@ frame_needed = 0, uses_anonymous_args = 0
 1496              		@ link register save eliminated.
 1497              	.LVL220:
 739:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1498              		.loc 1 739 0
 1499 0000 4FF6FF73 		movw	r3, #65535
 1500 0004 8380     		strh	r3, [r0, #4]	@ movhi
 740:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1501              		.loc 1 740 0
 1502 0006 0023     		movs	r3, #0
 1503 0008 0380     		strh	r3, [r0]	@ movhi
 741:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1504              		.loc 1 741 0
 1505 000a C380     		strh	r3, [r0, #6]	@ movhi
 742:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1506              		.loc 1 742 0
 1507 000c 4380     		strh	r3, [r0, #2]	@ movhi
 743:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1508              		.loc 1 743 0
 1509 000e 0372     		strb	r3, [r0, #8]
 744:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1510              		.loc 1 744 0
 1511 0010 7047     		bx	lr
 1512              		.cfi_endproc
 1513              	.LFE72:
 1515              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1516              		.align	1
 1517              		.global	TIM_OCStructInit
 1518              		.syntax unified
 1519              		.thumb
 1520              		.thumb_func
 1521              		.fpu softvfp
 1523              	TIM_OCStructInit:
 1524              	.LFB73:
 753:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 1525              		.loc 1 753 0
 1526              		.cfi_startproc
 1527              		@ args = 0, pretend = 0, frame = 0
 1528              		@ frame_needed = 0, uses_anonymous_args = 0
 1529              		@ link register save eliminated.
 1530              	.LVL221:
 755:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1531              		.loc 1 755 0
 1532 0000 0023     		movs	r3, #0
 1533 0002 0380     		strh	r3, [r0]	@ movhi
 756:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1534              		.loc 1 756 0
 1535 0004 4380     		strh	r3, [r0, #2]	@ movhi
 757:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1536              		.loc 1 757 0
 1537 0006 8380     		strh	r3, [r0, #4]	@ movhi
 758:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1538              		.loc 1 758 0
 1539 0008 C380     		strh	r3, [r0, #6]	@ movhi
 759:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1540              		.loc 1 759 0
 1541 000a 0381     		strh	r3, [r0, #8]	@ movhi
 760:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1542              		.loc 1 760 0
 1543 000c 4381     		strh	r3, [r0, #10]	@ movhi
 761:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1544              		.loc 1 761 0
 1545 000e 8381     		strh	r3, [r0, #12]	@ movhi
 762:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1546              		.loc 1 762 0
 1547 0010 C381     		strh	r3, [r0, #14]	@ movhi
 763:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1548              		.loc 1 763 0
 1549 0012 7047     		bx	lr
 1550              		.cfi_endproc
 1551              	.LFE73:
 1553              		.section	.text.TIM_ICStructInit,"ax",%progbits
 1554              		.align	1
 1555              		.global	TIM_ICStructInit
 1556              		.syntax unified
 1557              		.thumb
 1558              		.thumb_func
 1559              		.fpu softvfp
 1561              	TIM_ICStructInit:
 1562              	.LFB74:
 772:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 1563              		.loc 1 772 0
 1564              		.cfi_startproc
 1565              		@ args = 0, pretend = 0, frame = 0
 1566              		@ frame_needed = 0, uses_anonymous_args = 0
 1567              		@ link register save eliminated.
 1568              	.LVL222:
 774:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1569              		.loc 1 774 0
 1570 0000 0023     		movs	r3, #0
 1571 0002 0380     		strh	r3, [r0]	@ movhi
 775:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1572              		.loc 1 775 0
 1573 0004 4380     		strh	r3, [r0, #2]	@ movhi
 776:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1574              		.loc 1 776 0
 1575 0006 0122     		movs	r2, #1
 1576 0008 8280     		strh	r2, [r0, #4]	@ movhi
 777:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1577              		.loc 1 777 0
 1578 000a C380     		strh	r3, [r0, #6]	@ movhi
 778:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1579              		.loc 1 778 0
 1580 000c 0381     		strh	r3, [r0, #8]	@ movhi
 779:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1581              		.loc 1 779 0
 1582 000e 7047     		bx	lr
 1583              		.cfi_endproc
 1584              	.LFE74:
 1586              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 1587              		.align	1
 1588              		.global	TIM_BDTRStructInit
 1589              		.syntax unified
 1590              		.thumb
 1591              		.thumb_func
 1592              		.fpu softvfp
 1594              	TIM_BDTRStructInit:
 1595              	.LFB75:
 788:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the default configuration */
 1596              		.loc 1 788 0
 1597              		.cfi_startproc
 1598              		@ args = 0, pretend = 0, frame = 0
 1599              		@ frame_needed = 0, uses_anonymous_args = 0
 1600              		@ link register save eliminated.
 1601              	.LVL223:
 790:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1602              		.loc 1 790 0
 1603 0000 0023     		movs	r3, #0
 1604 0002 0380     		strh	r3, [r0]	@ movhi
 791:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1605              		.loc 1 791 0
 1606 0004 4380     		strh	r3, [r0, #2]	@ movhi
 792:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1607              		.loc 1 792 0
 1608 0006 8380     		strh	r3, [r0, #4]	@ movhi
 793:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1609              		.loc 1 793 0
 1610 0008 C380     		strh	r3, [r0, #6]	@ movhi
 794:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1611              		.loc 1 794 0
 1612 000a 0381     		strh	r3, [r0, #8]	@ movhi
 795:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1613              		.loc 1 795 0
 1614 000c 4381     		strh	r3, [r0, #10]	@ movhi
 796:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1615              		.loc 1 796 0
 1616 000e 8381     		strh	r3, [r0, #12]	@ movhi
 797:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1617              		.loc 1 797 0
 1618 0010 7047     		bx	lr
 1619              		.cfi_endproc
 1620              	.LFE75:
 1622              		.section	.text.TIM_Cmd,"ax",%progbits
 1623              		.align	1
 1624              		.global	TIM_Cmd
 1625              		.syntax unified
 1626              		.thumb
 1627              		.thumb_func
 1628              		.fpu softvfp
 1630              	TIM_Cmd:
 1631              	.LFB76:
 807:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1632              		.loc 1 807 0
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 0
 1635              		@ frame_needed = 0, uses_anonymous_args = 0
 1636              		@ link register save eliminated.
 1637              	.LVL224:
 812:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1638              		.loc 1 812 0
 1639 0000 31B9     		cbnz	r1, .L107
 820:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1640              		.loc 1 820 0
 1641 0002 0388     		ldrh	r3, [r0]
 1642 0004 9BB2     		uxth	r3, r3
 1643 0006 23F00103 		bic	r3, r3, #1
 1644 000a 9BB2     		uxth	r3, r3
 1645 000c 0380     		strh	r3, [r0]	@ movhi
 822:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1646              		.loc 1 822 0
 1647 000e 7047     		bx	lr
 1648              	.L107:
 815:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1649              		.loc 1 815 0
 1650 0010 0388     		ldrh	r3, [r0]
 1651 0012 43F00103 		orr	r3, r3, #1
 1652 0016 0380     		strh	r3, [r0]	@ movhi
 1653 0018 7047     		bx	lr
 1654              		.cfi_endproc
 1655              	.LFE76:
 1657              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 1658              		.align	1
 1659              		.global	TIM_CtrlPWMOutputs
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1663              		.fpu softvfp
 1665              	TIM_CtrlPWMOutputs:
 1666              	.LFB77:
 832:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1667              		.loc 1 832 0
 1668              		.cfi_startproc
 1669              		@ args = 0, pretend = 0, frame = 0
 1670              		@ frame_needed = 0, uses_anonymous_args = 0
 1671              		@ link register save eliminated.
 1672              	.LVL225:
 836:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1673              		.loc 1 836 0
 1674 0000 31B9     		cbnz	r1, .L111
 844:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }  
 1675              		.loc 1 844 0
 1676 0002 B0F84430 		ldrh	r3, [r0, #68]
 1677 0006 C3F30E03 		ubfx	r3, r3, #0, #15
 1678 000a A0F84430 		strh	r3, [r0, #68]	@ movhi
 846:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1679              		.loc 1 846 0
 1680 000e 7047     		bx	lr
 1681              	.L111:
 839:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1682              		.loc 1 839 0
 1683 0010 B0F84430 		ldrh	r3, [r0, #68]
 1684 0014 43F40043 		orr	r3, r3, #32768
 1685 0018 A0F84430 		strh	r3, [r0, #68]	@ movhi
 1686 001c 7047     		bx	lr
 1687              		.cfi_endproc
 1688              	.LFE77:
 1690              		.section	.text.TIM_ITConfig,"ax",%progbits
 1691              		.align	1
 1692              		.global	TIM_ITConfig
 1693              		.syntax unified
 1694              		.thumb
 1695              		.thumb_func
 1696              		.fpu softvfp
 1698              	TIM_ITConfig:
 1699              	.LFB78:
 873:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1700              		.loc 1 873 0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 0
 1703              		@ frame_needed = 0, uses_anonymous_args = 0
 1704              		@ link register save eliminated.
 1705              	.LVL226:
 879:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1706              		.loc 1 879 0
 1707 0000 22B9     		cbnz	r2, .L115
 887:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1708              		.loc 1 887 0
 1709 0002 8389     		ldrh	r3, [r0, #12]
 1710 0004 23EA0101 		bic	r1, r3, r1
 1711              	.LVL227:
 1712 0008 8181     		strh	r1, [r0, #12]	@ movhi
 889:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1713              		.loc 1 889 0
 1714 000a 7047     		bx	lr
 1715              	.LVL228:
 1716              	.L115:
 882:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1717              		.loc 1 882 0
 1718 000c 8389     		ldrh	r3, [r0, #12]
 1719 000e 1943     		orrs	r1, r1, r3
 1720              	.LVL229:
 1721 0010 8181     		strh	r1, [r0, #12]	@ movhi
 1722 0012 7047     		bx	lr
 1723              		.cfi_endproc
 1724              	.LFE78:
 1726              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 1727              		.align	1
 1728              		.global	TIM_GenerateEvent
 1729              		.syntax unified
 1730              		.thumb
 1731              		.thumb_func
 1732              		.fpu softvfp
 1734              	TIM_GenerateEvent:
 1735              	.LFB79:
 910:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1736              		.loc 1 910 0
 1737              		.cfi_startproc
 1738              		@ args = 0, pretend = 0, frame = 0
 1739              		@ frame_needed = 0, uses_anonymous_args = 0
 1740              		@ link register save eliminated.
 1741              	.LVL230:
 916:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1742              		.loc 1 916 0
 1743 0000 8182     		strh	r1, [r0, #20]	@ movhi
 917:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1744              		.loc 1 917 0
 1745 0002 7047     		bx	lr
 1746              		.cfi_endproc
 1747              	.LFE79:
 1749              		.section	.text.TIM_DMAConfig,"ax",%progbits
 1750              		.align	1
 1751              		.global	TIM_DMAConfig
 1752              		.syntax unified
 1753              		.thumb
 1754              		.thumb_func
 1755              		.fpu softvfp
 1757              	TIM_DMAConfig:
 1758              	.LFB80:
 938:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1759              		.loc 1 938 0
 1760              		.cfi_startproc
 1761              		@ args = 0, pretend = 0, frame = 0
 1762              		@ frame_needed = 0, uses_anonymous_args = 0
 1763              		@ link register save eliminated.
 1764              	.LVL231:
 944:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1765              		.loc 1 944 0
 1766 0000 0A43     		orrs	r2, r2, r1
 1767              	.LVL232:
 1768 0002 A0F84820 		strh	r2, [r0, #72]	@ movhi
 945:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1769              		.loc 1 945 0
 1770 0006 7047     		bx	lr
 1771              		.cfi_endproc
 1772              	.LFE80:
 1774              		.section	.text.TIM_DMACmd,"ax",%progbits
 1775              		.align	1
 1776              		.global	TIM_DMACmd
 1777              		.syntax unified
 1778              		.thumb
 1779              		.thumb_func
 1780              		.fpu softvfp
 1782              	TIM_DMACmd:
 1783              	.LFB81:
 965:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1784              		.loc 1 965 0
 1785              		.cfi_startproc
 1786              		@ args = 0, pretend = 0, frame = 0
 1787              		@ frame_needed = 0, uses_anonymous_args = 0
 1788              		@ link register save eliminated.
 1789              	.LVL233:
 971:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 1790              		.loc 1 971 0
 1791 0000 22B9     		cbnz	r2, .L121
 979:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1792              		.loc 1 979 0
 1793 0002 8389     		ldrh	r3, [r0, #12]
 1794 0004 23EA0101 		bic	r1, r3, r1
 1795              	.LVL234:
 1796 0008 8181     		strh	r1, [r0, #12]	@ movhi
 981:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1797              		.loc 1 981 0
 1798 000a 7047     		bx	lr
 1799              	.LVL235:
 1800              	.L121:
 974:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 1801              		.loc 1 974 0
 1802 000c 8389     		ldrh	r3, [r0, #12]
 1803 000e 1943     		orrs	r1, r1, r3
 1804              	.LVL236:
 1805 0010 8181     		strh	r1, [r0, #12]	@ movhi
 1806 0012 7047     		bx	lr
 1807              		.cfi_endproc
 1808              	.LFE81:
 1810              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 1811              		.align	1
 1812              		.global	TIM_InternalClockConfig
 1813              		.syntax unified
 1814              		.thumb
 1815              		.thumb_func
 1816              		.fpu softvfp
 1818              	TIM_InternalClockConfig:
 1819              	.LFB82:
 990:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1820              		.loc 1 990 0
 1821              		.cfi_startproc
 1822              		@ args = 0, pretend = 0, frame = 0
 1823              		@ frame_needed = 0, uses_anonymous_args = 0
 1824              		@ link register save eliminated.
 1825              	.LVL237:
 994:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1826              		.loc 1 994 0
 1827 0000 0389     		ldrh	r3, [r0, #8]
 1828 0002 9BB2     		uxth	r3, r3
 1829 0004 23F00703 		bic	r3, r3, #7
 1830 0008 9BB2     		uxth	r3, r3
 1831 000a 0381     		strh	r3, [r0, #8]	@ movhi
 995:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1832              		.loc 1 995 0
 1833 000c 7047     		bx	lr
 1834              		.cfi_endproc
 1835              	.LFE82:
 1837              		.section	.text.TIM_ETRConfig,"ax",%progbits
 1838              		.align	1
 1839              		.global	TIM_ETRConfig
 1840              		.syntax unified
 1841              		.thumb
 1842              		.thumb_func
 1843              		.fpu softvfp
 1845              	TIM_ETRConfig:
 1846              	.LFB87:
1150:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 1847              		.loc 1 1150 0
 1848              		.cfi_startproc
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 0, uses_anonymous_args = 0
 1851              		@ link register save eliminated.
 1852              	.LVL238:
 1853 0000 10B4     		push	{r4}
 1854              		.cfi_def_cfa_offset 4
 1855              		.cfi_offset 4, -4
 1856              	.LVL239:
1157:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the ETR Bits */
 1857              		.loc 1 1157 0
 1858 0002 0489     		ldrh	r4, [r0, #8]
 1859              	.LVL240:
1159:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
 1860              		.loc 1 1159 0
 1861 0004 E4B2     		uxtb	r4, r4
 1862              	.LVL241:
1161:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 1863              		.loc 1 1161 0
 1864 0006 1B02     		lsls	r3, r3, #8
 1865              	.LVL242:
 1866 0008 9BB2     		uxth	r3, r3
 1867 000a 1343     		orrs	r3, r3, r2
 1868 000c 0B43     		orrs	r3, r3, r1
 1869 000e 2343     		orrs	r3, r3, r4
 1870              	.LVL243:
1163:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1871              		.loc 1 1163 0
 1872 0010 0381     		strh	r3, [r0, #8]	@ movhi
1164:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1873              		.loc 1 1164 0
 1874 0012 10BC     		pop	{r4}
 1875              		.cfi_restore 4
 1876              		.cfi_def_cfa_offset 0
 1877 0014 7047     		bx	lr
 1878              		.cfi_endproc
 1879              	.LFE87:
 1881              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 1882              		.align	1
 1883              		.global	TIM_ETRClockMode1Config
 1884              		.syntax unified
 1885              		.thumb
 1886              		.thumb_func
 1887              		.fpu softvfp
 1889              	TIM_ETRClockMode1Config:
 1890              	.LFB85:
1077:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 1891              		.loc 1 1077 0
 1892              		.cfi_startproc
 1893              		@ args = 0, pretend = 0, frame = 0
 1894              		@ frame_needed = 0, uses_anonymous_args = 0
 1895              	.LVL244:
 1896 0000 10B5     		push	{r4, lr}
 1897              		.cfi_def_cfa_offset 8
 1898              		.cfi_offset 4, -8
 1899              		.cfi_offset 14, -4
 1900 0002 0446     		mov	r4, r0
 1901              	.LVL245:
1085:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 1902              		.loc 1 1085 0
 1903 0004 FFF7FEFF 		bl	TIM_ETRConfig
 1904              	.LVL246:
1088:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the SMS Bits */
 1905              		.loc 1 1088 0
 1906 0008 2389     		ldrh	r3, [r4, #8]
 1907              	.LVL247:
1095:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 1908              		.loc 1 1095 0
 1909 000a 43F07703 		orr	r3, r3, #119
 1910              	.LVL248:
1097:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1911              		.loc 1 1097 0
 1912 000e 2381     		strh	r3, [r4, #8]	@ movhi
1098:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1913              		.loc 1 1098 0
 1914 0010 10BD     		pop	{r4, pc}
 1915              		.cfi_endproc
 1916              	.LFE85:
 1918              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 1919              		.align	1
 1920              		.global	TIM_ETRClockMode2Config
 1921              		.syntax unified
 1922              		.thumb
 1923              		.thumb_func
 1924              		.fpu softvfp
 1926              	TIM_ETRClockMode2Config:
 1927              	.LFB86:
1119:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1928              		.loc 1 1119 0
 1929              		.cfi_startproc
 1930              		@ args = 0, pretend = 0, frame = 0
 1931              		@ frame_needed = 0, uses_anonymous_args = 0
 1932              	.LVL249:
 1933 0000 10B5     		push	{r4, lr}
 1934              		.cfi_def_cfa_offset 8
 1935              		.cfi_offset 4, -8
 1936              		.cfi_offset 14, -4
 1937 0002 0446     		mov	r4, r0
1126:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
 1938              		.loc 1 1126 0
 1939 0004 FFF7FEFF 		bl	TIM_ETRConfig
 1940              	.LVL250:
1128:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1941              		.loc 1 1128 0
 1942 0008 2389     		ldrh	r3, [r4, #8]
 1943 000a 43F48043 		orr	r3, r3, #16384
 1944 000e 2381     		strh	r3, [r4, #8]	@ movhi
1129:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1945              		.loc 1 1129 0
 1946 0010 10BD     		pop	{r4, pc}
 1947              		.cfi_endproc
 1948              	.LFE86:
 1950              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 1951              		.align	1
 1952              		.global	TIM_PrescalerConfig
 1953              		.syntax unified
 1954              		.thumb
 1955              		.thumb_func
 1956              		.fpu softvfp
 1958              	TIM_PrescalerConfig:
 1959              	.LFB88:
1177:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 1960              		.loc 1 1177 0
 1961              		.cfi_startproc
 1962              		@ args = 0, pretend = 0, frame = 0
 1963              		@ frame_needed = 0, uses_anonymous_args = 0
 1964              		@ link register save eliminated.
 1965              	.LVL251:
1182:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
 1966              		.loc 1 1182 0
 1967 0000 0185     		strh	r1, [r0, #40]	@ movhi
1184:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 1968              		.loc 1 1184 0
 1969 0002 8282     		strh	r2, [r0, #20]	@ movhi
1185:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 1970              		.loc 1 1185 0
 1971 0004 7047     		bx	lr
 1972              		.cfi_endproc
 1973              	.LFE88:
 1975              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 1976              		.align	1
 1977              		.global	TIM_CounterModeConfig
 1978              		.syntax unified
 1979              		.thumb
 1980              		.thumb_func
 1981              		.fpu softvfp
 1983              	TIM_CounterModeConfig:
 1984              	.LFB89:
1200:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 1985              		.loc 1 1200 0
 1986              		.cfi_startproc
 1987              		@ args = 0, pretend = 0, frame = 0
 1988              		@ frame_needed = 0, uses_anonymous_args = 0
 1989              		@ link register save eliminated.
 1990              	.LVL252:
1205:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
 1991              		.loc 1 1205 0
 1992 0000 0388     		ldrh	r3, [r0]
 1993 0002 9BB2     		uxth	r3, r3
 1994              	.LVL253:
1207:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Counter Mode */
 1995              		.loc 1 1207 0
 1996 0004 23F07003 		bic	r3, r3, #112
 1997              	.LVL254:
1209:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
 1998              		.loc 1 1209 0
 1999 0008 1943     		orrs	r1, r1, r3
 2000              	.LVL255:
1211:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2001              		.loc 1 1211 0
 2002 000a 0180     		strh	r1, [r0]	@ movhi
1212:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2003              		.loc 1 1212 0
 2004 000c 7047     		bx	lr
 2005              		.cfi_endproc
 2006              	.LFE89:
 2008              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 2009              		.align	1
 2010              		.global	TIM_SelectInputTrigger
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2014              		.fpu softvfp
 2016              	TIM_SelectInputTrigger:
 2017              	.LFB90:
1230:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2018              		.loc 1 1230 0
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 0
 2021              		@ frame_needed = 0, uses_anonymous_args = 0
 2022              		@ link register save eliminated.
 2023              	.LVL256:
1236:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the TS Bits */
 2024              		.loc 1 1236 0
 2025 0000 0389     		ldrh	r3, [r0, #8]
 2026 0002 9BB2     		uxth	r3, r3
 2027              	.LVL257:
1238:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the Input Trigger source */
 2028              		.loc 1 1238 0
 2029 0004 23F07003 		bic	r3, r3, #112
 2030              	.LVL258:
1240:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2031              		.loc 1 1240 0
 2032 0008 1943     		orrs	r1, r1, r3
 2033              	.LVL259:
1242:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2034              		.loc 1 1242 0
 2035 000a 0181     		strh	r1, [r0, #8]	@ movhi
1243:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2036              		.loc 1 1243 0
 2037 000c 7047     		bx	lr
 2038              		.cfi_endproc
 2039              	.LFE90:
 2041              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 2042              		.align	1
 2043              		.global	TIM_ITRxExternalClockConfig
 2044              		.syntax unified
 2045              		.thumb
 2046              		.thumb_func
 2047              		.fpu softvfp
 2049              	TIM_ITRxExternalClockConfig:
 2050              	.LFB83:
1009:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 2051              		.loc 1 1009 0
 2052              		.cfi_startproc
 2053              		@ args = 0, pretend = 0, frame = 0
 2054              		@ frame_needed = 0, uses_anonymous_args = 0
 2055              	.LVL260:
 2056 0000 10B5     		push	{r4, lr}
 2057              		.cfi_def_cfa_offset 8
 2058              		.cfi_offset 4, -8
 2059              		.cfi_offset 14, -4
 2060 0002 0446     		mov	r4, r0
1014:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the External clock mode1 */
 2061              		.loc 1 1014 0
 2062 0004 FFF7FEFF 		bl	TIM_SelectInputTrigger
 2063              	.LVL261:
1016:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2064              		.loc 1 1016 0
 2065 0008 2389     		ldrh	r3, [r4, #8]
 2066 000a 43F00703 		orr	r3, r3, #7
 2067 000e 2381     		strh	r3, [r4, #8]	@ movhi
1017:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2068              		.loc 1 1017 0
 2069 0010 10BD     		pop	{r4, pc}
 2070              		.cfi_endproc
 2071              	.LFE83:
 2073              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 2074              		.align	1
 2075              		.global	TIM_TIxExternalClockConfig
 2076              		.syntax unified
 2077              		.thumb
 2078              		.thumb_func
 2079              		.fpu softvfp
 2081              	TIM_TIxExternalClockConfig:
 2082              	.LFB84:
1037:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 2083              		.loc 1 1037 0
 2084              		.cfi_startproc
 2085              		@ args = 0, pretend = 0, frame = 0
 2086              		@ frame_needed = 0, uses_anonymous_args = 0
 2087              	.LVL262:
 2088 0000 38B5     		push	{r3, r4, r5, lr}
 2089              		.cfi_def_cfa_offset 16
 2090              		.cfi_offset 3, -16
 2091              		.cfi_offset 4, -12
 2092              		.cfi_offset 5, -8
 2093              		.cfi_offset 14, -4
 2094 0002 0446     		mov	r4, r0
 2095 0004 0D46     		mov	r5, r1
 2096 0006 1146     		mov	r1, r2
 2097              	.LVL263:
1044:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 2098              		.loc 1 1044 0
 2099 0008 602D     		cmp	r5, #96
 2100 000a 0BD0     		beq	.L138
1050:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2101              		.loc 1 1050 0
 2102 000c 0122     		movs	r2, #1
 2103              	.LVL264:
 2104 000e FFF7FEFF 		bl	TI1_Config
 2105              	.LVL265:
 2106              	.L136:
1053:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the External clock mode1 */
 2107              		.loc 1 1053 0
 2108 0012 2946     		mov	r1, r5
 2109 0014 2046     		mov	r0, r4
 2110 0016 FFF7FEFF 		bl	TIM_SelectInputTrigger
 2111              	.LVL266:
1055:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2112              		.loc 1 1055 0
 2113 001a 2389     		ldrh	r3, [r4, #8]
 2114 001c 43F00703 		orr	r3, r3, #7
 2115 0020 2381     		strh	r3, [r4, #8]	@ movhi
1056:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2116              		.loc 1 1056 0
 2117 0022 38BD     		pop	{r3, r4, r5, pc}
 2118              	.LVL267:
 2119              	.L138:
1046:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2120              		.loc 1 1046 0
 2121 0024 0122     		movs	r2, #1
 2122              	.LVL268:
 2123 0026 FFF7FEFF 		bl	TI2_Config
 2124              	.LVL269:
 2125 002a F2E7     		b	.L136
 2126              		.cfi_endproc
 2127              	.LFE84:
 2129              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 2130              		.align	1
 2131              		.global	TIM_EncoderInterfaceConfig
 2132              		.syntax unified
 2133              		.thumb
 2134              		.thumb_func
 2135              		.fpu softvfp
 2137              	TIM_EncoderInterfaceConfig:
 2138              	.LFB91:
1266:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2139              		.loc 1 1266 0
 2140              		.cfi_startproc
 2141              		@ args = 0, pretend = 0, frame = 0
 2142              		@ frame_needed = 0, uses_anonymous_args = 0
 2143              		@ link register save eliminated.
 2144              	.LVL270:
 2145 0000 70B4     		push	{r4, r5, r6}
 2146              		.cfi_def_cfa_offset 12
 2147              		.cfi_offset 4, -12
 2148              		.cfi_offset 5, -8
 2149              		.cfi_offset 6, -4
 2150              	.LVL271:
1278:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 2151              		.loc 1 1278 0
 2152 0002 0689     		ldrh	r6, [r0, #8]
 2153 0004 B6B2     		uxth	r6, r6
 2154              	.LVL272:
1281:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 2155              		.loc 1 1281 0
 2156 0006 048B     		ldrh	r4, [r0, #24]
 2157 0008 A4B2     		uxth	r4, r4
 2158              	.LVL273:
1284:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 2159              		.loc 1 1284 0
 2160 000a 058C     		ldrh	r5, [r0, #32]
 2161 000c ADB2     		uxth	r5, r5
 2162              	.LVL274:
1287:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2163              		.loc 1 1287 0
 2164 000e 26F00706 		bic	r6, r6, #7
 2165              	.LVL275:
1288:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 2166              		.loc 1 1288 0
 2167 0012 3143     		orrs	r1, r1, r6
 2168              	.LVL276:
1291:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 2169              		.loc 1 1291 0
 2170 0014 24F44074 		bic	r4, r4, #768
 2171              	.LVL277:
 2172 0018 24F00304 		bic	r4, r4, #3
 2173              	.LVL278:
1292:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 2174              		.loc 1 1292 0
 2175 001c 44F48074 		orr	r4, r4, #256
 2176              	.LVL279:
 2177 0020 44F00104 		orr	r4, r4, #1
 2178              	.LVL280:
1295:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 2179              		.loc 1 1295 0
 2180 0024 25F02205 		bic	r5, r5, #34
 2181              	.LVL281:
1296:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 2182              		.loc 1 1296 0
 2183 0028 1B01     		lsls	r3, r3, #4
 2184              	.LVL282:
 2185 002a 9BB2     		uxth	r3, r3
 2186 002c 1A43     		orrs	r2, r2, r3
 2187              	.LVL283:
 2188 002e 1543     		orrs	r5, r5, r2
 2189              	.LVL284:
1299:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 2190              		.loc 1 1299 0
 2191 0030 0181     		strh	r1, [r0, #8]	@ movhi
1301:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 2192              		.loc 1 1301 0
 2193 0032 0483     		strh	r4, [r0, #24]	@ movhi
1303:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2194              		.loc 1 1303 0
 2195 0034 0584     		strh	r5, [r0, #32]	@ movhi
1304:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2196              		.loc 1 1304 0
 2197 0036 70BC     		pop	{r4, r5, r6}
 2198              		.cfi_restore 6
 2199              		.cfi_restore 5
 2200              		.cfi_restore 4
 2201              		.cfi_def_cfa_offset 0
 2202              	.LVL285:
 2203 0038 7047     		bx	lr
 2204              		.cfi_endproc
 2205              	.LFE91:
 2207              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2208              		.align	1
 2209              		.global	TIM_ForcedOC1Config
 2210              		.syntax unified
 2211              		.thumb
 2212              		.thumb_func
 2213              		.fpu softvfp
 2215              	TIM_ForcedOC1Config:
 2216              	.LFB92:
1316:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2217              		.loc 1 1316 0
 2218              		.cfi_startproc
 2219              		@ args = 0, pretend = 0, frame = 0
 2220              		@ frame_needed = 0, uses_anonymous_args = 0
 2221              		@ link register save eliminated.
 2222              	.LVL286:
1321:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
 2223              		.loc 1 1321 0
 2224 0000 038B     		ldrh	r3, [r0, #24]
 2225 0002 9BB2     		uxth	r3, r3
 2226              	.LVL287:
1323:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2227              		.loc 1 1323 0
 2228 0004 23F07003 		bic	r3, r3, #112
 2229              	.LVL288:
1325:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2230              		.loc 1 1325 0
 2231 0008 1943     		orrs	r1, r1, r3
 2232              	.LVL289:
1327:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2233              		.loc 1 1327 0
 2234 000a 0183     		strh	r1, [r0, #24]	@ movhi
1328:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2235              		.loc 1 1328 0
 2236 000c 7047     		bx	lr
 2237              		.cfi_endproc
 2238              	.LFE92:
 2240              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2241              		.align	1
 2242              		.global	TIM_ForcedOC2Config
 2243              		.syntax unified
 2244              		.thumb
 2245              		.thumb_func
 2246              		.fpu softvfp
 2248              	TIM_ForcedOC2Config:
 2249              	.LFB93:
1340:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2250              		.loc 1 1340 0
 2251              		.cfi_startproc
 2252              		@ args = 0, pretend = 0, frame = 0
 2253              		@ frame_needed = 0, uses_anonymous_args = 0
 2254              		@ link register save eliminated.
 2255              	.LVL290:
1345:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
 2256              		.loc 1 1345 0
 2257 0000 038B     		ldrh	r3, [r0, #24]
 2258 0002 9BB2     		uxth	r3, r3
 2259              	.LVL291:
1347:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2260              		.loc 1 1347 0
 2261 0004 23F4E043 		bic	r3, r3, #28672
 2262              	.LVL292:
1349:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2263              		.loc 1 1349 0
 2264 0008 0902     		lsls	r1, r1, #8
 2265              	.LVL293:
 2266 000a 89B2     		uxth	r1, r1
 2267 000c 0B43     		orrs	r3, r3, r1
 2268              	.LVL294:
1351:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2269              		.loc 1 1351 0
 2270 000e 0383     		strh	r3, [r0, #24]	@ movhi
1352:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2271              		.loc 1 1352 0
 2272 0010 7047     		bx	lr
 2273              		.cfi_endproc
 2274              	.LFE93:
 2276              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2277              		.align	1
 2278              		.global	TIM_ForcedOC3Config
 2279              		.syntax unified
 2280              		.thumb
 2281              		.thumb_func
 2282              		.fpu softvfp
 2284              	TIM_ForcedOC3Config:
 2285              	.LFB94:
1364:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2286              		.loc 1 1364 0
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 0
 2289              		@ frame_needed = 0, uses_anonymous_args = 0
 2290              		@ link register save eliminated.
 2291              	.LVL295:
1369:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
 2292              		.loc 1 1369 0
 2293 0000 838B     		ldrh	r3, [r0, #28]
 2294 0002 9BB2     		uxth	r3, r3
 2295              	.LVL296:
1371:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2296              		.loc 1 1371 0
 2297 0004 23F07003 		bic	r3, r3, #112
 2298              	.LVL297:
1373:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2299              		.loc 1 1373 0
 2300 0008 1943     		orrs	r1, r1, r3
 2301              	.LVL298:
1375:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2302              		.loc 1 1375 0
 2303 000a 8183     		strh	r1, [r0, #28]	@ movhi
1376:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2304              		.loc 1 1376 0
 2305 000c 7047     		bx	lr
 2306              		.cfi_endproc
 2307              	.LFE94:
 2309              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2310              		.align	1
 2311              		.global	TIM_ForcedOC4Config
 2312              		.syntax unified
 2313              		.thumb
 2314              		.thumb_func
 2315              		.fpu softvfp
 2317              	TIM_ForcedOC4Config:
 2318              	.LFB95:
1388:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2319              		.loc 1 1388 0
 2320              		.cfi_startproc
 2321              		@ args = 0, pretend = 0, frame = 0
 2322              		@ frame_needed = 0, uses_anonymous_args = 0
 2323              		@ link register save eliminated.
 2324              	.LVL299:
1393:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
 2325              		.loc 1 1393 0
 2326 0000 838B     		ldrh	r3, [r0, #28]
 2327 0002 9BB2     		uxth	r3, r3
 2328              	.LVL300:
1395:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2329              		.loc 1 1395 0
 2330 0004 23F4E043 		bic	r3, r3, #28672
 2331              	.LVL301:
1397:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2332              		.loc 1 1397 0
 2333 0008 0902     		lsls	r1, r1, #8
 2334              	.LVL302:
 2335 000a 89B2     		uxth	r1, r1
 2336 000c 0B43     		orrs	r3, r3, r1
 2337              	.LVL303:
1399:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2338              		.loc 1 1399 0
 2339 000e 8383     		strh	r3, [r0, #28]	@ movhi
1400:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2340              		.loc 1 1400 0
 2341 0010 7047     		bx	lr
 2342              		.cfi_endproc
 2343              	.LFE95:
 2345              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 2346              		.align	1
 2347              		.global	TIM_ARRPreloadConfig
 2348              		.syntax unified
 2349              		.thumb
 2350              		.thumb_func
 2351              		.fpu softvfp
 2353              	TIM_ARRPreloadConfig:
 2354              	.LFB96:
1410:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 2355              		.loc 1 1410 0
 2356              		.cfi_startproc
 2357              		@ args = 0, pretend = 0, frame = 0
 2358              		@ frame_needed = 0, uses_anonymous_args = 0
 2359              		@ link register save eliminated.
 2360              	.LVL304:
1414:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 2361              		.loc 1 1414 0
 2362 0000 31B9     		cbnz	r1, .L148
1422:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2363              		.loc 1 1422 0
 2364 0002 0388     		ldrh	r3, [r0]
 2365 0004 9BB2     		uxth	r3, r3
 2366 0006 23F08003 		bic	r3, r3, #128
 2367 000a 9BB2     		uxth	r3, r3
 2368 000c 0380     		strh	r3, [r0]	@ movhi
1424:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2369              		.loc 1 1424 0
 2370 000e 7047     		bx	lr
 2371              	.L148:
1417:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2372              		.loc 1 1417 0
 2373 0010 0388     		ldrh	r3, [r0]
 2374 0012 43F08003 		orr	r3, r3, #128
 2375 0016 0380     		strh	r3, [r0]	@ movhi
 2376 0018 7047     		bx	lr
 2377              		.cfi_endproc
 2378              	.LFE96:
 2380              		.section	.text.TIM_SelectCOM,"ax",%progbits
 2381              		.align	1
 2382              		.global	TIM_SelectCOM
 2383              		.syntax unified
 2384              		.thumb
 2385              		.thumb_func
 2386              		.fpu softvfp
 2388              	TIM_SelectCOM:
 2389              	.LFB97:
1434:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 2390              		.loc 1 1434 0
 2391              		.cfi_startproc
 2392              		@ args = 0, pretend = 0, frame = 0
 2393              		@ frame_needed = 0, uses_anonymous_args = 0
 2394              		@ link register save eliminated.
 2395              	.LVL305:
1438:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 2396              		.loc 1 1438 0
 2397 0000 31B9     		cbnz	r1, .L152
1446:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2398              		.loc 1 1446 0
 2399 0002 8388     		ldrh	r3, [r0, #4]
 2400 0004 9BB2     		uxth	r3, r3
 2401 0006 23F00403 		bic	r3, r3, #4
 2402 000a 9BB2     		uxth	r3, r3
 2403 000c 8380     		strh	r3, [r0, #4]	@ movhi
1448:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2404              		.loc 1 1448 0
 2405 000e 7047     		bx	lr
 2406              	.L152:
1441:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2407              		.loc 1 1441 0
 2408 0010 8388     		ldrh	r3, [r0, #4]
 2409 0012 43F00403 		orr	r3, r3, #4
 2410 0016 8380     		strh	r3, [r0, #4]	@ movhi
 2411 0018 7047     		bx	lr
 2412              		.cfi_endproc
 2413              	.LFE97:
 2415              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 2416              		.align	1
 2417              		.global	TIM_SelectCCDMA
 2418              		.syntax unified
 2419              		.thumb
 2420              		.thumb_func
 2421              		.fpu softvfp
 2423              	TIM_SelectCCDMA:
 2424              	.LFB98:
1459:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 2425              		.loc 1 1459 0
 2426              		.cfi_startproc
 2427              		@ args = 0, pretend = 0, frame = 0
 2428              		@ frame_needed = 0, uses_anonymous_args = 0
 2429              		@ link register save eliminated.
 2430              	.LVL306:
1463:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 2431              		.loc 1 1463 0
 2432 0000 31B9     		cbnz	r1, .L156
1471:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2433              		.loc 1 1471 0
 2434 0002 8388     		ldrh	r3, [r0, #4]
 2435 0004 9BB2     		uxth	r3, r3
 2436 0006 23F00803 		bic	r3, r3, #8
 2437 000a 9BB2     		uxth	r3, r3
 2438 000c 8380     		strh	r3, [r0, #4]	@ movhi
1473:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2439              		.loc 1 1473 0
 2440 000e 7047     		bx	lr
 2441              	.L156:
1466:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2442              		.loc 1 1466 0
 2443 0010 8388     		ldrh	r3, [r0, #4]
 2444 0012 43F00803 		orr	r3, r3, #8
 2445 0016 8380     		strh	r3, [r0, #4]	@ movhi
 2446 0018 7047     		bx	lr
 2447              		.cfi_endproc
 2448              	.LFE98:
 2450              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 2451              		.align	1
 2452              		.global	TIM_CCPreloadControl
 2453              		.syntax unified
 2454              		.thumb
 2455              		.thumb_func
 2456              		.fpu softvfp
 2458              	TIM_CCPreloadControl:
 2459              	.LFB99:
1484:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 2460              		.loc 1 1484 0
 2461              		.cfi_startproc
 2462              		@ args = 0, pretend = 0, frame = 0
 2463              		@ frame_needed = 0, uses_anonymous_args = 0
 2464              		@ link register save eliminated.
 2465              	.LVL307:
1488:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 2466              		.loc 1 1488 0
 2467 0000 31B9     		cbnz	r1, .L160
1496:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2468              		.loc 1 1496 0
 2469 0002 8388     		ldrh	r3, [r0, #4]
 2470 0004 9BB2     		uxth	r3, r3
 2471 0006 23F00103 		bic	r3, r3, #1
 2472 000a 9BB2     		uxth	r3, r3
 2473 000c 8380     		strh	r3, [r0, #4]	@ movhi
1498:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2474              		.loc 1 1498 0
 2475 000e 7047     		bx	lr
 2476              	.L160:
1491:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 2477              		.loc 1 1491 0
 2478 0010 8388     		ldrh	r3, [r0, #4]
 2479 0012 43F00103 		orr	r3, r3, #1
 2480 0016 8380     		strh	r3, [r0, #4]	@ movhi
 2481 0018 7047     		bx	lr
 2482              		.cfi_endproc
 2483              	.LFE99:
 2485              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 2486              		.align	1
 2487              		.global	TIM_OC1PreloadConfig
 2488              		.syntax unified
 2489              		.thumb
 2490              		.thumb_func
 2491              		.fpu softvfp
 2493              	TIM_OC1PreloadConfig:
 2494              	.LFB100:
1510:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2495              		.loc 1 1510 0
 2496              		.cfi_startproc
 2497              		@ args = 0, pretend = 0, frame = 0
 2498              		@ frame_needed = 0, uses_anonymous_args = 0
 2499              		@ link register save eliminated.
 2500              	.LVL308:
1515:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
 2501              		.loc 1 1515 0
 2502 0000 038B     		ldrh	r3, [r0, #24]
 2503 0002 9BB2     		uxth	r3, r3
 2504              	.LVL309:
1517:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2505              		.loc 1 1517 0
 2506 0004 23F00803 		bic	r3, r3, #8
 2507              	.LVL310:
1519:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2508              		.loc 1 1519 0
 2509 0008 1943     		orrs	r1, r1, r3
 2510              	.LVL311:
1521:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2511              		.loc 1 1521 0
 2512 000a 0183     		strh	r1, [r0, #24]	@ movhi
1522:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2513              		.loc 1 1522 0
 2514 000c 7047     		bx	lr
 2515              		.cfi_endproc
 2516              	.LFE100:
 2518              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 2519              		.align	1
 2520              		.global	TIM_OC2PreloadConfig
 2521              		.syntax unified
 2522              		.thumb
 2523              		.thumb_func
 2524              		.fpu softvfp
 2526              	TIM_OC2PreloadConfig:
 2527              	.LFB101:
1535:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2528              		.loc 1 1535 0
 2529              		.cfi_startproc
 2530              		@ args = 0, pretend = 0, frame = 0
 2531              		@ frame_needed = 0, uses_anonymous_args = 0
 2532              		@ link register save eliminated.
 2533              	.LVL312:
1540:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
 2534              		.loc 1 1540 0
 2535 0000 038B     		ldrh	r3, [r0, #24]
 2536 0002 9BB2     		uxth	r3, r3
 2537              	.LVL313:
1542:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2538              		.loc 1 1542 0
 2539 0004 23F40063 		bic	r3, r3, #2048
 2540              	.LVL314:
1544:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2541              		.loc 1 1544 0
 2542 0008 0902     		lsls	r1, r1, #8
 2543              	.LVL315:
 2544 000a 89B2     		uxth	r1, r1
 2545 000c 0B43     		orrs	r3, r3, r1
 2546              	.LVL316:
1546:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2547              		.loc 1 1546 0
 2548 000e 0383     		strh	r3, [r0, #24]	@ movhi
1547:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2549              		.loc 1 1547 0
 2550 0010 7047     		bx	lr
 2551              		.cfi_endproc
 2552              	.LFE101:
 2554              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 2555              		.align	1
 2556              		.global	TIM_OC3PreloadConfig
 2557              		.syntax unified
 2558              		.thumb
 2559              		.thumb_func
 2560              		.fpu softvfp
 2562              	TIM_OC3PreloadConfig:
 2563              	.LFB102:
1559:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2564              		.loc 1 1559 0
 2565              		.cfi_startproc
 2566              		@ args = 0, pretend = 0, frame = 0
 2567              		@ frame_needed = 0, uses_anonymous_args = 0
 2568              		@ link register save eliminated.
 2569              	.LVL317:
1564:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
 2570              		.loc 1 1564 0
 2571 0000 838B     		ldrh	r3, [r0, #28]
 2572 0002 9BB2     		uxth	r3, r3
 2573              	.LVL318:
1566:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2574              		.loc 1 1566 0
 2575 0004 23F00803 		bic	r3, r3, #8
 2576              	.LVL319:
1568:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2577              		.loc 1 1568 0
 2578 0008 1943     		orrs	r1, r1, r3
 2579              	.LVL320:
1570:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2580              		.loc 1 1570 0
 2581 000a 8183     		strh	r1, [r0, #28]	@ movhi
1571:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2582              		.loc 1 1571 0
 2583 000c 7047     		bx	lr
 2584              		.cfi_endproc
 2585              	.LFE102:
 2587              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 2588              		.align	1
 2589              		.global	TIM_OC4PreloadConfig
 2590              		.syntax unified
 2591              		.thumb
 2592              		.thumb_func
 2593              		.fpu softvfp
 2595              	TIM_OC4PreloadConfig:
 2596              	.LFB103:
1583:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2597              		.loc 1 1583 0
 2598              		.cfi_startproc
 2599              		@ args = 0, pretend = 0, frame = 0
 2600              		@ frame_needed = 0, uses_anonymous_args = 0
 2601              		@ link register save eliminated.
 2602              	.LVL321:
1588:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
 2603              		.loc 1 1588 0
 2604 0000 838B     		ldrh	r3, [r0, #28]
 2605 0002 9BB2     		uxth	r3, r3
 2606              	.LVL322:
1590:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2607              		.loc 1 1590 0
 2608 0004 23F40063 		bic	r3, r3, #2048
 2609              	.LVL323:
1592:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2610              		.loc 1 1592 0
 2611 0008 0902     		lsls	r1, r1, #8
 2612              	.LVL324:
 2613 000a 89B2     		uxth	r1, r1
 2614 000c 0B43     		orrs	r3, r3, r1
 2615              	.LVL325:
1594:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2616              		.loc 1 1594 0
 2617 000e 8383     		strh	r3, [r0, #28]	@ movhi
1595:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2618              		.loc 1 1595 0
 2619 0010 7047     		bx	lr
 2620              		.cfi_endproc
 2621              	.LFE103:
 2623              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 2624              		.align	1
 2625              		.global	TIM_OC1FastConfig
 2626              		.syntax unified
 2627              		.thumb
 2628              		.thumb_func
 2629              		.fpu softvfp
 2631              	TIM_OC1FastConfig:
 2632              	.LFB104:
1607:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2633              		.loc 1 1607 0
 2634              		.cfi_startproc
 2635              		@ args = 0, pretend = 0, frame = 0
 2636              		@ frame_needed = 0, uses_anonymous_args = 0
 2637              		@ link register save eliminated.
 2638              	.LVL326:
1613:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
 2639              		.loc 1 1613 0
 2640 0000 038B     		ldrh	r3, [r0, #24]
 2641 0002 9BB2     		uxth	r3, r3
 2642              	.LVL327:
1615:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2643              		.loc 1 1615 0
 2644 0004 23F00403 		bic	r3, r3, #4
 2645              	.LVL328:
1617:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 2646              		.loc 1 1617 0
 2647 0008 1943     		orrs	r1, r1, r3
 2648              	.LVL329:
1619:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2649              		.loc 1 1619 0
 2650 000a 0183     		strh	r1, [r0, #24]	@ movhi
1620:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2651              		.loc 1 1620 0
 2652 000c 7047     		bx	lr
 2653              		.cfi_endproc
 2654              	.LFE104:
 2656              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 2657              		.align	1
 2658              		.global	TIM_OC2FastConfig
 2659              		.syntax unified
 2660              		.thumb
 2661              		.thumb_func
 2662              		.fpu softvfp
 2664              	TIM_OC2FastConfig:
 2665              	.LFB105:
1633:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2666              		.loc 1 1633 0
 2667              		.cfi_startproc
 2668              		@ args = 0, pretend = 0, frame = 0
 2669              		@ frame_needed = 0, uses_anonymous_args = 0
 2670              		@ link register save eliminated.
 2671              	.LVL330:
1639:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
 2672              		.loc 1 1639 0
 2673 0000 038B     		ldrh	r3, [r0, #24]
 2674 0002 9BB2     		uxth	r3, r3
 2675              	.LVL331:
1641:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2676              		.loc 1 1641 0
 2677 0004 23F48063 		bic	r3, r3, #1024
 2678              	.LVL332:
1643:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 2679              		.loc 1 1643 0
 2680 0008 0902     		lsls	r1, r1, #8
 2681              	.LVL333:
 2682 000a 89B2     		uxth	r1, r1
 2683 000c 0B43     		orrs	r3, r3, r1
 2684              	.LVL334:
1645:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2685              		.loc 1 1645 0
 2686 000e 0383     		strh	r3, [r0, #24]	@ movhi
1646:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2687              		.loc 1 1646 0
 2688 0010 7047     		bx	lr
 2689              		.cfi_endproc
 2690              	.LFE105:
 2692              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 2693              		.align	1
 2694              		.global	TIM_OC3FastConfig
 2695              		.syntax unified
 2696              		.thumb
 2697              		.thumb_func
 2698              		.fpu softvfp
 2700              	TIM_OC3FastConfig:
 2701              	.LFB106:
1658:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2702              		.loc 1 1658 0
 2703              		.cfi_startproc
 2704              		@ args = 0, pretend = 0, frame = 0
 2705              		@ frame_needed = 0, uses_anonymous_args = 0
 2706              		@ link register save eliminated.
 2707              	.LVL335:
1664:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
 2708              		.loc 1 1664 0
 2709 0000 838B     		ldrh	r3, [r0, #28]
 2710 0002 9BB2     		uxth	r3, r3
 2711              	.LVL336:
1666:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2712              		.loc 1 1666 0
 2713 0004 23F00403 		bic	r3, r3, #4
 2714              	.LVL337:
1668:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 2715              		.loc 1 1668 0
 2716 0008 1943     		orrs	r1, r1, r3
 2717              	.LVL338:
1670:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2718              		.loc 1 1670 0
 2719 000a 8183     		strh	r1, [r0, #28]	@ movhi
1671:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2720              		.loc 1 1671 0
 2721 000c 7047     		bx	lr
 2722              		.cfi_endproc
 2723              	.LFE106:
 2725              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 2726              		.align	1
 2727              		.global	TIM_OC4FastConfig
 2728              		.syntax unified
 2729              		.thumb
 2730              		.thumb_func
 2731              		.fpu softvfp
 2733              	TIM_OC4FastConfig:
 2734              	.LFB107:
1683:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2735              		.loc 1 1683 0
 2736              		.cfi_startproc
 2737              		@ args = 0, pretend = 0, frame = 0
 2738              		@ frame_needed = 0, uses_anonymous_args = 0
 2739              		@ link register save eliminated.
 2740              	.LVL339:
1689:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
 2741              		.loc 1 1689 0
 2742 0000 838B     		ldrh	r3, [r0, #28]
 2743 0002 9BB2     		uxth	r3, r3
 2744              	.LVL340:
1691:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2745              		.loc 1 1691 0
 2746 0004 23F48063 		bic	r3, r3, #1024
 2747              	.LVL341:
1693:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 2748              		.loc 1 1693 0
 2749 0008 0902     		lsls	r1, r1, #8
 2750              	.LVL342:
 2751 000a 89B2     		uxth	r1, r1
 2752 000c 0B43     		orrs	r3, r3, r1
 2753              	.LVL343:
1695:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2754              		.loc 1 1695 0
 2755 000e 8383     		strh	r3, [r0, #28]	@ movhi
1696:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2756              		.loc 1 1696 0
 2757 0010 7047     		bx	lr
 2758              		.cfi_endproc
 2759              	.LFE107:
 2761              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 2762              		.align	1
 2763              		.global	TIM_ClearOC1Ref
 2764              		.syntax unified
 2765              		.thumb
 2766              		.thumb_func
 2767              		.fpu softvfp
 2769              	TIM_ClearOC1Ref:
 2770              	.LFB108:
1708:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2771              		.loc 1 1708 0
 2772              		.cfi_startproc
 2773              		@ args = 0, pretend = 0, frame = 0
 2774              		@ frame_needed = 0, uses_anonymous_args = 0
 2775              		@ link register save eliminated.
 2776              	.LVL344:
1714:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2777              		.loc 1 1714 0
 2778 0000 038B     		ldrh	r3, [r0, #24]
 2779 0002 9BB2     		uxth	r3, r3
 2780              	.LVL345:
1717:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2781              		.loc 1 1717 0
 2782 0004 23F08003 		bic	r3, r3, #128
 2783              	.LVL346:
1719:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2784              		.loc 1 1719 0
 2785 0008 1943     		orrs	r1, r1, r3
 2786              	.LVL347:
1721:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2787              		.loc 1 1721 0
 2788 000a 0183     		strh	r1, [r0, #24]	@ movhi
1722:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2789              		.loc 1 1722 0
 2790 000c 7047     		bx	lr
 2791              		.cfi_endproc
 2792              	.LFE108:
 2794              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 2795              		.align	1
 2796              		.global	TIM_ClearOC2Ref
 2797              		.syntax unified
 2798              		.thumb
 2799              		.thumb_func
 2800              		.fpu softvfp
 2802              	TIM_ClearOC2Ref:
 2803              	.LFB109:
1734:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2804              		.loc 1 1734 0
 2805              		.cfi_startproc
 2806              		@ args = 0, pretend = 0, frame = 0
 2807              		@ frame_needed = 0, uses_anonymous_args = 0
 2808              		@ link register save eliminated.
 2809              	.LVL348:
1739:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
 2810              		.loc 1 1739 0
 2811 0000 038B     		ldrh	r3, [r0, #24]
 2812              	.LVL349:
1741:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2813              		.loc 1 1741 0
 2814 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2815              	.LVL350:
1743:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2816              		.loc 1 1743 0
 2817 0006 0902     		lsls	r1, r1, #8
 2818              	.LVL351:
 2819 0008 89B2     		uxth	r1, r1
 2820 000a 1943     		orrs	r1, r1, r3
 2821              	.LVL352:
1745:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2822              		.loc 1 1745 0
 2823 000c 0183     		strh	r1, [r0, #24]	@ movhi
1746:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2824              		.loc 1 1746 0
 2825 000e 7047     		bx	lr
 2826              		.cfi_endproc
 2827              	.LFE109:
 2829              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 2830              		.align	1
 2831              		.global	TIM_ClearOC3Ref
 2832              		.syntax unified
 2833              		.thumb
 2834              		.thumb_func
 2835              		.fpu softvfp
 2837              	TIM_ClearOC3Ref:
 2838              	.LFB110:
1758:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2839              		.loc 1 1758 0
 2840              		.cfi_startproc
 2841              		@ args = 0, pretend = 0, frame = 0
 2842              		@ frame_needed = 0, uses_anonymous_args = 0
 2843              		@ link register save eliminated.
 2844              	.LVL353:
1763:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
 2845              		.loc 1 1763 0
 2846 0000 838B     		ldrh	r3, [r0, #28]
 2847 0002 9BB2     		uxth	r3, r3
 2848              	.LVL354:
1765:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2849              		.loc 1 1765 0
 2850 0004 23F08003 		bic	r3, r3, #128
 2851              	.LVL355:
1767:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2852              		.loc 1 1767 0
 2853 0008 1943     		orrs	r1, r1, r3
 2854              	.LVL356:
1769:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2855              		.loc 1 1769 0
 2856 000a 8183     		strh	r1, [r0, #28]	@ movhi
1770:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2857              		.loc 1 1770 0
 2858 000c 7047     		bx	lr
 2859              		.cfi_endproc
 2860              	.LFE110:
 2862              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 2863              		.align	1
 2864              		.global	TIM_ClearOC4Ref
 2865              		.syntax unified
 2866              		.thumb
 2867              		.thumb_func
 2868              		.fpu softvfp
 2870              	TIM_ClearOC4Ref:
 2871              	.LFB111:
1782:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2872              		.loc 1 1782 0
 2873              		.cfi_startproc
 2874              		@ args = 0, pretend = 0, frame = 0
 2875              		@ frame_needed = 0, uses_anonymous_args = 0
 2876              		@ link register save eliminated.
 2877              	.LVL357:
1787:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
 2878              		.loc 1 1787 0
 2879 0000 838B     		ldrh	r3, [r0, #28]
 2880              	.LVL358:
1789:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2881              		.loc 1 1789 0
 2882 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2883              	.LVL359:
1791:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2884              		.loc 1 1791 0
 2885 0006 0902     		lsls	r1, r1, #8
 2886              	.LVL360:
 2887 0008 89B2     		uxth	r1, r1
 2888 000a 1943     		orrs	r1, r1, r3
 2889              	.LVL361:
1793:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2890              		.loc 1 1793 0
 2891 000c 8183     		strh	r1, [r0, #28]	@ movhi
1794:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2892              		.loc 1 1794 0
 2893 000e 7047     		bx	lr
 2894              		.cfi_endproc
 2895              	.LFE111:
 2897              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 2898              		.align	1
 2899              		.global	TIM_OC1PolarityConfig
 2900              		.syntax unified
 2901              		.thumb
 2902              		.thumb_func
 2903              		.fpu softvfp
 2905              	TIM_OC1PolarityConfig:
 2906              	.LFB112:
1806:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 2907              		.loc 1 1806 0
 2908              		.cfi_startproc
 2909              		@ args = 0, pretend = 0, frame = 0
 2910              		@ frame_needed = 0, uses_anonymous_args = 0
 2911              		@ link register save eliminated.
 2912              	.LVL362:
1811:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
 2913              		.loc 1 1811 0
 2914 0000 038C     		ldrh	r3, [r0, #32]
 2915 0002 9BB2     		uxth	r3, r3
 2916              	.LVL363:
1813:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 2917              		.loc 1 1813 0
 2918 0004 23F00203 		bic	r3, r3, #2
 2919              	.LVL364:
1814:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 2920              		.loc 1 1814 0
 2921 0008 1943     		orrs	r1, r1, r3
 2922              	.LVL365:
1816:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2923              		.loc 1 1816 0
 2924 000a 0184     		strh	r1, [r0, #32]	@ movhi
1817:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2925              		.loc 1 1817 0
 2926 000c 7047     		bx	lr
 2927              		.cfi_endproc
 2928              	.LFE112:
 2930              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 2931              		.align	1
 2932              		.global	TIM_OC1NPolarityConfig
 2933              		.syntax unified
 2934              		.thumb
 2935              		.thumb_func
 2936              		.fpu softvfp
 2938              	TIM_OC1NPolarityConfig:
 2939              	.LFB113:
1829:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 2940              		.loc 1 1829 0
 2941              		.cfi_startproc
 2942              		@ args = 0, pretend = 0, frame = 0
 2943              		@ frame_needed = 0, uses_anonymous_args = 0
 2944              		@ link register save eliminated.
 2945              	.LVL366:
1835:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
 2946              		.loc 1 1835 0
 2947 0000 038C     		ldrh	r3, [r0, #32]
 2948 0002 9BB2     		uxth	r3, r3
 2949              	.LVL367:
1837:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2950              		.loc 1 1837 0
 2951 0004 23F00803 		bic	r3, r3, #8
 2952              	.LVL368:
1838:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 2953              		.loc 1 1838 0
 2954 0008 1943     		orrs	r1, r1, r3
 2955              	.LVL369:
1840:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2956              		.loc 1 1840 0
 2957 000a 0184     		strh	r1, [r0, #32]	@ movhi
1841:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2958              		.loc 1 1841 0
 2959 000c 7047     		bx	lr
 2960              		.cfi_endproc
 2961              	.LFE113:
 2963              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 2964              		.align	1
 2965              		.global	TIM_OC2PolarityConfig
 2966              		.syntax unified
 2967              		.thumb
 2968              		.thumb_func
 2969              		.fpu softvfp
 2971              	TIM_OC2PolarityConfig:
 2972              	.LFB114:
1853:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 2973              		.loc 1 1853 0
 2974              		.cfi_startproc
 2975              		@ args = 0, pretend = 0, frame = 0
 2976              		@ frame_needed = 0, uses_anonymous_args = 0
 2977              		@ link register save eliminated.
 2978              	.LVL370:
1858:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
 2979              		.loc 1 1858 0
 2980 0000 038C     		ldrh	r3, [r0, #32]
 2981 0002 9BB2     		uxth	r3, r3
 2982              	.LVL371:
1860:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2983              		.loc 1 1860 0
 2984 0004 23F02003 		bic	r3, r3, #32
 2985              	.LVL372:
1861:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 2986              		.loc 1 1861 0
 2987 0008 0901     		lsls	r1, r1, #4
 2988              	.LVL373:
 2989 000a 89B2     		uxth	r1, r1
 2990 000c 0B43     		orrs	r3, r3, r1
 2991              	.LVL374:
1863:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 2992              		.loc 1 1863 0
 2993 000e 0384     		strh	r3, [r0, #32]	@ movhi
1864:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 2994              		.loc 1 1864 0
 2995 0010 7047     		bx	lr
 2996              		.cfi_endproc
 2997              	.LFE114:
 2999              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 3000              		.align	1
 3001              		.global	TIM_OC2NPolarityConfig
 3002              		.syntax unified
 3003              		.thumb
 3004              		.thumb_func
 3005              		.fpu softvfp
 3007              	TIM_OC2NPolarityConfig:
 3008              	.LFB115:
1876:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3009              		.loc 1 1876 0
 3010              		.cfi_startproc
 3011              		@ args = 0, pretend = 0, frame = 0
 3012              		@ frame_needed = 0, uses_anonymous_args = 0
 3013              		@ link register save eliminated.
 3014              	.LVL375:
1882:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
 3015              		.loc 1 1882 0
 3016 0000 038C     		ldrh	r3, [r0, #32]
 3017 0002 9BB2     		uxth	r3, r3
 3018              	.LVL376:
1884:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3019              		.loc 1 1884 0
 3020 0004 23F08003 		bic	r3, r3, #128
 3021              	.LVL377:
1885:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3022              		.loc 1 1885 0
 3023 0008 0901     		lsls	r1, r1, #4
 3024              	.LVL378:
 3025 000a 89B2     		uxth	r1, r1
 3026 000c 0B43     		orrs	r3, r3, r1
 3027              	.LVL379:
1887:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3028              		.loc 1 1887 0
 3029 000e 0384     		strh	r3, [r0, #32]	@ movhi
1888:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3030              		.loc 1 1888 0
 3031 0010 7047     		bx	lr
 3032              		.cfi_endproc
 3033              	.LFE115:
 3035              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 3036              		.align	1
 3037              		.global	TIM_OC3PolarityConfig
 3038              		.syntax unified
 3039              		.thumb
 3040              		.thumb_func
 3041              		.fpu softvfp
 3043              	TIM_OC3PolarityConfig:
 3044              	.LFB116:
1900:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3045              		.loc 1 1900 0
 3046              		.cfi_startproc
 3047              		@ args = 0, pretend = 0, frame = 0
 3048              		@ frame_needed = 0, uses_anonymous_args = 0
 3049              		@ link register save eliminated.
 3050              	.LVL380:
1905:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
 3051              		.loc 1 1905 0
 3052 0000 038C     		ldrh	r3, [r0, #32]
 3053 0002 9BB2     		uxth	r3, r3
 3054              	.LVL381:
1907:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3055              		.loc 1 1907 0
 3056 0004 23F40073 		bic	r3, r3, #512
 3057              	.LVL382:
1908:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3058              		.loc 1 1908 0
 3059 0008 0902     		lsls	r1, r1, #8
 3060              	.LVL383:
 3061 000a 89B2     		uxth	r1, r1
 3062 000c 0B43     		orrs	r3, r3, r1
 3063              	.LVL384:
1910:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3064              		.loc 1 1910 0
 3065 000e 0384     		strh	r3, [r0, #32]	@ movhi
1911:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3066              		.loc 1 1911 0
 3067 0010 7047     		bx	lr
 3068              		.cfi_endproc
 3069              	.LFE116:
 3071              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 3072              		.align	1
 3073              		.global	TIM_OC3NPolarityConfig
 3074              		.syntax unified
 3075              		.thumb
 3076              		.thumb_func
 3077              		.fpu softvfp
 3079              	TIM_OC3NPolarityConfig:
 3080              	.LFB117:
1923:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3081              		.loc 1 1923 0
 3082              		.cfi_startproc
 3083              		@ args = 0, pretend = 0, frame = 0
 3084              		@ frame_needed = 0, uses_anonymous_args = 0
 3085              		@ link register save eliminated.
 3086              	.LVL385:
1930:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
 3087              		.loc 1 1930 0
 3088 0000 038C     		ldrh	r3, [r0, #32]
 3089 0002 9BB2     		uxth	r3, r3
 3090              	.LVL386:
1932:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3091              		.loc 1 1932 0
 3092 0004 23F40063 		bic	r3, r3, #2048
 3093              	.LVL387:
1933:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3094              		.loc 1 1933 0
 3095 0008 0902     		lsls	r1, r1, #8
 3096              	.LVL388:
 3097 000a 89B2     		uxth	r1, r1
 3098 000c 0B43     		orrs	r3, r3, r1
 3099              	.LVL389:
1935:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3100              		.loc 1 1935 0
 3101 000e 0384     		strh	r3, [r0, #32]	@ movhi
1936:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3102              		.loc 1 1936 0
 3103 0010 7047     		bx	lr
 3104              		.cfi_endproc
 3105              	.LFE117:
 3107              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 3108              		.align	1
 3109              		.global	TIM_OC4PolarityConfig
 3110              		.syntax unified
 3111              		.thumb
 3112              		.thumb_func
 3113              		.fpu softvfp
 3115              	TIM_OC4PolarityConfig:
 3116              	.LFB118:
1948:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3117              		.loc 1 1948 0
 3118              		.cfi_startproc
 3119              		@ args = 0, pretend = 0, frame = 0
 3120              		@ frame_needed = 0, uses_anonymous_args = 0
 3121              		@ link register save eliminated.
 3122              	.LVL390:
1953:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
 3123              		.loc 1 1953 0
 3124 0000 038C     		ldrh	r3, [r0, #32]
 3125 0002 9BB2     		uxth	r3, r3
 3126              	.LVL391:
1955:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3127              		.loc 1 1955 0
 3128 0004 23F40053 		bic	r3, r3, #8192
 3129              	.LVL392:
1956:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3130              		.loc 1 1956 0
 3131 0008 0903     		lsls	r1, r1, #12
 3132              	.LVL393:
 3133 000a 89B2     		uxth	r1, r1
 3134 000c 0B43     		orrs	r3, r3, r1
 3135              	.LVL394:
1958:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3136              		.loc 1 1958 0
 3137 000e 0384     		strh	r3, [r0, #32]	@ movhi
1959:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3138              		.loc 1 1959 0
 3139 0010 7047     		bx	lr
 3140              		.cfi_endproc
 3141              	.LFE118:
 3143              		.section	.text.TIM_CCxCmd,"ax",%progbits
 3144              		.align	1
 3145              		.global	TIM_CCxCmd
 3146              		.syntax unified
 3147              		.thumb
 3148              		.thumb_func
 3149              		.fpu softvfp
 3151              	TIM_CCxCmd:
 3152              	.LFB119:
1981:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmp = 0;
 3153              		.loc 1 1981 0
 3154              		.cfi_startproc
 3155              		@ args = 0, pretend = 0, frame = 0
 3156              		@ frame_needed = 0, uses_anonymous_args = 0
 3157              		@ link register save eliminated.
 3158              	.LVL395:
 3159 0000 10B4     		push	{r4}
 3160              		.cfi_def_cfa_offset 4
 3161              		.cfi_offset 4, -4
 3162              	.LVL396:
1989:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3163              		.loc 1 1989 0
 3164 0002 0123     		movs	r3, #1
 3165 0004 8B40     		lsls	r3, r3, r1
 3166 0006 9BB2     		uxth	r3, r3
 3167              	.LVL397:
1992:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3168              		.loc 1 1992 0
 3169 0008 048C     		ldrh	r4, [r0, #32]
 3170 000a 24EA0303 		bic	r3, r4, r3
 3171              	.LVL398:
 3172 000e 0384     		strh	r3, [r0, #32]	@ movhi
1995:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3173              		.loc 1 1995 0
 3174 0010 038C     		ldrh	r3, [r0, #32]
 3175 0012 02FA01F1 		lsl	r1, r2, r1
 3176              	.LVL399:
 3177 0016 89B2     		uxth	r1, r1
 3178 0018 1943     		orrs	r1, r1, r3
 3179 001a 0184     		strh	r1, [r0, #32]	@ movhi
1996:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3180              		.loc 1 1996 0
 3181 001c 10BC     		pop	{r4}
 3182              		.cfi_restore 4
 3183              		.cfi_def_cfa_offset 0
 3184 001e 7047     		bx	lr
 3185              		.cfi_endproc
 3186              	.LFE119:
 3188              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 3189              		.align	1
 3190              		.global	TIM_CCxNCmd
 3191              		.syntax unified
 3192              		.thumb
 3193              		.thumb_func
 3194              		.fpu softvfp
 3196              	TIM_CCxNCmd:
 3197              	.LFB120:
2011:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t tmp = 0;
 3198              		.loc 1 2011 0
 3199              		.cfi_startproc
 3200              		@ args = 0, pretend = 0, frame = 0
 3201              		@ frame_needed = 0, uses_anonymous_args = 0
 3202              		@ link register save eliminated.
 3203              	.LVL400:
 3204 0000 10B4     		push	{r4}
 3205              		.cfi_def_cfa_offset 4
 3206              		.cfi_offset 4, -4
 3207              	.LVL401:
2019:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3208              		.loc 1 2019 0
 3209 0002 0423     		movs	r3, #4
 3210 0004 8B40     		lsls	r3, r3, r1
 3211 0006 9BB2     		uxth	r3, r3
 3212              	.LVL402:
2022:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3213              		.loc 1 2022 0
 3214 0008 048C     		ldrh	r4, [r0, #32]
 3215 000a 24EA0303 		bic	r3, r4, r3
 3216              	.LVL403:
 3217 000e 0384     		strh	r3, [r0, #32]	@ movhi
2025:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3218              		.loc 1 2025 0
 3219 0010 038C     		ldrh	r3, [r0, #32]
 3220 0012 02FA01F1 		lsl	r1, r2, r1
 3221              	.LVL404:
 3222 0016 89B2     		uxth	r1, r1
 3223 0018 1943     		orrs	r1, r1, r3
 3224 001a 0184     		strh	r1, [r0, #32]	@ movhi
2026:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3225              		.loc 1 2026 0
 3226 001c 10BC     		pop	{r4}
 3227              		.cfi_restore 4
 3228              		.cfi_def_cfa_offset 0
 3229 001e 7047     		bx	lr
 3230              		.cfi_endproc
 3231              	.LFE120:
 3233              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 3234              		.align	1
 3235              		.global	TIM_SelectOCxM
 3236              		.syntax unified
 3237              		.thumb
 3238              		.thumb_func
 3239              		.fpu softvfp
 3241              	TIM_SelectOCxM:
 3242              	.LFB121:
2052:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint32_t tmp = 0;
 3243              		.loc 1 2052 0
 3244              		.cfi_startproc
 3245              		@ args = 0, pretend = 0, frame = 0
 3246              		@ frame_needed = 0, uses_anonymous_args = 0
 3247              		@ link register save eliminated.
 3248              	.LVL405:
 3249 0000 30B4     		push	{r4, r5}
 3250              		.cfi_def_cfa_offset 8
 3251              		.cfi_offset 4, -8
 3252              		.cfi_offset 5, -4
 3253              	.LVL406:
2062:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3254              		.loc 1 2062 0
 3255 0002 00F11804 		add	r4, r0, #24
 3256              	.LVL407:
2064:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3257              		.loc 1 2064 0
 3258 0006 0123     		movs	r3, #1
 3259 0008 8B40     		lsls	r3, r3, r1
 3260 000a 9BB2     		uxth	r3, r3
 3261              	.LVL408:
2067:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3262              		.loc 1 2067 0
 3263 000c 058C     		ldrh	r5, [r0, #32]
 3264 000e 25EA0303 		bic	r3, r5, r3
 3265              	.LVL409:
 3266 0012 0384     		strh	r3, [r0, #32]	@ movhi
2069:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3267              		.loc 1 2069 0
 3268 0014 71B1     		cbz	r1, .L185
2069:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3269              		.loc 1 2069 0 is_stmt 0 discriminator 1
 3270 0016 0829     		cmp	r1, #8
 3271 0018 0CD0     		beq	.L185
2081:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3272              		.loc 1 2081 0 is_stmt 1
 3273 001a 0439     		subs	r1, r1, #4
 3274              	.LVL410:
 3275 001c C1F34E01 		ubfx	r1, r1, #1, #15
 3276              	.LVL411:
2084:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     
 3277              		.loc 1 2084 0
 3278 0020 0B59     		ldr	r3, [r1, r4]
 3279 0022 23F4E043 		bic	r3, r3, #28672
 3280 0026 0B51     		str	r3, [r1, r4]
2087:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3281              		.loc 1 2087 0
 3282 0028 0B59     		ldr	r3, [r1, r4]
 3283 002a 1202     		lsls	r2, r2, #8
 3284              	.LVL412:
 3285 002c 92B2     		uxth	r2, r2
 3286 002e 1A43     		orrs	r2, r2, r3
 3287 0030 0A51     		str	r2, [r1, r4]
2089:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3288              		.loc 1 2089 0
 3289 0032 07E0     		b	.L184
 3290              	.LVL413:
 3291              	.L185:
2071:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3292              		.loc 1 2071 0
 3293 0034 4908     		lsrs	r1, r1, #1
 3294              	.LVL414:
2074:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****    
 3295              		.loc 1 2074 0
 3296 0036 0B59     		ldr	r3, [r1, r4]
 3297 0038 23F07003 		bic	r3, r3, #112
 3298 003c 0B51     		str	r3, [r1, r4]
2077:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3299              		.loc 1 2077 0
 3300 003e 0B59     		ldr	r3, [r1, r4]
 3301 0040 1A43     		orrs	r2, r2, r3
 3302              	.LVL415:
 3303 0042 0A51     		str	r2, [r1, r4]
 3304              	.LVL416:
 3305              	.L184:
2089:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3306              		.loc 1 2089 0
 3307 0044 30BC     		pop	{r4, r5}
 3308              		.cfi_restore 5
 3309              		.cfi_restore 4
 3310              		.cfi_def_cfa_offset 0
 3311 0046 7047     		bx	lr
 3312              		.cfi_endproc
 3313              	.LFE121:
 3315              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 3316              		.align	1
 3317              		.global	TIM_UpdateDisableConfig
 3318              		.syntax unified
 3319              		.thumb
 3320              		.thumb_func
 3321              		.fpu softvfp
 3323              	TIM_UpdateDisableConfig:
 3324              	.LFB122:
2104:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3325              		.loc 1 2104 0
 3326              		.cfi_startproc
 3327              		@ args = 0, pretend = 0, frame = 0
 3328              		@ frame_needed = 0, uses_anonymous_args = 0
 3329              		@ link register save eliminated.
 3330              	.LVL417:
2108:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3331              		.loc 1 2108 0
 3332 0000 31B9     		cbnz	r1, .L192
2116:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3333              		.loc 1 2116 0
 3334 0002 0388     		ldrh	r3, [r0]
 3335 0004 9BB2     		uxth	r3, r3
 3336 0006 23F00203 		bic	r3, r3, #2
 3337 000a 9BB2     		uxth	r3, r3
 3338 000c 0380     		strh	r3, [r0]	@ movhi
2118:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3339              		.loc 1 2118 0
 3340 000e 7047     		bx	lr
 3341              	.L192:
2111:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3342              		.loc 1 2111 0
 3343 0010 0388     		ldrh	r3, [r0]
 3344 0012 43F00203 		orr	r3, r3, #2
 3345 0016 0380     		strh	r3, [r0]	@ movhi
 3346 0018 7047     		bx	lr
 3347              		.cfi_endproc
 3348              	.LFE122:
 3350              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 3351              		.align	1
 3352              		.global	TIM_UpdateRequestConfig
 3353              		.syntax unified
 3354              		.thumb
 3355              		.thumb_func
 3356              		.fpu softvfp
 3358              	TIM_UpdateRequestConfig:
 3359              	.LFB123:
2132:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3360              		.loc 1 2132 0
 3361              		.cfi_startproc
 3362              		@ args = 0, pretend = 0, frame = 0
 3363              		@ frame_needed = 0, uses_anonymous_args = 0
 3364              		@ link register save eliminated.
 3365              	.LVL418:
2136:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3366              		.loc 1 2136 0
 3367 0000 31B9     		cbnz	r1, .L196
2144:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3368              		.loc 1 2144 0
 3369 0002 0388     		ldrh	r3, [r0]
 3370 0004 9BB2     		uxth	r3, r3
 3371 0006 23F00403 		bic	r3, r3, #4
 3372 000a 9BB2     		uxth	r3, r3
 3373 000c 0380     		strh	r3, [r0]	@ movhi
2146:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3374              		.loc 1 2146 0
 3375 000e 7047     		bx	lr
 3376              	.L196:
2139:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3377              		.loc 1 2139 0
 3378 0010 0388     		ldrh	r3, [r0]
 3379 0012 43F00403 		orr	r3, r3, #4
 3380 0016 0380     		strh	r3, [r0]	@ movhi
 3381 0018 7047     		bx	lr
 3382              		.cfi_endproc
 3383              	.LFE123:
 3385              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 3386              		.align	1
 3387              		.global	TIM_SelectHallSensor
 3388              		.syntax unified
 3389              		.thumb
 3390              		.thumb_func
 3391              		.fpu softvfp
 3393              	TIM_SelectHallSensor:
 3394              	.LFB124:
2156:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3395              		.loc 1 2156 0
 3396              		.cfi_startproc
 3397              		@ args = 0, pretend = 0, frame = 0
 3398              		@ frame_needed = 0, uses_anonymous_args = 0
 3399              		@ link register save eliminated.
 3400              	.LVL419:
2160:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3401              		.loc 1 2160 0
 3402 0000 31B9     		cbnz	r1, .L200
2168:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3403              		.loc 1 2168 0
 3404 0002 8388     		ldrh	r3, [r0, #4]
 3405 0004 9BB2     		uxth	r3, r3
 3406 0006 23F08003 		bic	r3, r3, #128
 3407 000a 9BB2     		uxth	r3, r3
 3408 000c 8380     		strh	r3, [r0, #4]	@ movhi
2170:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3409              		.loc 1 2170 0
 3410 000e 7047     		bx	lr
 3411              	.L200:
2163:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3412              		.loc 1 2163 0
 3413 0010 8388     		ldrh	r3, [r0, #4]
 3414 0012 43F08003 		orr	r3, r3, #128
 3415 0016 8380     		strh	r3, [r0, #4]	@ movhi
 3416 0018 7047     		bx	lr
 3417              		.cfi_endproc
 3418              	.LFE124:
 3420              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 3421              		.align	1
 3422              		.global	TIM_SelectOnePulseMode
 3423              		.syntax unified
 3424              		.thumb
 3425              		.thumb_func
 3426              		.fpu softvfp
 3428              	TIM_SelectOnePulseMode:
 3429              	.LFB125:
2182:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3430              		.loc 1 2182 0
 3431              		.cfi_startproc
 3432              		@ args = 0, pretend = 0, frame = 0
 3433              		@ frame_needed = 0, uses_anonymous_args = 0
 3434              		@ link register save eliminated.
 3435              	.LVL420:
2187:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Configure the OPM Mode */
 3436              		.loc 1 2187 0
 3437 0000 0388     		ldrh	r3, [r0]
 3438 0002 9BB2     		uxth	r3, r3
 3439 0004 23F00803 		bic	r3, r3, #8
 3440 0008 9BB2     		uxth	r3, r3
 3441 000a 0380     		strh	r3, [r0]	@ movhi
2189:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3442              		.loc 1 2189 0
 3443 000c 0388     		ldrh	r3, [r0]
 3444 000e 1943     		orrs	r1, r1, r3
 3445              	.LVL421:
 3446 0010 0180     		strh	r1, [r0]	@ movhi
2190:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3447              		.loc 1 2190 0
 3448 0012 7047     		bx	lr
 3449              		.cfi_endproc
 3450              	.LFE125:
 3452              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 3453              		.align	1
 3454              		.global	TIM_SelectOutputTrigger
 3455              		.syntax unified
 3456              		.thumb
 3457              		.thumb_func
 3458              		.fpu softvfp
 3460              	TIM_SelectOutputTrigger:
 3461              	.LFB126:
2214:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3462              		.loc 1 2214 0
 3463              		.cfi_startproc
 3464              		@ args = 0, pretend = 0, frame = 0
 3465              		@ frame_needed = 0, uses_anonymous_args = 0
 3466              		@ link register save eliminated.
 3467              	.LVL422:
2219:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the TRGO source */
 3468              		.loc 1 2219 0
 3469 0000 8388     		ldrh	r3, [r0, #4]
 3470 0002 9BB2     		uxth	r3, r3
 3471 0004 23F07003 		bic	r3, r3, #112
 3472 0008 9BB2     		uxth	r3, r3
 3473 000a 8380     		strh	r3, [r0, #4]	@ movhi
2221:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3474              		.loc 1 2221 0
 3475 000c 8388     		ldrh	r3, [r0, #4]
 3476 000e 1943     		orrs	r1, r1, r3
 3477              	.LVL423:
 3478 0010 8180     		strh	r1, [r0, #4]	@ movhi
2222:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3479              		.loc 1 2222 0
 3480 0012 7047     		bx	lr
 3481              		.cfi_endproc
 3482              	.LFE126:
 3484              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 3485              		.align	1
 3486              		.global	TIM_SelectSlaveMode
 3487              		.syntax unified
 3488              		.thumb
 3489              		.thumb_func
 3490              		.fpu softvfp
 3492              	TIM_SelectSlaveMode:
 3493              	.LFB127:
2237:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3494              		.loc 1 2237 0
 3495              		.cfi_startproc
 3496              		@ args = 0, pretend = 0, frame = 0
 3497              		@ frame_needed = 0, uses_anonymous_args = 0
 3498              		@ link register save eliminated.
 3499              	.LVL424:
2242:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Select the Slave Mode */
 3500              		.loc 1 2242 0
 3501 0000 0389     		ldrh	r3, [r0, #8]
 3502 0002 9BB2     		uxth	r3, r3
 3503 0004 23F00703 		bic	r3, r3, #7
 3504 0008 9BB2     		uxth	r3, r3
 3505 000a 0381     		strh	r3, [r0, #8]	@ movhi
2244:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3506              		.loc 1 2244 0
 3507 000c 0389     		ldrh	r3, [r0, #8]
 3508 000e 1943     		orrs	r1, r1, r3
 3509              	.LVL425:
 3510 0010 0181     		strh	r1, [r0, #8]	@ movhi
2245:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3511              		.loc 1 2245 0
 3512 0012 7047     		bx	lr
 3513              		.cfi_endproc
 3514              	.LFE127:
 3516              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 3517              		.align	1
 3518              		.global	TIM_SelectMasterSlaveMode
 3519              		.syntax unified
 3520              		.thumb
 3521              		.thumb_func
 3522              		.fpu softvfp
 3524              	TIM_SelectMasterSlaveMode:
 3525              	.LFB128:
2258:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3526              		.loc 1 2258 0
 3527              		.cfi_startproc
 3528              		@ args = 0, pretend = 0, frame = 0
 3529              		@ frame_needed = 0, uses_anonymous_args = 0
 3530              		@ link register save eliminated.
 3531              	.LVL426:
2263:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 3532              		.loc 1 2263 0
 3533 0000 0389     		ldrh	r3, [r0, #8]
 3534 0002 9BB2     		uxth	r3, r3
 3535 0004 23F08003 		bic	r3, r3, #128
 3536 0008 9BB2     		uxth	r3, r3
 3537 000a 0381     		strh	r3, [r0, #8]	@ movhi
2266:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3538              		.loc 1 2266 0
 3539 000c 0389     		ldrh	r3, [r0, #8]
 3540 000e 1943     		orrs	r1, r1, r3
 3541              	.LVL427:
 3542 0010 0181     		strh	r1, [r0, #8]	@ movhi
2267:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3543              		.loc 1 2267 0
 3544 0012 7047     		bx	lr
 3545              		.cfi_endproc
 3546              	.LFE128:
 3548              		.section	.text.TIM_SetCounter,"ax",%progbits
 3549              		.align	1
 3550              		.global	TIM_SetCounter
 3551              		.syntax unified
 3552              		.thumb
 3553              		.thumb_func
 3554              		.fpu softvfp
 3556              	TIM_SetCounter:
 3557              	.LFB129:
2276:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3558              		.loc 1 2276 0
 3559              		.cfi_startproc
 3560              		@ args = 0, pretend = 0, frame = 0
 3561              		@ frame_needed = 0, uses_anonymous_args = 0
 3562              		@ link register save eliminated.
 3563              	.LVL428:
2280:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3564              		.loc 1 2280 0
 3565 0000 8184     		strh	r1, [r0, #36]	@ movhi
2281:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3566              		.loc 1 2281 0
 3567 0002 7047     		bx	lr
 3568              		.cfi_endproc
 3569              	.LFE129:
 3571              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 3572              		.align	1
 3573              		.global	TIM_SetAutoreload
 3574              		.syntax unified
 3575              		.thumb
 3576              		.thumb_func
 3577              		.fpu softvfp
 3579              	TIM_SetAutoreload:
 3580              	.LFB130:
2290:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3581              		.loc 1 2290 0
 3582              		.cfi_startproc
 3583              		@ args = 0, pretend = 0, frame = 0
 3584              		@ frame_needed = 0, uses_anonymous_args = 0
 3585              		@ link register save eliminated.
 3586              	.LVL429:
2294:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3587              		.loc 1 2294 0
 3588 0000 8185     		strh	r1, [r0, #44]	@ movhi
2295:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3589              		.loc 1 2295 0
 3590 0002 7047     		bx	lr
 3591              		.cfi_endproc
 3592              	.LFE130:
 3594              		.section	.text.TIM_SetCompare1,"ax",%progbits
 3595              		.align	1
 3596              		.global	TIM_SetCompare1
 3597              		.syntax unified
 3598              		.thumb
 3599              		.thumb_func
 3600              		.fpu softvfp
 3602              	TIM_SetCompare1:
 3603              	.LFB131:
2304:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3604              		.loc 1 2304 0
 3605              		.cfi_startproc
 3606              		@ args = 0, pretend = 0, frame = 0
 3607              		@ frame_needed = 0, uses_anonymous_args = 0
 3608              		@ link register save eliminated.
 3609              	.LVL430:
2308:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3610              		.loc 1 2308 0
 3611 0000 8186     		strh	r1, [r0, #52]	@ movhi
2309:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3612              		.loc 1 2309 0
 3613 0002 7047     		bx	lr
 3614              		.cfi_endproc
 3615              	.LFE131:
 3617              		.section	.text.TIM_SetCompare2,"ax",%progbits
 3618              		.align	1
 3619              		.global	TIM_SetCompare2
 3620              		.syntax unified
 3621              		.thumb
 3622              		.thumb_func
 3623              		.fpu softvfp
 3625              	TIM_SetCompare2:
 3626              	.LFB132:
2318:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3627              		.loc 1 2318 0
 3628              		.cfi_startproc
 3629              		@ args = 0, pretend = 0, frame = 0
 3630              		@ frame_needed = 0, uses_anonymous_args = 0
 3631              		@ link register save eliminated.
 3632              	.LVL431:
2322:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3633              		.loc 1 2322 0
 3634 0000 0187     		strh	r1, [r0, #56]	@ movhi
2323:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3635              		.loc 1 2323 0
 3636 0002 7047     		bx	lr
 3637              		.cfi_endproc
 3638              	.LFE132:
 3640              		.section	.text.TIM_SetCompare3,"ax",%progbits
 3641              		.align	1
 3642              		.global	TIM_SetCompare3
 3643              		.syntax unified
 3644              		.thumb
 3645              		.thumb_func
 3646              		.fpu softvfp
 3648              	TIM_SetCompare3:
 3649              	.LFB133:
2332:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3650              		.loc 1 2332 0
 3651              		.cfi_startproc
 3652              		@ args = 0, pretend = 0, frame = 0
 3653              		@ frame_needed = 0, uses_anonymous_args = 0
 3654              		@ link register save eliminated.
 3655              	.LVL432:
2336:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3656              		.loc 1 2336 0
 3657 0000 8187     		strh	r1, [r0, #60]	@ movhi
2337:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3658              		.loc 1 2337 0
 3659 0002 7047     		bx	lr
 3660              		.cfi_endproc
 3661              	.LFE133:
 3663              		.section	.text.TIM_SetCompare4,"ax",%progbits
 3664              		.align	1
 3665              		.global	TIM_SetCompare4
 3666              		.syntax unified
 3667              		.thumb
 3668              		.thumb_func
 3669              		.fpu softvfp
 3671              	TIM_SetCompare4:
 3672              	.LFB134:
2346:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3673              		.loc 1 2346 0
 3674              		.cfi_startproc
 3675              		@ args = 0, pretend = 0, frame = 0
 3676              		@ frame_needed = 0, uses_anonymous_args = 0
 3677              		@ link register save eliminated.
 3678              	.LVL433:
2350:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3679              		.loc 1 2350 0
 3680 0000 A0F84010 		strh	r1, [r0, #64]	@ movhi
2351:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3681              		.loc 1 2351 0
 3682 0004 7047     		bx	lr
 3683              		.cfi_endproc
 3684              	.LFE134:
 3686              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 3687              		.align	1
 3688              		.global	TIM_SetIC1Prescaler
 3689              		.syntax unified
 3690              		.thumb
 3691              		.thumb_func
 3692              		.fpu softvfp
 3694              	TIM_SetIC1Prescaler:
 3695              	.LFB135:
2365:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3696              		.loc 1 2365 0
 3697              		.cfi_startproc
 3698              		@ args = 0, pretend = 0, frame = 0
 3699              		@ frame_needed = 0, uses_anonymous_args = 0
 3700              		@ link register save eliminated.
 3701              	.LVL434:
2370:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC1PSC value */
 3702              		.loc 1 2370 0
 3703 0000 038B     		ldrh	r3, [r0, #24]
 3704 0002 9BB2     		uxth	r3, r3
 3705 0004 23F00C03 		bic	r3, r3, #12
 3706 0008 9BB2     		uxth	r3, r3
 3707 000a 0383     		strh	r3, [r0, #24]	@ movhi
2372:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3708              		.loc 1 2372 0
 3709 000c 038B     		ldrh	r3, [r0, #24]
 3710 000e 1943     		orrs	r1, r1, r3
 3711              	.LVL435:
 3712 0010 0183     		strh	r1, [r0, #24]	@ movhi
2373:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3713              		.loc 1 2373 0
 3714 0012 7047     		bx	lr
 3715              		.cfi_endproc
 3716              	.LFE135:
 3718              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 3719              		.align	1
 3720              		.global	TIM_SetIC2Prescaler
 3721              		.syntax unified
 3722              		.thumb
 3723              		.thumb_func
 3724              		.fpu softvfp
 3726              	TIM_SetIC2Prescaler:
 3727              	.LFB136:
2387:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3728              		.loc 1 2387 0
 3729              		.cfi_startproc
 3730              		@ args = 0, pretend = 0, frame = 0
 3731              		@ frame_needed = 0, uses_anonymous_args = 0
 3732              		@ link register save eliminated.
 3733              	.LVL436:
2392:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC2PSC value */
 3734              		.loc 1 2392 0
 3735 0000 038B     		ldrh	r3, [r0, #24]
 3736 0002 9BB2     		uxth	r3, r3
 3737 0004 23F44063 		bic	r3, r3, #3072
 3738 0008 9BB2     		uxth	r3, r3
 3739 000a 0383     		strh	r3, [r0, #24]	@ movhi
2394:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3740              		.loc 1 2394 0
 3741 000c 038B     		ldrh	r3, [r0, #24]
 3742 000e 0902     		lsls	r1, r1, #8
 3743              	.LVL437:
 3744 0010 89B2     		uxth	r1, r1
 3745 0012 1943     		orrs	r1, r1, r3
 3746 0014 0183     		strh	r1, [r0, #24]	@ movhi
2395:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3747              		.loc 1 2395 0
 3748 0016 7047     		bx	lr
 3749              		.cfi_endproc
 3750              	.LFE136:
 3752              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 3753              		.align	1
 3754              		.global	TIM_PWMIConfig
 3755              		.syntax unified
 3756              		.thumb
 3757              		.thumb_func
 3758              		.fpu softvfp
 3760              	TIM_PWMIConfig:
 3761              	.LFB70:
 655:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3762              		.loc 1 655 0
 3763              		.cfi_startproc
 3764              		@ args = 0, pretend = 0, frame = 0
 3765              		@ frame_needed = 0, uses_anonymous_args = 0
 3766              	.LVL438:
 3767 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3768              		.cfi_def_cfa_offset 24
 3769              		.cfi_offset 3, -24
 3770              		.cfi_offset 4, -20
 3771              		.cfi_offset 5, -16
 3772              		.cfi_offset 6, -12
 3773              		.cfi_offset 7, -8
 3774              		.cfi_offset 14, -4
 3775 0002 0546     		mov	r5, r0
 3776 0004 0C46     		mov	r4, r1
 3777              	.LVL439:
 661:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3778              		.loc 1 661 0
 3779 0006 4988     		ldrh	r1, [r1, #2]
 3780              	.LVL440:
 3781 0008 C9B9     		cbnz	r1, .L218
 663:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3782              		.loc 1 663 0
 3783 000a 0226     		movs	r6, #2
 3784              	.L214:
 3785              	.LVL441:
 670:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3786              		.loc 1 670 0
 3787 000c A288     		ldrh	r2, [r4, #4]
 3788 000e 012A     		cmp	r2, #1
 3789 0010 17D0     		beq	.L221
 676:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3790              		.loc 1 676 0
 3791 0012 0127     		movs	r7, #1
 3792              	.L215:
 3793              	.LVL442:
 678:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3794              		.loc 1 678 0
 3795 0014 2388     		ldrh	r3, [r4]
 3796 0016 B3B1     		cbz	r3, .L222
 693:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3797              		.loc 1 693 0
 3798 0018 2389     		ldrh	r3, [r4, #8]
 3799 001a 2846     		mov	r0, r5
 3800              	.LVL443:
 3801 001c FFF7FEFF 		bl	TI2_Config
 3802              	.LVL444:
 696:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI1 Configuration */
 3803              		.loc 1 696 0
 3804 0020 E188     		ldrh	r1, [r4, #6]
 3805 0022 2846     		mov	r0, r5
 3806 0024 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3807              	.LVL445:
 698:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 3808              		.loc 1 698 0
 3809 0028 2389     		ldrh	r3, [r4, #8]
 3810 002a 3A46     		mov	r2, r7
 3811 002c 3146     		mov	r1, r6
 3812 002e 2846     		mov	r0, r5
 3813 0030 FFF7FEFF 		bl	TI1_Config
 3814              	.LVL446:
 700:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3815              		.loc 1 700 0
 3816 0034 E188     		ldrh	r1, [r4, #6]
 3817 0036 2846     		mov	r0, r5
 3818 0038 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3819              	.LVL447:
 3820              	.L213:
 702:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3821              		.loc 1 702 0
 3822 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3823              	.LVL448:
 3824              	.L218:
 667:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3825              		.loc 1 667 0
 3826 003e 0026     		movs	r6, #0
 3827 0040 E4E7     		b	.L214
 3828              	.LVL449:
 3829              	.L221:
 672:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3830              		.loc 1 672 0
 3831 0042 0227     		movs	r7, #2
 3832 0044 E6E7     		b	.L215
 3833              	.LVL450:
 3834              	.L222:
 681:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3835              		.loc 1 681 0
 3836 0046 2389     		ldrh	r3, [r4, #8]
 3837 0048 2846     		mov	r0, r5
 3838              	.LVL451:
 3839 004a FFF7FEFF 		bl	TI1_Config
 3840              	.LVL452:
 684:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* TI2 Configuration */
 3841              		.loc 1 684 0
 3842 004e E188     		ldrh	r1, [r4, #6]
 3843 0050 2846     		mov	r0, r5
 3844 0052 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3845              	.LVL453:
 686:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 3846              		.loc 1 686 0
 3847 0056 2389     		ldrh	r3, [r4, #8]
 3848 0058 3A46     		mov	r2, r7
 3849 005a 3146     		mov	r1, r6
 3850 005c 2846     		mov	r0, r5
 3851 005e FFF7FEFF 		bl	TI2_Config
 3852              	.LVL454:
 688:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3853              		.loc 1 688 0
 3854 0062 E188     		ldrh	r1, [r4, #6]
 3855 0064 2846     		mov	r0, r5
 3856 0066 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3857              	.LVL455:
 3858 006a E7E7     		b	.L213
 3859              		.cfi_endproc
 3860              	.LFE70:
 3862              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 3863              		.align	1
 3864              		.global	TIM_SetIC3Prescaler
 3865              		.syntax unified
 3866              		.thumb
 3867              		.thumb_func
 3868              		.fpu softvfp
 3870              	TIM_SetIC3Prescaler:
 3871              	.LFB137:
2409:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3872              		.loc 1 2409 0
 3873              		.cfi_startproc
 3874              		@ args = 0, pretend = 0, frame = 0
 3875              		@ frame_needed = 0, uses_anonymous_args = 0
 3876              		@ link register save eliminated.
 3877              	.LVL456:
2414:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC3PSC value */
 3878              		.loc 1 2414 0
 3879 0000 838B     		ldrh	r3, [r0, #28]
 3880 0002 9BB2     		uxth	r3, r3
 3881 0004 23F00C03 		bic	r3, r3, #12
 3882 0008 9BB2     		uxth	r3, r3
 3883 000a 8383     		strh	r3, [r0, #28]	@ movhi
2416:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3884              		.loc 1 2416 0
 3885 000c 838B     		ldrh	r3, [r0, #28]
 3886 000e 1943     		orrs	r1, r1, r3
 3887              	.LVL457:
 3888 0010 8183     		strh	r1, [r0, #28]	@ movhi
2417:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3889              		.loc 1 2417 0
 3890 0012 7047     		bx	lr
 3891              		.cfi_endproc
 3892              	.LFE137:
 3894              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 3895              		.align	1
 3896              		.global	TIM_SetIC4Prescaler
 3897              		.syntax unified
 3898              		.thumb
 3899              		.thumb_func
 3900              		.fpu softvfp
 3902              	TIM_SetIC4Prescaler:
 3903              	.LFB138:
2431:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3904              		.loc 1 2431 0
 3905              		.cfi_startproc
 3906              		@ args = 0, pretend = 0, frame = 0
 3907              		@ frame_needed = 0, uses_anonymous_args = 0
 3908              		@ link register save eliminated.
 3909              	.LVL458:
2436:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the IC4PSC value */
 3910              		.loc 1 2436 0
 3911 0000 838B     		ldrh	r3, [r0, #28]
 3912 0002 9BB2     		uxth	r3, r3
 3913 0004 23F44063 		bic	r3, r3, #3072
 3914 0008 9BB2     		uxth	r3, r3
 3915 000a 8383     		strh	r3, [r0, #28]	@ movhi
2438:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 3916              		.loc 1 2438 0
 3917 000c 838B     		ldrh	r3, [r0, #28]
 3918 000e 0902     		lsls	r1, r1, #8
 3919              	.LVL459:
 3920 0010 89B2     		uxth	r1, r1
 3921 0012 1943     		orrs	r1, r1, r3
 3922 0014 8183     		strh	r1, [r0, #28]	@ movhi
2439:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3923              		.loc 1 2439 0
 3924 0016 7047     		bx	lr
 3925              		.cfi_endproc
 3926              	.LFE138:
 3928              		.section	.text.TIM_ICInit,"ax",%progbits
 3929              		.align	1
 3930              		.global	TIM_ICInit
 3931              		.syntax unified
 3932              		.thumb
 3933              		.thumb_func
 3934              		.fpu softvfp
 3936              	TIM_ICInit:
 3937              	.LFB69:
 588:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 3938              		.loc 1 588 0
 3939              		.cfi_startproc
 3940              		@ args = 0, pretend = 0, frame = 0
 3941              		@ frame_needed = 0, uses_anonymous_args = 0
 3942              	.LVL460:
 3943 0000 38B5     		push	{r3, r4, r5, lr}
 3944              		.cfi_def_cfa_offset 16
 3945              		.cfi_offset 3, -16
 3946              		.cfi_offset 4, -12
 3947              		.cfi_offset 5, -8
 3948              		.cfi_offset 14, -4
 3949 0002 0546     		mov	r5, r0
 3950 0004 0C46     		mov	r4, r1
 604:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3951              		.loc 1 604 0
 3952 0006 0B88     		ldrh	r3, [r1]
 3953 0008 6BB1     		cbz	r3, .L231
 614:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3954              		.loc 1 614 0
 3955 000a 042B     		cmp	r3, #4
 3956 000c 15D0     		beq	.L232
 624:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 3957              		.loc 1 624 0
 3958 000e 082B     		cmp	r3, #8
 3959 0010 1DD0     		beq	.L233
 638:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3960              		.loc 1 638 0
 3961 0012 0B89     		ldrh	r3, [r1, #8]
 3962 0014 8A88     		ldrh	r2, [r1, #4]
 3963 0016 4988     		ldrh	r1, [r1, #2]
 3964              	.LVL461:
 3965 0018 FFF7FEFF 		bl	TI4_Config
 3966              	.LVL462:
 642:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3967              		.loc 1 642 0
 3968 001c E188     		ldrh	r1, [r4, #6]
 3969 001e 2846     		mov	r0, r5
 3970 0020 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 3971              	.LVL463:
 3972              	.L225:
 644:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 3973              		.loc 1 644 0
 3974 0024 38BD     		pop	{r3, r4, r5, pc}
 3975              	.LVL464:
 3976              	.L231:
 608:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3977              		.loc 1 608 0
 3978 0026 0B89     		ldrh	r3, [r1, #8]
 3979 0028 8A88     		ldrh	r2, [r1, #4]
 3980 002a 4988     		ldrh	r1, [r1, #2]
 3981              	.LVL465:
 3982 002c FFF7FEFF 		bl	TI1_Config
 3983              	.LVL466:
 612:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3984              		.loc 1 612 0
 3985 0030 E188     		ldrh	r1, [r4, #6]
 3986 0032 2846     		mov	r0, r5
 3987 0034 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3988              	.LVL467:
 3989 0038 F4E7     		b	.L225
 3990              	.LVL468:
 3991              	.L232:
 618:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3992              		.loc 1 618 0
 3993 003a 0B89     		ldrh	r3, [r1, #8]
 3994 003c 8A88     		ldrh	r2, [r1, #4]
 3995 003e 4988     		ldrh	r1, [r1, #2]
 3996              	.LVL469:
 3997 0040 FFF7FEFF 		bl	TI2_Config
 3998              	.LVL470:
 622:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 3999              		.loc 1 622 0
 4000 0044 E188     		ldrh	r1, [r4, #6]
 4001 0046 2846     		mov	r0, r5
 4002 0048 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 4003              	.LVL471:
 4004 004c EAE7     		b	.L225
 4005              	.LVL472:
 4006              	.L233:
 628:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4007              		.loc 1 628 0
 4008 004e 0B89     		ldrh	r3, [r1, #8]
 4009 0050 8A88     		ldrh	r2, [r1, #4]
 4010 0052 4988     		ldrh	r1, [r1, #2]
 4011              	.LVL473:
 4012 0054 FFF7FEFF 		bl	TI3_Config
 4013              	.LVL474:
 632:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 4014              		.loc 1 632 0
 4015 0058 E188     		ldrh	r1, [r4, #6]
 4016 005a 2846     		mov	r0, r5
 4017 005c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 4018              	.LVL475:
 4019 0060 E0E7     		b	.L225
 4020              		.cfi_endproc
 4021              	.LFE69:
 4023              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 4024              		.align	1
 4025              		.global	TIM_SetClockDivision
 4026              		.syntax unified
 4027              		.thumb
 4028              		.thumb_func
 4029              		.fpu softvfp
 4031              	TIM_SetClockDivision:
 4032              	.LFB139:
2453:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4033              		.loc 1 2453 0
 4034              		.cfi_startproc
 4035              		@ args = 0, pretend = 0, frame = 0
 4036              		@ frame_needed = 0, uses_anonymous_args = 0
 4037              		@ link register save eliminated.
 4038              	.LVL476:
2458:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Set the CKD value */
 4039              		.loc 1 2458 0
 4040 0000 0388     		ldrh	r3, [r0]
 4041 0002 9BB2     		uxth	r3, r3
 4042 0004 23F44073 		bic	r3, r3, #768
 4043 0008 9BB2     		uxth	r3, r3
 4044 000a 0380     		strh	r3, [r0]	@ movhi
2460:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4045              		.loc 1 2460 0
 4046 000c 0388     		ldrh	r3, [r0]
 4047 000e 1943     		orrs	r1, r1, r3
 4048              	.LVL477:
 4049 0010 0180     		strh	r1, [r0]	@ movhi
2461:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4050              		.loc 1 2461 0
 4051 0012 7047     		bx	lr
 4052              		.cfi_endproc
 4053              	.LFE139:
 4055              		.section	.text.TIM_GetCapture1,"ax",%progbits
 4056              		.align	1
 4057              		.global	TIM_GetCapture1
 4058              		.syntax unified
 4059              		.thumb
 4060              		.thumb_func
 4061              		.fpu softvfp
 4063              	TIM_GetCapture1:
 4064              	.LFB140:
2469:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4065              		.loc 1 2469 0
 4066              		.cfi_startproc
 4067              		@ args = 0, pretend = 0, frame = 0
 4068              		@ frame_needed = 0, uses_anonymous_args = 0
 4069              		@ link register save eliminated.
 4070              	.LVL478:
2473:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4071              		.loc 1 2473 0
 4072 0000 808E     		ldrh	r0, [r0, #52]
 4073              	.LVL479:
2474:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4074              		.loc 1 2474 0
 4075 0002 7047     		bx	lr
 4076              		.cfi_endproc
 4077              	.LFE140:
 4079              		.section	.text.TIM_GetCapture2,"ax",%progbits
 4080              		.align	1
 4081              		.global	TIM_GetCapture2
 4082              		.syntax unified
 4083              		.thumb
 4084              		.thumb_func
 4085              		.fpu softvfp
 4087              	TIM_GetCapture2:
 4088              	.LFB141:
2482:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4089              		.loc 1 2482 0
 4090              		.cfi_startproc
 4091              		@ args = 0, pretend = 0, frame = 0
 4092              		@ frame_needed = 0, uses_anonymous_args = 0
 4093              		@ link register save eliminated.
 4094              	.LVL480:
2486:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4095              		.loc 1 2486 0
 4096 0000 008F     		ldrh	r0, [r0, #56]
 4097              	.LVL481:
2487:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4098              		.loc 1 2487 0
 4099 0002 7047     		bx	lr
 4100              		.cfi_endproc
 4101              	.LFE141:
 4103              		.section	.text.TIM_GetCapture3,"ax",%progbits
 4104              		.align	1
 4105              		.global	TIM_GetCapture3
 4106              		.syntax unified
 4107              		.thumb
 4108              		.thumb_func
 4109              		.fpu softvfp
 4111              	TIM_GetCapture3:
 4112              	.LFB142:
2495:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4113              		.loc 1 2495 0
 4114              		.cfi_startproc
 4115              		@ args = 0, pretend = 0, frame = 0
 4116              		@ frame_needed = 0, uses_anonymous_args = 0
 4117              		@ link register save eliminated.
 4118              	.LVL482:
2499:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4119              		.loc 1 2499 0
 4120 0000 808F     		ldrh	r0, [r0, #60]
 4121              	.LVL483:
2500:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4122              		.loc 1 2500 0
 4123 0002 7047     		bx	lr
 4124              		.cfi_endproc
 4125              	.LFE142:
 4127              		.section	.text.TIM_GetCapture4,"ax",%progbits
 4128              		.align	1
 4129              		.global	TIM_GetCapture4
 4130              		.syntax unified
 4131              		.thumb
 4132              		.thumb_func
 4133              		.fpu softvfp
 4135              	TIM_GetCapture4:
 4136              	.LFB143:
2508:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4137              		.loc 1 2508 0
 4138              		.cfi_startproc
 4139              		@ args = 0, pretend = 0, frame = 0
 4140              		@ frame_needed = 0, uses_anonymous_args = 0
 4141              		@ link register save eliminated.
 4142              	.LVL484:
2512:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4143              		.loc 1 2512 0
 4144 0000 B0F84000 		ldrh	r0, [r0, #64]
 4145              	.LVL485:
2513:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4146              		.loc 1 2513 0
 4147 0004 7047     		bx	lr
 4148              		.cfi_endproc
 4149              	.LFE143:
 4151              		.section	.text.TIM_GetCounter,"ax",%progbits
 4152              		.align	1
 4153              		.global	TIM_GetCounter
 4154              		.syntax unified
 4155              		.thumb
 4156              		.thumb_func
 4157              		.fpu softvfp
 4159              	TIM_GetCounter:
 4160              	.LFB144:
2521:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4161              		.loc 1 2521 0
 4162              		.cfi_startproc
 4163              		@ args = 0, pretend = 0, frame = 0
 4164              		@ frame_needed = 0, uses_anonymous_args = 0
 4165              		@ link register save eliminated.
 4166              	.LVL486:
2525:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4167              		.loc 1 2525 0
 4168 0000 808C     		ldrh	r0, [r0, #36]
 4169              	.LVL487:
2526:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4170              		.loc 1 2526 0
 4171 0002 7047     		bx	lr
 4172              		.cfi_endproc
 4173              	.LFE144:
 4175              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 4176              		.align	1
 4177              		.global	TIM_GetPrescaler
 4178              		.syntax unified
 4179              		.thumb
 4180              		.thumb_func
 4181              		.fpu softvfp
 4183              	TIM_GetPrescaler:
 4184              	.LFB145:
2534:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4185              		.loc 1 2534 0
 4186              		.cfi_startproc
 4187              		@ args = 0, pretend = 0, frame = 0
 4188              		@ frame_needed = 0, uses_anonymous_args = 0
 4189              		@ link register save eliminated.
 4190              	.LVL488:
2538:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4191              		.loc 1 2538 0
 4192 0000 008D     		ldrh	r0, [r0, #40]
 4193              	.LVL489:
2539:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4194              		.loc 1 2539 0
 4195 0002 7047     		bx	lr
 4196              		.cfi_endproc
 4197              	.LFE145:
 4199              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 4200              		.align	1
 4201              		.global	TIM_GetFlagStatus
 4202              		.syntax unified
 4203              		.thumb
 4204              		.thumb_func
 4205              		.fpu softvfp
 4207              	TIM_GetFlagStatus:
 4208              	.LFB146:
2568:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 4209              		.loc 1 2568 0
 4210              		.cfi_startproc
 4211              		@ args = 0, pretend = 0, frame = 0
 4212              		@ frame_needed = 0, uses_anonymous_args = 0
 4213              		@ link register save eliminated.
 4214              	.LVL490:
2574:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 4215              		.loc 1 2574 0
 4216 0000 038A     		ldrh	r3, [r0, #16]
 4217 0002 1942     		tst	r1, r3
 4218 0004 01D1     		bne	.L244
2580:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 4219              		.loc 1 2580 0
 4220 0006 0020     		movs	r0, #0
 4221              	.LVL491:
2583:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4222              		.loc 1 2583 0
 4223 0008 7047     		bx	lr
 4224              	.LVL492:
 4225              	.L244:
2576:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 4226              		.loc 1 2576 0
 4227 000a 0120     		movs	r0, #1
 4228              	.LVL493:
 4229 000c 7047     		bx	lr
 4230              		.cfi_endproc
 4231              	.LFE146:
 4233              		.section	.text.TIM_ClearFlag,"ax",%progbits
 4234              		.align	1
 4235              		.global	TIM_ClearFlag
 4236              		.syntax unified
 4237              		.thumb
 4238              		.thumb_func
 4239              		.fpu softvfp
 4241              	TIM_ClearFlag:
 4242              	.LFB147:
2612:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4243              		.loc 1 2612 0
 4244              		.cfi_startproc
 4245              		@ args = 0, pretend = 0, frame = 0
 4246              		@ frame_needed = 0, uses_anonymous_args = 0
 4247              		@ link register save eliminated.
 4248              	.LVL494:
2618:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4249              		.loc 1 2618 0
 4250 0000 C943     		mvns	r1, r1
 4251              	.LVL495:
 4252 0002 89B2     		uxth	r1, r1
 4253 0004 0182     		strh	r1, [r0, #16]	@ movhi
2619:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4254              		.loc 1 2619 0
 4255 0006 7047     		bx	lr
 4256              		.cfi_endproc
 4257              	.LFE147:
 4259              		.section	.text.TIM_GetITStatus,"ax",%progbits
 4260              		.align	1
 4261              		.global	TIM_GetITStatus
 4262              		.syntax unified
 4263              		.thumb
 4264              		.thumb_func
 4265              		.fpu softvfp
 4267              	TIM_GetITStatus:
 4268              	.LFB148:
2644:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 4269              		.loc 1 2644 0
 4270              		.cfi_startproc
 4271              		@ args = 0, pretend = 0, frame = 0
 4272              		@ frame_needed = 0, uses_anonymous_args = 0
 4273              		@ link register save eliminated.
 4274              	.LVL496:
2651:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   
 4275              		.loc 1 2651 0
 4276 0000 028A     		ldrh	r2, [r0, #16]
 4277              	.LVL497:
2653:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4278              		.loc 1 2653 0
 4279 0002 8389     		ldrh	r3, [r0, #12]
 4280 0004 0B40     		ands	r3, r3, r1
 4281              	.LVL498:
2654:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 4282              		.loc 1 2654 0
 4283 0006 1142     		tst	r1, r2
 4284 0008 02D0     		beq	.L248
2654:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   {
 4285              		.loc 1 2654 0 is_stmt 0 discriminator 1
 4286 000a 1BB9     		cbnz	r3, .L249
2660:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 4287              		.loc 1 2660 0 is_stmt 1
 4288 000c 0020     		movs	r0, #0
 4289              	.LVL499:
 4290 000e 7047     		bx	lr
 4291              	.LVL500:
 4292              	.L248:
 4293 0010 0020     		movs	r0, #0
 4294              	.LVL501:
 4295 0012 7047     		bx	lr
 4296              	.LVL502:
 4297              	.L249:
2656:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   }
 4298              		.loc 1 2656 0
 4299 0014 0120     		movs	r0, #1
 4300              	.LVL503:
2663:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4301              		.loc 1 2663 0
 4302 0016 7047     		bx	lr
 4303              		.cfi_endproc
 4304              	.LFE148:
 4306              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 4307              		.align	1
 4308              		.global	TIM_ClearITPendingBit
 4309              		.syntax unified
 4310              		.thumb
 4311              		.thumb_func
 4312              		.fpu softvfp
 4314              	TIM_ClearITPendingBit:
 4315              	.LFB149:
2688:../system/src/stm32f1-stdperiph/stm32f10x_tim.c ****   /* Check the parameters */
 4316              		.loc 1 2688 0
 4317              		.cfi_startproc
 4318              		@ args = 0, pretend = 0, frame = 0
 4319              		@ frame_needed = 0, uses_anonymous_args = 0
 4320              		@ link register save eliminated.
 4321              	.LVL504:
2693:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** }
 4322              		.loc 1 2693 0
 4323 0000 C943     		mvns	r1, r1
 4324              	.LVL505:
 4325 0002 89B2     		uxth	r1, r1
 4326 0004 0182     		strh	r1, [r0, #16]	@ movhi
2694:../system/src/stm32f1-stdperiph/stm32f10x_tim.c **** 
 4327              		.loc 1 2694 0
 4328 0006 7047     		bx	lr
 4329              		.cfi_endproc
 4330              	.LFE149:
 4332              		.text
 4333              	.Letext0:
 4334              		.file 2 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 4335              		.file 3 "../system/include/cmsis/core_cm3.h"
 4336              		.file 4 "../system/include/cmsis/system_stm32f10x.h"
 4337              		.file 5 "../system/include/cmsis/stm32f10x.h"
 4338              		.file 6 "../system/include/stm32f1-stdperiph/stm32f10x_tim.h"
 4339              		.file 7 "../system/include/stm32f1-stdperiph/stm32f10x_rcc.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_tim.c
     /tmp/cc0qKu7y.s:16     .text.TI1_Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:22     .text.TI1_Config:0000000000000000 TI1_Config
     /tmp/cc0qKu7y.s:118    .text.TI1_Config:000000000000006c $d
     /tmp/cc0qKu7y.s:124    .text.TI2_Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:130    .text.TI2_Config:0000000000000000 TI2_Config
     /tmp/cc0qKu7y.s:236    .text.TI2_Config:0000000000000078 $d
     /tmp/cc0qKu7y.s:241    .text.TI3_Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:247    .text.TI3_Config:0000000000000000 TI3_Config
     /tmp/cc0qKu7y.s:347    .text.TI3_Config:0000000000000070 $d
     /tmp/cc0qKu7y.s:352    .text.TI4_Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:358    .text.TI4_Config:0000000000000000 TI4_Config
     /tmp/cc0qKu7y.s:468    .text.TI4_Config:000000000000007c $d
     /tmp/cc0qKu7y.s:473    .text.TIM_DeInit:0000000000000000 $t
     /tmp/cc0qKu7y.s:480    .text.TIM_DeInit:0000000000000000 TIM_DeInit
     /tmp/cc0qKu7y.s:800    .text.TIM_DeInit:00000000000001cc $d
     /tmp/cc0qKu7y.s:820    .text.TIM_TimeBaseInit:0000000000000000 $t
     /tmp/cc0qKu7y.s:827    .text.TIM_TimeBaseInit:0000000000000000 TIM_TimeBaseInit
     /tmp/cc0qKu7y.s:932    .text.TIM_TimeBaseInit:000000000000008c $d
     /tmp/cc0qKu7y.s:938    .text.TIM_OC1Init:0000000000000000 $t
     /tmp/cc0qKu7y.s:945    .text.TIM_OC1Init:0000000000000000 TIM_OC1Init
     /tmp/cc0qKu7y.s:1062   .text.TIM_OC1Init:0000000000000080 $d
     /tmp/cc0qKu7y.s:1067   .text.TIM_OC2Init:0000000000000000 $t
     /tmp/cc0qKu7y.s:1074   .text.TIM_OC2Init:0000000000000000 TIM_OC2Init
     /tmp/cc0qKu7y.s:1191   .text.TIM_OC2Init:0000000000000084 $d
     /tmp/cc0qKu7y.s:1196   .text.TIM_OC3Init:0000000000000000 $t
     /tmp/cc0qKu7y.s:1203   .text.TIM_OC3Init:0000000000000000 TIM_OC3Init
     /tmp/cc0qKu7y.s:1318   .text.TIM_OC3Init:0000000000000080 $d
     /tmp/cc0qKu7y.s:1323   .text.TIM_OC4Init:0000000000000000 $t
     /tmp/cc0qKu7y.s:1330   .text.TIM_OC4Init:0000000000000000 TIM_OC4Init
     /tmp/cc0qKu7y.s:1425   .text.TIM_OC4Init:0000000000000064 $d
     /tmp/cc0qKu7y.s:1430   .text.TIM_BDTRConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:1437   .text.TIM_BDTRConfig:0000000000000000 TIM_BDTRConfig
     /tmp/cc0qKu7y.s:1483   .text.TIM_TimeBaseStructInit:0000000000000000 $t
     /tmp/cc0qKu7y.s:1490   .text.TIM_TimeBaseStructInit:0000000000000000 TIM_TimeBaseStructInit
     /tmp/cc0qKu7y.s:1516   .text.TIM_OCStructInit:0000000000000000 $t
     /tmp/cc0qKu7y.s:1523   .text.TIM_OCStructInit:0000000000000000 TIM_OCStructInit
     /tmp/cc0qKu7y.s:1554   .text.TIM_ICStructInit:0000000000000000 $t
     /tmp/cc0qKu7y.s:1561   .text.TIM_ICStructInit:0000000000000000 TIM_ICStructInit
     /tmp/cc0qKu7y.s:1587   .text.TIM_BDTRStructInit:0000000000000000 $t
     /tmp/cc0qKu7y.s:1594   .text.TIM_BDTRStructInit:0000000000000000 TIM_BDTRStructInit
     /tmp/cc0qKu7y.s:1623   .text.TIM_Cmd:0000000000000000 $t
     /tmp/cc0qKu7y.s:1630   .text.TIM_Cmd:0000000000000000 TIM_Cmd
     /tmp/cc0qKu7y.s:1658   .text.TIM_CtrlPWMOutputs:0000000000000000 $t
     /tmp/cc0qKu7y.s:1665   .text.TIM_CtrlPWMOutputs:0000000000000000 TIM_CtrlPWMOutputs
     /tmp/cc0qKu7y.s:1691   .text.TIM_ITConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:1698   .text.TIM_ITConfig:0000000000000000 TIM_ITConfig
     /tmp/cc0qKu7y.s:1727   .text.TIM_GenerateEvent:0000000000000000 $t
     /tmp/cc0qKu7y.s:1734   .text.TIM_GenerateEvent:0000000000000000 TIM_GenerateEvent
     /tmp/cc0qKu7y.s:1750   .text.TIM_DMAConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:1757   .text.TIM_DMAConfig:0000000000000000 TIM_DMAConfig
     /tmp/cc0qKu7y.s:1775   .text.TIM_DMACmd:0000000000000000 $t
     /tmp/cc0qKu7y.s:1782   .text.TIM_DMACmd:0000000000000000 TIM_DMACmd
     /tmp/cc0qKu7y.s:1811   .text.TIM_InternalClockConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:1818   .text.TIM_InternalClockConfig:0000000000000000 TIM_InternalClockConfig
     /tmp/cc0qKu7y.s:1838   .text.TIM_ETRConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:1845   .text.TIM_ETRConfig:0000000000000000 TIM_ETRConfig
     /tmp/cc0qKu7y.s:1882   .text.TIM_ETRClockMode1Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:1889   .text.TIM_ETRClockMode1Config:0000000000000000 TIM_ETRClockMode1Config
     /tmp/cc0qKu7y.s:1919   .text.TIM_ETRClockMode2Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:1926   .text.TIM_ETRClockMode2Config:0000000000000000 TIM_ETRClockMode2Config
     /tmp/cc0qKu7y.s:1951   .text.TIM_PrescalerConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:1958   .text.TIM_PrescalerConfig:0000000000000000 TIM_PrescalerConfig
     /tmp/cc0qKu7y.s:1976   .text.TIM_CounterModeConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:1983   .text.TIM_CounterModeConfig:0000000000000000 TIM_CounterModeConfig
     /tmp/cc0qKu7y.s:2009   .text.TIM_SelectInputTrigger:0000000000000000 $t
     /tmp/cc0qKu7y.s:2016   .text.TIM_SelectInputTrigger:0000000000000000 TIM_SelectInputTrigger
     /tmp/cc0qKu7y.s:2042   .text.TIM_ITRxExternalClockConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2049   .text.TIM_ITRxExternalClockConfig:0000000000000000 TIM_ITRxExternalClockConfig
     /tmp/cc0qKu7y.s:2074   .text.TIM_TIxExternalClockConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2081   .text.TIM_TIxExternalClockConfig:0000000000000000 TIM_TIxExternalClockConfig
     /tmp/cc0qKu7y.s:2130   .text.TIM_EncoderInterfaceConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2137   .text.TIM_EncoderInterfaceConfig:0000000000000000 TIM_EncoderInterfaceConfig
     /tmp/cc0qKu7y.s:2208   .text.TIM_ForcedOC1Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:2215   .text.TIM_ForcedOC1Config:0000000000000000 TIM_ForcedOC1Config
     /tmp/cc0qKu7y.s:2241   .text.TIM_ForcedOC2Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:2248   .text.TIM_ForcedOC2Config:0000000000000000 TIM_ForcedOC2Config
     /tmp/cc0qKu7y.s:2277   .text.TIM_ForcedOC3Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:2284   .text.TIM_ForcedOC3Config:0000000000000000 TIM_ForcedOC3Config
     /tmp/cc0qKu7y.s:2310   .text.TIM_ForcedOC4Config:0000000000000000 $t
     /tmp/cc0qKu7y.s:2317   .text.TIM_ForcedOC4Config:0000000000000000 TIM_ForcedOC4Config
     /tmp/cc0qKu7y.s:2346   .text.TIM_ARRPreloadConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2353   .text.TIM_ARRPreloadConfig:0000000000000000 TIM_ARRPreloadConfig
     /tmp/cc0qKu7y.s:2381   .text.TIM_SelectCOM:0000000000000000 $t
     /tmp/cc0qKu7y.s:2388   .text.TIM_SelectCOM:0000000000000000 TIM_SelectCOM
     /tmp/cc0qKu7y.s:2416   .text.TIM_SelectCCDMA:0000000000000000 $t
     /tmp/cc0qKu7y.s:2423   .text.TIM_SelectCCDMA:0000000000000000 TIM_SelectCCDMA
     /tmp/cc0qKu7y.s:2451   .text.TIM_CCPreloadControl:0000000000000000 $t
     /tmp/cc0qKu7y.s:2458   .text.TIM_CCPreloadControl:0000000000000000 TIM_CCPreloadControl
     /tmp/cc0qKu7y.s:2486   .text.TIM_OC1PreloadConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2493   .text.TIM_OC1PreloadConfig:0000000000000000 TIM_OC1PreloadConfig
     /tmp/cc0qKu7y.s:2519   .text.TIM_OC2PreloadConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2526   .text.TIM_OC2PreloadConfig:0000000000000000 TIM_OC2PreloadConfig
     /tmp/cc0qKu7y.s:2555   .text.TIM_OC3PreloadConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2562   .text.TIM_OC3PreloadConfig:0000000000000000 TIM_OC3PreloadConfig
     /tmp/cc0qKu7y.s:2588   .text.TIM_OC4PreloadConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2595   .text.TIM_OC4PreloadConfig:0000000000000000 TIM_OC4PreloadConfig
     /tmp/cc0qKu7y.s:2624   .text.TIM_OC1FastConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2631   .text.TIM_OC1FastConfig:0000000000000000 TIM_OC1FastConfig
     /tmp/cc0qKu7y.s:2657   .text.TIM_OC2FastConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2664   .text.TIM_OC2FastConfig:0000000000000000 TIM_OC2FastConfig
     /tmp/cc0qKu7y.s:2693   .text.TIM_OC3FastConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2700   .text.TIM_OC3FastConfig:0000000000000000 TIM_OC3FastConfig
     /tmp/cc0qKu7y.s:2726   .text.TIM_OC4FastConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2733   .text.TIM_OC4FastConfig:0000000000000000 TIM_OC4FastConfig
     /tmp/cc0qKu7y.s:2762   .text.TIM_ClearOC1Ref:0000000000000000 $t
     /tmp/cc0qKu7y.s:2769   .text.TIM_ClearOC1Ref:0000000000000000 TIM_ClearOC1Ref
     /tmp/cc0qKu7y.s:2795   .text.TIM_ClearOC2Ref:0000000000000000 $t
     /tmp/cc0qKu7y.s:2802   .text.TIM_ClearOC2Ref:0000000000000000 TIM_ClearOC2Ref
     /tmp/cc0qKu7y.s:2830   .text.TIM_ClearOC3Ref:0000000000000000 $t
     /tmp/cc0qKu7y.s:2837   .text.TIM_ClearOC3Ref:0000000000000000 TIM_ClearOC3Ref
     /tmp/cc0qKu7y.s:2863   .text.TIM_ClearOC4Ref:0000000000000000 $t
     /tmp/cc0qKu7y.s:2870   .text.TIM_ClearOC4Ref:0000000000000000 TIM_ClearOC4Ref
     /tmp/cc0qKu7y.s:2898   .text.TIM_OC1PolarityConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2905   .text.TIM_OC1PolarityConfig:0000000000000000 TIM_OC1PolarityConfig
     /tmp/cc0qKu7y.s:2931   .text.TIM_OC1NPolarityConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2938   .text.TIM_OC1NPolarityConfig:0000000000000000 TIM_OC1NPolarityConfig
     /tmp/cc0qKu7y.s:2964   .text.TIM_OC2PolarityConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:2971   .text.TIM_OC2PolarityConfig:0000000000000000 TIM_OC2PolarityConfig
     /tmp/cc0qKu7y.s:3000   .text.TIM_OC2NPolarityConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:3007   .text.TIM_OC2NPolarityConfig:0000000000000000 TIM_OC2NPolarityConfig
     /tmp/cc0qKu7y.s:3036   .text.TIM_OC3PolarityConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:3043   .text.TIM_OC3PolarityConfig:0000000000000000 TIM_OC3PolarityConfig
     /tmp/cc0qKu7y.s:3072   .text.TIM_OC3NPolarityConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:3079   .text.TIM_OC3NPolarityConfig:0000000000000000 TIM_OC3NPolarityConfig
     /tmp/cc0qKu7y.s:3108   .text.TIM_OC4PolarityConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:3115   .text.TIM_OC4PolarityConfig:0000000000000000 TIM_OC4PolarityConfig
     /tmp/cc0qKu7y.s:3144   .text.TIM_CCxCmd:0000000000000000 $t
     /tmp/cc0qKu7y.s:3151   .text.TIM_CCxCmd:0000000000000000 TIM_CCxCmd
     /tmp/cc0qKu7y.s:3189   .text.TIM_CCxNCmd:0000000000000000 $t
     /tmp/cc0qKu7y.s:3196   .text.TIM_CCxNCmd:0000000000000000 TIM_CCxNCmd
     /tmp/cc0qKu7y.s:3234   .text.TIM_SelectOCxM:0000000000000000 $t
     /tmp/cc0qKu7y.s:3241   .text.TIM_SelectOCxM:0000000000000000 TIM_SelectOCxM
     /tmp/cc0qKu7y.s:3316   .text.TIM_UpdateDisableConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:3323   .text.TIM_UpdateDisableConfig:0000000000000000 TIM_UpdateDisableConfig
     /tmp/cc0qKu7y.s:3351   .text.TIM_UpdateRequestConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:3358   .text.TIM_UpdateRequestConfig:0000000000000000 TIM_UpdateRequestConfig
     /tmp/cc0qKu7y.s:3386   .text.TIM_SelectHallSensor:0000000000000000 $t
     /tmp/cc0qKu7y.s:3393   .text.TIM_SelectHallSensor:0000000000000000 TIM_SelectHallSensor
     /tmp/cc0qKu7y.s:3421   .text.TIM_SelectOnePulseMode:0000000000000000 $t
     /tmp/cc0qKu7y.s:3428   .text.TIM_SelectOnePulseMode:0000000000000000 TIM_SelectOnePulseMode
     /tmp/cc0qKu7y.s:3453   .text.TIM_SelectOutputTrigger:0000000000000000 $t
     /tmp/cc0qKu7y.s:3460   .text.TIM_SelectOutputTrigger:0000000000000000 TIM_SelectOutputTrigger
     /tmp/cc0qKu7y.s:3485   .text.TIM_SelectSlaveMode:0000000000000000 $t
     /tmp/cc0qKu7y.s:3492   .text.TIM_SelectSlaveMode:0000000000000000 TIM_SelectSlaveMode
     /tmp/cc0qKu7y.s:3517   .text.TIM_SelectMasterSlaveMode:0000000000000000 $t
     /tmp/cc0qKu7y.s:3524   .text.TIM_SelectMasterSlaveMode:0000000000000000 TIM_SelectMasterSlaveMode
     /tmp/cc0qKu7y.s:3549   .text.TIM_SetCounter:0000000000000000 $t
     /tmp/cc0qKu7y.s:3556   .text.TIM_SetCounter:0000000000000000 TIM_SetCounter
     /tmp/cc0qKu7y.s:3572   .text.TIM_SetAutoreload:0000000000000000 $t
     /tmp/cc0qKu7y.s:3579   .text.TIM_SetAutoreload:0000000000000000 TIM_SetAutoreload
     /tmp/cc0qKu7y.s:3595   .text.TIM_SetCompare1:0000000000000000 $t
     /tmp/cc0qKu7y.s:3602   .text.TIM_SetCompare1:0000000000000000 TIM_SetCompare1
     /tmp/cc0qKu7y.s:3618   .text.TIM_SetCompare2:0000000000000000 $t
     /tmp/cc0qKu7y.s:3625   .text.TIM_SetCompare2:0000000000000000 TIM_SetCompare2
     /tmp/cc0qKu7y.s:3641   .text.TIM_SetCompare3:0000000000000000 $t
     /tmp/cc0qKu7y.s:3648   .text.TIM_SetCompare3:0000000000000000 TIM_SetCompare3
     /tmp/cc0qKu7y.s:3664   .text.TIM_SetCompare4:0000000000000000 $t
     /tmp/cc0qKu7y.s:3671   .text.TIM_SetCompare4:0000000000000000 TIM_SetCompare4
     /tmp/cc0qKu7y.s:3687   .text.TIM_SetIC1Prescaler:0000000000000000 $t
     /tmp/cc0qKu7y.s:3694   .text.TIM_SetIC1Prescaler:0000000000000000 TIM_SetIC1Prescaler
     /tmp/cc0qKu7y.s:3719   .text.TIM_SetIC2Prescaler:0000000000000000 $t
     /tmp/cc0qKu7y.s:3726   .text.TIM_SetIC2Prescaler:0000000000000000 TIM_SetIC2Prescaler
     /tmp/cc0qKu7y.s:3753   .text.TIM_PWMIConfig:0000000000000000 $t
     /tmp/cc0qKu7y.s:3760   .text.TIM_PWMIConfig:0000000000000000 TIM_PWMIConfig
     /tmp/cc0qKu7y.s:3863   .text.TIM_SetIC3Prescaler:0000000000000000 $t
     /tmp/cc0qKu7y.s:3870   .text.TIM_SetIC3Prescaler:0000000000000000 TIM_SetIC3Prescaler
     /tmp/cc0qKu7y.s:3895   .text.TIM_SetIC4Prescaler:0000000000000000 $t
     /tmp/cc0qKu7y.s:3902   .text.TIM_SetIC4Prescaler:0000000000000000 TIM_SetIC4Prescaler
     /tmp/cc0qKu7y.s:3929   .text.TIM_ICInit:0000000000000000 $t
     /tmp/cc0qKu7y.s:3936   .text.TIM_ICInit:0000000000000000 TIM_ICInit
     /tmp/cc0qKu7y.s:4024   .text.TIM_SetClockDivision:0000000000000000 $t
     /tmp/cc0qKu7y.s:4031   .text.TIM_SetClockDivision:0000000000000000 TIM_SetClockDivision
     /tmp/cc0qKu7y.s:4056   .text.TIM_GetCapture1:0000000000000000 $t
     /tmp/cc0qKu7y.s:4063   .text.TIM_GetCapture1:0000000000000000 TIM_GetCapture1
     /tmp/cc0qKu7y.s:4080   .text.TIM_GetCapture2:0000000000000000 $t
     /tmp/cc0qKu7y.s:4087   .text.TIM_GetCapture2:0000000000000000 TIM_GetCapture2
     /tmp/cc0qKu7y.s:4104   .text.TIM_GetCapture3:0000000000000000 $t
     /tmp/cc0qKu7y.s:4111   .text.TIM_GetCapture3:0000000000000000 TIM_GetCapture3
     /tmp/cc0qKu7y.s:4128   .text.TIM_GetCapture4:0000000000000000 $t
     /tmp/cc0qKu7y.s:4135   .text.TIM_GetCapture4:0000000000000000 TIM_GetCapture4
     /tmp/cc0qKu7y.s:4152   .text.TIM_GetCounter:0000000000000000 $t
     /tmp/cc0qKu7y.s:4159   .text.TIM_GetCounter:0000000000000000 TIM_GetCounter
     /tmp/cc0qKu7y.s:4176   .text.TIM_GetPrescaler:0000000000000000 $t
     /tmp/cc0qKu7y.s:4183   .text.TIM_GetPrescaler:0000000000000000 TIM_GetPrescaler
     /tmp/cc0qKu7y.s:4200   .text.TIM_GetFlagStatus:0000000000000000 $t
     /tmp/cc0qKu7y.s:4207   .text.TIM_GetFlagStatus:0000000000000000 TIM_GetFlagStatus
     /tmp/cc0qKu7y.s:4234   .text.TIM_ClearFlag:0000000000000000 $t
     /tmp/cc0qKu7y.s:4241   .text.TIM_ClearFlag:0000000000000000 TIM_ClearFlag
     /tmp/cc0qKu7y.s:4260   .text.TIM_GetITStatus:0000000000000000 $t
     /tmp/cc0qKu7y.s:4267   .text.TIM_GetITStatus:0000000000000000 TIM_GetITStatus
     /tmp/cc0qKu7y.s:4307   .text.TIM_ClearITPendingBit:0000000000000000 $t
     /tmp/cc0qKu7y.s:4314   .text.TIM_ClearITPendingBit:0000000000000000 TIM_ClearITPendingBit
                           .group:0000000000000000 wm4.0.879aed89c359f5856fe69c61b3590d34
                           .group:0000000000000000 wm4.stm32f10x.h.51.c58ea26c5150470d52680f0bbaa7049c
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.core_cm3.h.82.57a0f9dd004efa579f86574376281d2f
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.67d2dcde6a14ff518eedc1d545d89a76
                           .group:0000000000000000 wm4.core_cm3.h.183.ecfd9c316d6f10b73648f6e579b02c8b
                           .group:0000000000000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:0000000000000000 wm4.stm32f10x_can.h.25.e5e43f6bbc8fc7c8aa30ef2bc5610ced
                           .group:0000000000000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:0000000000000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:0000000000000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:0000000000000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:0000000000000000 wm4.stm32f10x_exti.h.25.f52c69aad7d1994be5b2c4e2b8f4c595
                           .group:0000000000000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:0000000000000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.25.b124ac2c620f8ebddd92b6d95ca62176
                           .group:0000000000000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:0000000000000000 wm4.stm32f10x_sdio.h.25.fb0db079f5c1412c40f359319f7c40b0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.25.3f6dfa4abe177efb3c6f5a717c06b323
                           .group:0000000000000000 wm4.stm32f10x_usart.h.25.2e65e396239d0cc41fd0bf6faa2a32cb
                           .group:0000000000000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:0000000000000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:0000000000000000 wm4.stm32f10x.h.8317.9a8e476d96d33bb2df9a9ad0775bd4a7
                           .group:0000000000000000 wm4.stm32f10x_tim.h.175.a0b0099e85f99ccdb4c7fb08a79fec53

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
