#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5563749b9810 .scope module, "ALU_8bit" "ALU_8bit" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 8 "ALU_src1"
    .port_info 4 /INPUT 8 "ALU_src2"
    .port_info 5 /INPUT 1 "Ainvert"
    .port_info 6 /INPUT 1 "Binvert"
    .port_info 7 /INPUT 2 "op"
L_0x5563749ebca0 .functor OR 1, L_0x5563749ebae0, L_0x5563749ebbb0, C4<0>, C4<0>;
L_0x5563749ebe90 .functor OR 1, L_0x5563749ebca0, L_0x5563749ebdb0, C4<0>, C4<0>;
L_0x5563749ec040 .functor OR 1, L_0x5563749ebe90, L_0x5563749ebfa0, C4<0>, C4<0>;
L_0x5563749ec1f0 .functor OR 1, L_0x5563749ec040, L_0x5563749ec100, C4<0>, C4<0>;
L_0x5563749ec3d0 .functor OR 1, L_0x5563749ec1f0, L_0x5563749ec330, C4<0>, C4<0>;
L_0x5563749ec5e0 .functor OR 1, L_0x5563749ec3d0, L_0x5563749ec4e0, C4<0>, C4<0>;
L_0x5563749ec890 .functor OR 1, L_0x5563749ec5e0, L_0x5563749ec6e0, C4<0>, C4<0>;
L_0x5563749ec9a0 .functor NOT 1, L_0x5563749ec890, C4<0>, C4<0>, C4<0>;
o0x7f111a0bc9a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5563749e95c0_0 .net "ALU_src1", 7 0, o0x7f111a0bc9a8;  0 drivers
o0x7f111a0bc9d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5563749e96c0_0 .net "ALU_src2", 7 0, o0x7f111a0bc9d8;  0 drivers
o0x7f111a0b9408 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563749e97a0_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  0 drivers
o0x7f111a0b91f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563749e9950_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  0 drivers
v0x5563749e99f0_0 .net *"_s0", 0 0, L_0x5563749eb6d0;  1 drivers
v0x5563749e9a90_0 .net *"_s11", 0 0, L_0x5563749ebae0;  1 drivers
v0x5563749e9b70_0 .net *"_s13", 0 0, L_0x5563749ebbb0;  1 drivers
v0x5563749e9c50_0 .net *"_s14", 0 0, L_0x5563749ebca0;  1 drivers
v0x5563749e9d30_0 .net *"_s17", 0 0, L_0x5563749ebdb0;  1 drivers
v0x5563749e9e10_0 .net *"_s18", 0 0, L_0x5563749ebe90;  1 drivers
L_0x7f111a070018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5563749e9ef0_0 .net/2s *"_s2", 1 0, L_0x7f111a070018;  1 drivers
v0x5563749e9fd0_0 .net *"_s21", 0 0, L_0x5563749ebfa0;  1 drivers
v0x5563749ea0b0_0 .net *"_s22", 0 0, L_0x5563749ec040;  1 drivers
v0x5563749ea190_0 .net *"_s25", 0 0, L_0x5563749ec100;  1 drivers
v0x5563749ea270_0 .net *"_s26", 0 0, L_0x5563749ec1f0;  1 drivers
v0x5563749ea350_0 .net *"_s29", 0 0, L_0x5563749ec330;  1 drivers
v0x5563749ea430_0 .net *"_s30", 0 0, L_0x5563749ec3d0;  1 drivers
v0x5563749ea620_0 .net *"_s33", 0 0, L_0x5563749ec4e0;  1 drivers
v0x5563749ea700_0 .net *"_s34", 0 0, L_0x5563749ec5e0;  1 drivers
v0x5563749ea7e0_0 .net *"_s37", 0 0, L_0x5563749ec6e0;  1 drivers
v0x5563749ea8c0_0 .net *"_s38", 0 0, L_0x5563749ec890;  1 drivers
L_0x7f111a070060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5563749ea9a0_0 .net/2s *"_s4", 1 0, L_0x7f111a070060;  1 drivers
v0x5563749eaa80_0 .net *"_s6", 1 0, L_0x5563749eb830;  1 drivers
v0x5563749eab60_0 .net "c_01", 0 0, L_0x5563749ed0d0;  1 drivers
v0x5563749eac00_0 .net "c_12", 0 0, L_0x5563749edca0;  1 drivers
v0x5563749eaca0_0 .net "c_23", 0 0, L_0x5563749ee6d0;  1 drivers
v0x5563749ead40_0 .net "c_34", 0 0, L_0x5563749ef220;  1 drivers
v0x5563749eade0_0 .net "c_45", 0 0, L_0x5563749efcc0;  1 drivers
v0x5563749eae80_0 .net "c_56", 0 0, L_0x5563749f0710;  1 drivers
v0x5563749eaf20_0 .net "c_67", 0 0, L_0x5563749f1210;  1 drivers
v0x5563749eafc0_0 .net "comb", 0 0, L_0x5563749eb9a0;  1 drivers
v0x5563749eb060_0 .net "comb_set", 0 0, L_0x5563749f1ea0;  1 drivers
o0x7f111a0b9528 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5563749eb100_0 .net "op", 1 0, o0x7f111a0b9528;  0 drivers
v0x5563749eb3b0_0 .net "overflow", 0 0, L_0x5563749f1c50;  1 drivers
v0x5563749eb450_0 .net "result", 7 0, L_0x5563749f2120;  1 drivers
v0x5563749eb510_0 .net "zero", 0 0, L_0x5563749ec9a0;  1 drivers
L_0x5563749eb6d0 .cmp/gt.s 8, o0x7f111a0bc9d8, o0x7f111a0bc9a8;
L_0x5563749eb830 .functor MUXZ 2, L_0x7f111a070060, L_0x7f111a070018, L_0x5563749eb6d0, C4<>;
L_0x5563749eb9a0 .part L_0x5563749eb830, 0, 1;
L_0x5563749ebae0 .part L_0x5563749f2120, 0, 1;
L_0x5563749ebbb0 .part L_0x5563749f2120, 1, 1;
L_0x5563749ebdb0 .part L_0x5563749f2120, 2, 1;
L_0x5563749ebfa0 .part L_0x5563749f2120, 3, 1;
L_0x5563749ec100 .part L_0x5563749f2120, 4, 1;
L_0x5563749ec330 .part L_0x5563749f2120, 5, 1;
L_0x5563749ec4e0 .part L_0x5563749f2120, 6, 1;
L_0x5563749ec6e0 .part L_0x5563749f2120, 7, 1;
L_0x5563749ed140 .part o0x7f111a0bc9a8, 0, 1;
L_0x5563749ed250 .part o0x7f111a0bc9d8, 0, 1;
L_0x5563749edd50 .part o0x7f111a0bc9a8, 1, 1;
L_0x5563749ede70 .part o0x7f111a0bc9d8, 1, 1;
L_0x5563749ee780 .part o0x7f111a0bc9a8, 2, 1;
L_0x5563749ee940 .part o0x7f111a0bc9d8, 2, 1;
L_0x5563749ef2d0 .part o0x7f111a0bc9a8, 3, 1;
L_0x5563749ef410 .part o0x7f111a0bc9d8, 3, 1;
L_0x5563749efd70 .part o0x7f111a0bc9a8, 4, 1;
L_0x5563749ef370 .part o0x7f111a0bc9d8, 4, 1;
L_0x5563749f07c0 .part o0x7f111a0bc9a8, 5, 1;
L_0x5563749f0920 .part o0x7f111a0bc9d8, 5, 1;
L_0x5563749f12c0 .part o0x7f111a0bc9a8, 6, 1;
L_0x5563749f1540 .part o0x7f111a0bc9d8, 6, 1;
LS_0x5563749f2120_0_0 .concat8 [ 1 1 1 1], v0x5563749d84d0_0, v0x5563749dab00_0, v0x5563749dd1d0_0, v0x5563749df800_0;
LS_0x5563749f2120_0_4 .concat8 [ 1 1 1 1], v0x5563749e1f30_0, v0x5563749e45a0_0, v0x5563749e6c20_0, v0x5563749e92a0_0;
L_0x5563749f2120 .concat8 [ 4 4 0 0], LS_0x5563749f2120_0_0, LS_0x5563749f2120_0_4;
L_0x5563749f22a0 .part o0x7f111a0bc9a8, 7, 1;
L_0x5563749f2340 .part o0x7f111a0bc9d8, 7, 1;
S_0x5563749b5ff0 .scope module, "ALU_0" "ALU_1bit" 2 19, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749ecab0 .functor NOT 1, L_0x5563749ed140, C4<0>, C4<0>, C4<0>;
L_0x5563749ecc60 .functor NOT 1, L_0x5563749ed250, C4<0>, C4<0>, C4<0>;
L_0x5563749ece10 .functor XOR 1, o0x7f111a0b91f8, L_0x5563749ed0d0, C4<0>, C4<0>;
v0x5563749d7a50_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749d7b10_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749d7c20_0 .net *"_s0", 0 0, L_0x5563749ecab0;  1 drivers
v0x5563749d7cc0_0 .net *"_s4", 0 0, L_0x5563749ecc60;  1 drivers
v0x5563749d7da0_0 .net "a", 0 0, L_0x5563749ed140;  1 drivers
v0x5563749d7eb0_0 .net "a_out", 0 0, L_0x5563749ecb20;  1 drivers
v0x5563749d7fa0_0 .net "b", 0 0, L_0x5563749ed250;  1 drivers
v0x5563749d8060_0 .net "b_out", 0 0, L_0x5563749eccd0;  1 drivers
v0x5563749d8150_0 .net "c_in", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749d81f0_0 .net "c_out", 0 0, L_0x5563749ed0d0;  alias, 1 drivers
v0x5563749d8290_0 .net "less", 0 0, L_0x5563749eb9a0;  alias, 1 drivers
v0x5563749d8330_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749d8410_0 .net "overflow", 0 0, L_0x5563749ece10;  1 drivers
v0x5563749d84d0_0 .var "result", 0 0;
v0x5563749d8590_0 .net "set", 0 0, L_0x5563749ecf60;  1 drivers
E_0x556374980250/0 .event edge, v0x5563749d8330_0, v0x5563749a7c40_0, v0x5563749a46d0_0, v0x5563749d7140_0;
E_0x556374980250/1 .event edge, v0x5563749d8290_0;
E_0x556374980250 .event/or E_0x556374980250/0, E_0x556374980250/1;
L_0x5563749ecb20 .functor MUXZ 1, L_0x5563749ed140, L_0x5563749ecab0, o0x7f111a0b9408, C4<>;
L_0x5563749eccd0 .functor MUXZ 1, L_0x5563749ed250, L_0x5563749ecc60, o0x7f111a0b91f8, C4<>;
S_0x5563749b27d0 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749b5ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749ed0d0 .functor OR 1, L_0x5563749ecef0, L_0x5563749ed060, C4<0>, C4<0>;
v0x5563749d73a0_0 .net "c1", 0 0, L_0x5563749ecef0;  1 drivers
v0x5563749d7460_0 .net "c2", 0 0, L_0x5563749ed060;  1 drivers
v0x5563749d7530_0 .net "carry_in", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749d7630_0 .net "carry_out", 0 0, L_0x5563749ed0d0;  alias, 1 drivers
v0x5563749d76d0_0 .net "s", 0 0, L_0x5563749ecf60;  alias, 1 drivers
v0x5563749d77c0_0 .net "s1", 0 0, L_0x5563749ece80;  1 drivers
v0x5563749d78b0_0 .net "x", 0 0, L_0x5563749ecb20;  alias, 1 drivers
v0x5563749d7950_0 .net "y", 0 0, L_0x5563749eccd0;  alias, 1 drivers
S_0x5563749aefb0 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749b27d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749ece80 .functor XOR 1, L_0x5563749ecb20, L_0x5563749eccd0, C4<0>, C4<0>;
L_0x5563749ecef0 .functor AND 1, L_0x5563749ecb20, L_0x5563749eccd0, C4<1>, C4<1>;
v0x5563749aec80_0 .net "c", 0 0, L_0x5563749ecef0;  alias, 1 drivers
v0x5563749ab460_0 .net "s", 0 0, L_0x5563749ece80;  alias, 1 drivers
v0x5563749a7c40_0 .net "x", 0 0, L_0x5563749ecb20;  alias, 1 drivers
v0x5563749a46d0_0 .net "y", 0 0, L_0x5563749eccd0;  alias, 1 drivers
S_0x5563749d6e20 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749b27d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749ecf60 .functor XOR 1, o0x7f111a0b91f8, L_0x5563749ece80, C4<0>, C4<0>;
L_0x5563749ed060 .functor AND 1, o0x7f111a0b91f8, L_0x5563749ece80, C4<1>, C4<1>;
v0x5563749d7080_0 .net "c", 0 0, L_0x5563749ed060;  alias, 1 drivers
v0x5563749d7140_0 .net "s", 0 0, L_0x5563749ecf60;  alias, 1 drivers
v0x5563749d7200_0 .net "x", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749d72a0_0 .net "y", 0 0, L_0x5563749ece80;  alias, 1 drivers
S_0x5563749d8790 .scope module, "ALU_1" "ALU_1bit" 2 20, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749ed340 .functor NOT 1, L_0x5563749edd50, C4<0>, C4<0>, C4<0>;
L_0x5563749ed4f0 .functor NOT 1, L_0x5563749ede70, C4<0>, C4<0>, C4<0>;
L_0x5563749ed8b0 .functor XOR 1, L_0x5563749ed0d0, L_0x5563749edca0, C4<0>, C4<0>;
v0x5563749d9fa0_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749da060_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749da190_0 .net *"_s0", 0 0, L_0x5563749ed340;  1 drivers
v0x5563749da260_0 .net *"_s4", 0 0, L_0x5563749ed4f0;  1 drivers
v0x5563749da340_0 .net "a", 0 0, L_0x5563749edd50;  1 drivers
v0x5563749da400_0 .net "a_out", 0 0, L_0x5563749ed3b0;  1 drivers
v0x5563749da4f0_0 .net "b", 0 0, L_0x5563749ede70;  1 drivers
v0x5563749da5b0_0 .net "b_out", 0 0, L_0x5563749ed560;  1 drivers
v0x5563749da6a0_0 .net "c_in", 0 0, L_0x5563749ed0d0;  alias, 1 drivers
v0x5563749da860_0 .net "c_out", 0 0, L_0x5563749edca0;  alias, 1 drivers
L_0x7f111a0700a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563749da900_0 .net "less", 0 0, L_0x7f111a0700a8;  1 drivers
v0x5563749da9a0_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749daa60_0 .net "overflow", 0 0, L_0x5563749ed8b0;  1 drivers
v0x5563749dab00_0 .var "result", 0 0;
v0x5563749dabc0_0 .net "set", 0 0, L_0x5563749edad0;  1 drivers
E_0x5563749806c0/0 .event edge, v0x5563749d8330_0, v0x5563749d9130_0, v0x5563749d91d0_0, v0x5563749d9630_0;
E_0x5563749806c0/1 .event edge, v0x5563749da900_0;
E_0x5563749806c0 .event/or E_0x5563749806c0/0, E_0x5563749806c0/1;
L_0x5563749ed3b0 .functor MUXZ 1, L_0x5563749edd50, L_0x5563749ed340, o0x7f111a0b9408, C4<>;
L_0x5563749ed560 .functor MUXZ 1, L_0x5563749ede70, L_0x5563749ed4f0, o0x7f111a0b91f8, C4<>;
S_0x5563749d8ac0 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749d8790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749edca0 .functor OR 1, L_0x5563749eda40, L_0x5563749edc10, C4<0>, C4<0>;
v0x5563749d9920_0 .net "c1", 0 0, L_0x5563749eda40;  1 drivers
v0x5563749d99e0_0 .net "c2", 0 0, L_0x5563749edc10;  1 drivers
v0x5563749d9ab0_0 .net "carry_in", 0 0, L_0x5563749ed0d0;  alias, 1 drivers
v0x5563749d9b80_0 .net "carry_out", 0 0, L_0x5563749edca0;  alias, 1 drivers
v0x5563749d9c20_0 .net "s", 0 0, L_0x5563749edad0;  alias, 1 drivers
v0x5563749d9d10_0 .net "s1", 0 0, L_0x5563749ed920;  1 drivers
v0x5563749d9e00_0 .net "x", 0 0, L_0x5563749ed3b0;  alias, 1 drivers
v0x5563749d9ea0_0 .net "y", 0 0, L_0x5563749ed560;  alias, 1 drivers
S_0x5563749d8d30 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749d8ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749ed920 .functor XOR 1, L_0x5563749ed3b0, L_0x5563749ed560, C4<0>, C4<0>;
L_0x5563749eda40 .functor AND 1, L_0x5563749ed3b0, L_0x5563749ed560, C4<1>, C4<1>;
v0x5563749d8f90_0 .net "c", 0 0, L_0x5563749eda40;  alias, 1 drivers
v0x5563749d9070_0 .net "s", 0 0, L_0x5563749ed920;  alias, 1 drivers
v0x5563749d9130_0 .net "x", 0 0, L_0x5563749ed3b0;  alias, 1 drivers
v0x5563749d91d0_0 .net "y", 0 0, L_0x5563749ed560;  alias, 1 drivers
S_0x5563749d9310 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749d8ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749edad0 .functor XOR 1, L_0x5563749ed0d0, L_0x5563749ed920, C4<0>, C4<0>;
L_0x5563749edc10 .functor AND 1, L_0x5563749ed0d0, L_0x5563749ed920, C4<1>, C4<1>;
v0x5563749d9570_0 .net "c", 0 0, L_0x5563749edc10;  alias, 1 drivers
v0x5563749d9630_0 .net "s", 0 0, L_0x5563749edad0;  alias, 1 drivers
v0x5563749d96f0_0 .net "x", 0 0, L_0x5563749ed0d0;  alias, 1 drivers
v0x5563749d9810_0 .net "y", 0 0, L_0x5563749ed920;  alias, 1 drivers
S_0x5563749dae20 .scope module, "ALU_2" "ALU_1bit" 2 21, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749ed1e0 .functor NOT 1, L_0x5563749ee780, C4<0>, C4<0>, C4<0>;
L_0x5563749ee000 .functor NOT 1, L_0x5563749ee940, C4<0>, C4<0>, C4<0>;
L_0x5563749ee1d0 .functor XOR 1, L_0x5563749edca0, L_0x5563749ee6d0, C4<0>, C4<0>;
v0x5563749dc650_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749dc760_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749dc820_0 .net *"_s0", 0 0, L_0x5563749ed1e0;  1 drivers
v0x5563749dc8c0_0 .net *"_s4", 0 0, L_0x5563749ee000;  1 drivers
v0x5563749dc9a0_0 .net "a", 0 0, L_0x5563749ee780;  1 drivers
v0x5563749dcab0_0 .net "a_out", 0 0, L_0x5563749edf10;  1 drivers
v0x5563749dcba0_0 .net "b", 0 0, L_0x5563749ee940;  1 drivers
v0x5563749dcc60_0 .net "b_out", 0 0, L_0x5563749ee090;  1 drivers
v0x5563749dcd50_0 .net "c_in", 0 0, L_0x5563749edca0;  alias, 1 drivers
v0x5563749dcf10_0 .net "c_out", 0 0, L_0x5563749ee6d0;  alias, 1 drivers
L_0x7f111a0700f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563749dcfb0_0 .net "less", 0 0, L_0x7f111a0700f0;  1 drivers
v0x5563749dd050_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749dd110_0 .net "overflow", 0 0, L_0x5563749ee1d0;  1 drivers
v0x5563749dd1d0_0 .var "result", 0 0;
v0x5563749dd290_0 .net "set", 0 0, L_0x5563749ee500;  1 drivers
E_0x556374980390/0 .event edge, v0x5563749d8330_0, v0x5563749db780_0, v0x5563749db850_0, v0x5563749dbce0_0;
E_0x556374980390/1 .event edge, v0x5563749dcfb0_0;
E_0x556374980390 .event/or E_0x556374980390/0, E_0x556374980390/1;
L_0x5563749edf10 .functor MUXZ 1, L_0x5563749ee780, L_0x5563749ed1e0, o0x7f111a0b9408, C4<>;
L_0x5563749ee090 .functor MUXZ 1, L_0x5563749ee940, L_0x5563749ee000, o0x7f111a0b91f8, C4<>;
S_0x5563749db0e0 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749dae20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749ee6d0 .functor OR 1, L_0x5563749ee470, L_0x5563749ee640, C4<0>, C4<0>;
v0x5563749dbfd0_0 .net "c1", 0 0, L_0x5563749ee470;  1 drivers
v0x5563749dc090_0 .net "c2", 0 0, L_0x5563749ee640;  1 drivers
v0x5563749dc160_0 .net "carry_in", 0 0, L_0x5563749edca0;  alias, 1 drivers
v0x5563749dc230_0 .net "carry_out", 0 0, L_0x5563749ee6d0;  alias, 1 drivers
v0x5563749dc2d0_0 .net "s", 0 0, L_0x5563749ee500;  alias, 1 drivers
v0x5563749dc3c0_0 .net "s1", 0 0, L_0x5563749ee350;  1 drivers
v0x5563749dc4b0_0 .net "x", 0 0, L_0x5563749edf10;  alias, 1 drivers
v0x5563749dc550_0 .net "y", 0 0, L_0x5563749ee090;  alias, 1 drivers
S_0x5563749db350 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749db0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749ee350 .functor XOR 1, L_0x5563749edf10, L_0x5563749ee090, C4<0>, C4<0>;
L_0x5563749ee470 .functor AND 1, L_0x5563749edf10, L_0x5563749ee090, C4<1>, C4<1>;
v0x5563749db5e0_0 .net "c", 0 0, L_0x5563749ee470;  alias, 1 drivers
v0x5563749db6c0_0 .net "s", 0 0, L_0x5563749ee350;  alias, 1 drivers
v0x5563749db780_0 .net "x", 0 0, L_0x5563749edf10;  alias, 1 drivers
v0x5563749db850_0 .net "y", 0 0, L_0x5563749ee090;  alias, 1 drivers
S_0x5563749db9c0 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749db0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749ee500 .functor XOR 1, L_0x5563749edca0, L_0x5563749ee350, C4<0>, C4<0>;
L_0x5563749ee640 .functor AND 1, L_0x5563749edca0, L_0x5563749ee350, C4<1>, C4<1>;
v0x5563749dbc20_0 .net "c", 0 0, L_0x5563749ee640;  alias, 1 drivers
v0x5563749dbce0_0 .net "s", 0 0, L_0x5563749ee500;  alias, 1 drivers
v0x5563749dbda0_0 .net "x", 0 0, L_0x5563749edca0;  alias, 1 drivers
v0x5563749dbec0_0 .net "y", 0 0, L_0x5563749ee350;  alias, 1 drivers
S_0x5563749dd4f0 .scope module, "ALU_3" "ALU_1bit" 2 22, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749eea70 .functor NOT 1, L_0x5563749ef2d0, C4<0>, C4<0>, C4<0>;
L_0x5563749eeba0 .functor NOT 1, L_0x5563749ef410, C4<0>, C4<0>, C4<0>;
L_0x5563749eed20 .functor XOR 1, L_0x5563749ee6d0, L_0x5563749ef220, C4<0>, C4<0>;
v0x5563749decd0_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749ded90_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749dee50_0 .net *"_s0", 0 0, L_0x5563749eea70;  1 drivers
v0x5563749deef0_0 .net *"_s4", 0 0, L_0x5563749eeba0;  1 drivers
v0x5563749defd0_0 .net "a", 0 0, L_0x5563749ef2d0;  1 drivers
v0x5563749df0e0_0 .net "a_out", 0 0, L_0x5563749eeae0;  1 drivers
v0x5563749df1d0_0 .net "b", 0 0, L_0x5563749ef410;  1 drivers
v0x5563749df290_0 .net "b_out", 0 0, L_0x5563749eec30;  1 drivers
v0x5563749df380_0 .net "c_in", 0 0, L_0x5563749ee6d0;  alias, 1 drivers
v0x5563749df540_0 .net "c_out", 0 0, L_0x5563749ef220;  alias, 1 drivers
L_0x7f111a070138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563749df5e0_0 .net "less", 0 0, L_0x7f111a070138;  1 drivers
v0x5563749df680_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749df740_0 .net "overflow", 0 0, L_0x5563749eed20;  1 drivers
v0x5563749df800_0 .var "result", 0 0;
v0x5563749df8c0_0 .net "set", 0 0, L_0x5563749ef050;  1 drivers
E_0x5563749805b0/0 .event edge, v0x5563749d8330_0, v0x5563749dde90_0, v0x5563749ddf30_0, v0x5563749de390_0;
E_0x5563749805b0/1 .event edge, v0x5563749df5e0_0;
E_0x5563749805b0 .event/or E_0x5563749805b0/0, E_0x5563749805b0/1;
L_0x5563749eeae0 .functor MUXZ 1, L_0x5563749ef2d0, L_0x5563749eea70, o0x7f111a0b9408, C4<>;
L_0x5563749eec30 .functor MUXZ 1, L_0x5563749ef410, L_0x5563749eeba0, o0x7f111a0b91f8, C4<>;
S_0x5563749dd820 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749dd4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749ef220 .functor OR 1, L_0x5563749eefc0, L_0x5563749ef190, C4<0>, C4<0>;
v0x5563749de650_0 .net "c1", 0 0, L_0x5563749eefc0;  1 drivers
v0x5563749de710_0 .net "c2", 0 0, L_0x5563749ef190;  1 drivers
v0x5563749de7e0_0 .net "carry_in", 0 0, L_0x5563749ee6d0;  alias, 1 drivers
v0x5563749de8b0_0 .net "carry_out", 0 0, L_0x5563749ef220;  alias, 1 drivers
v0x5563749de950_0 .net "s", 0 0, L_0x5563749ef050;  alias, 1 drivers
v0x5563749dea40_0 .net "s1", 0 0, L_0x5563749eeea0;  1 drivers
v0x5563749deb30_0 .net "x", 0 0, L_0x5563749eeae0;  alias, 1 drivers
v0x5563749debd0_0 .net "y", 0 0, L_0x5563749eec30;  alias, 1 drivers
S_0x5563749dda90 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749dd820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749eeea0 .functor XOR 1, L_0x5563749eeae0, L_0x5563749eec30, C4<0>, C4<0>;
L_0x5563749eefc0 .functor AND 1, L_0x5563749eeae0, L_0x5563749eec30, C4<1>, C4<1>;
v0x5563749ddcf0_0 .net "c", 0 0, L_0x5563749eefc0;  alias, 1 drivers
v0x5563749dddd0_0 .net "s", 0 0, L_0x5563749eeea0;  alias, 1 drivers
v0x5563749dde90_0 .net "x", 0 0, L_0x5563749eeae0;  alias, 1 drivers
v0x5563749ddf30_0 .net "y", 0 0, L_0x5563749eec30;  alias, 1 drivers
S_0x5563749de070 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749dd820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749ef050 .functor XOR 1, L_0x5563749ee6d0, L_0x5563749eeea0, C4<0>, C4<0>;
L_0x5563749ef190 .functor AND 1, L_0x5563749ee6d0, L_0x5563749eeea0, C4<1>, C4<1>;
v0x5563749de2d0_0 .net "c", 0 0, L_0x5563749ef190;  alias, 1 drivers
v0x5563749de390_0 .net "s", 0 0, L_0x5563749ef050;  alias, 1 drivers
v0x5563749de450_0 .net "x", 0 0, L_0x5563749ee6d0;  alias, 1 drivers
v0x5563749de540_0 .net "y", 0 0, L_0x5563749eeea0;  alias, 1 drivers
S_0x5563749dfb20 .scope module, "ALU_4" "ALU_1bit" 2 23, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749ef4b0 .functor NOT 1, L_0x5563749efd70, C4<0>, C4<0>, C4<0>;
L_0x5563749ef680 .functor NOT 1, L_0x5563749ef370, C4<0>, C4<0>, C4<0>;
L_0x5563749ef850 .functor XOR 1, L_0x5563749ef220, L_0x5563749efcc0, C4<0>, C4<0>;
v0x5563749e1330_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749e1480_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749e1540_0 .net *"_s0", 0 0, L_0x5563749ef4b0;  1 drivers
v0x5563749e15e0_0 .net *"_s4", 0 0, L_0x5563749ef680;  1 drivers
v0x5563749e16c0_0 .net "a", 0 0, L_0x5563749efd70;  1 drivers
v0x5563749e1780_0 .net "a_out", 0 0, L_0x5563749ef520;  1 drivers
v0x5563749e1870_0 .net "b", 0 0, L_0x5563749ef370;  1 drivers
v0x5563749e1930_0 .net "b_out", 0 0, L_0x5563749ef710;  1 drivers
v0x5563749e1a20_0 .net "c_in", 0 0, L_0x5563749ef220;  alias, 1 drivers
v0x5563749e1be0_0 .net "c_out", 0 0, L_0x5563749efcc0;  alias, 1 drivers
L_0x7f111a070180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563749e1c80_0 .net "less", 0 0, L_0x7f111a070180;  1 drivers
v0x5563749e1d20_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749e1e70_0 .net "overflow", 0 0, L_0x5563749ef850;  1 drivers
v0x5563749e1f30_0 .var "result", 0 0;
v0x5563749e1ff0_0 .net "set", 0 0, L_0x5563749efaf0;  1 drivers
E_0x5563749bd0d0/0 .event edge, v0x5563749d8330_0, v0x5563749e04c0_0, v0x5563749e0560_0, v0x5563749e09c0_0;
E_0x5563749bd0d0/1 .event edge, v0x5563749e1c80_0;
E_0x5563749bd0d0 .event/or E_0x5563749bd0d0/0, E_0x5563749bd0d0/1;
L_0x5563749ef520 .functor MUXZ 1, L_0x5563749efd70, L_0x5563749ef4b0, o0x7f111a0b9408, C4<>;
L_0x5563749ef710 .functor MUXZ 1, L_0x5563749ef370, L_0x5563749ef680, o0x7f111a0b91f8, C4<>;
S_0x5563749dfe50 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749dfb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749efcc0 .functor OR 1, L_0x5563749efa60, L_0x5563749efc30, C4<0>, C4<0>;
v0x5563749e0cb0_0 .net "c1", 0 0, L_0x5563749efa60;  1 drivers
v0x5563749e0d70_0 .net "c2", 0 0, L_0x5563749efc30;  1 drivers
v0x5563749e0e40_0 .net "carry_in", 0 0, L_0x5563749ef220;  alias, 1 drivers
v0x5563749e0f10_0 .net "carry_out", 0 0, L_0x5563749efcc0;  alias, 1 drivers
v0x5563749e0fb0_0 .net "s", 0 0, L_0x5563749efaf0;  alias, 1 drivers
v0x5563749e10a0_0 .net "s1", 0 0, L_0x5563749ef9d0;  1 drivers
v0x5563749e1190_0 .net "x", 0 0, L_0x5563749ef520;  alias, 1 drivers
v0x5563749e1230_0 .net "y", 0 0, L_0x5563749ef710;  alias, 1 drivers
S_0x5563749e00c0 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749dfe50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749ef9d0 .functor XOR 1, L_0x5563749ef520, L_0x5563749ef710, C4<0>, C4<0>;
L_0x5563749efa60 .functor AND 1, L_0x5563749ef520, L_0x5563749ef710, C4<1>, C4<1>;
v0x5563749e0320_0 .net "c", 0 0, L_0x5563749efa60;  alias, 1 drivers
v0x5563749e0400_0 .net "s", 0 0, L_0x5563749ef9d0;  alias, 1 drivers
v0x5563749e04c0_0 .net "x", 0 0, L_0x5563749ef520;  alias, 1 drivers
v0x5563749e0560_0 .net "y", 0 0, L_0x5563749ef710;  alias, 1 drivers
S_0x5563749e06a0 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749dfe50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749efaf0 .functor XOR 1, L_0x5563749ef220, L_0x5563749ef9d0, C4<0>, C4<0>;
L_0x5563749efc30 .functor AND 1, L_0x5563749ef220, L_0x5563749ef9d0, C4<1>, C4<1>;
v0x5563749e0900_0 .net "c", 0 0, L_0x5563749efc30;  alias, 1 drivers
v0x5563749e09c0_0 .net "s", 0 0, L_0x5563749efaf0;  alias, 1 drivers
v0x5563749e0a80_0 .net "x", 0 0, L_0x5563749ef220;  alias, 1 drivers
v0x5563749e0ba0_0 .net "y", 0 0, L_0x5563749ef9d0;  alias, 1 drivers
S_0x5563749e2250 .scope module, "ALU_5" "ALU_1bit" 2 24, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749efec0 .functor NOT 1, L_0x5563749f07c0, C4<0>, C4<0>, C4<0>;
L_0x5563749f0040 .functor NOT 1, L_0x5563749f0920, C4<0>, C4<0>, C4<0>;
L_0x5563749f0210 .functor XOR 1, L_0x5563749efcc0, L_0x5563749f0710, C4<0>, C4<0>;
v0x5563749e39f0_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749e3ab0_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749e3c80_0 .net *"_s0", 0 0, L_0x5563749efec0;  1 drivers
v0x5563749e3d20_0 .net *"_s4", 0 0, L_0x5563749f0040;  1 drivers
v0x5563749e3e00_0 .net "a", 0 0, L_0x5563749f07c0;  1 drivers
v0x5563749e3f10_0 .net "a_out", 0 0, L_0x5563749eff30;  1 drivers
v0x5563749e4000_0 .net "b", 0 0, L_0x5563749f0920;  1 drivers
v0x5563749e40c0_0 .net "b_out", 0 0, L_0x5563749f00d0;  1 drivers
v0x5563749e41b0_0 .net "c_in", 0 0, L_0x5563749efcc0;  alias, 1 drivers
v0x5563749e42e0_0 .net "c_out", 0 0, L_0x5563749f0710;  alias, 1 drivers
L_0x7f111a0701c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563749e4380_0 .net "less", 0 0, L_0x7f111a0701c8;  1 drivers
v0x5563749e4420_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749e44e0_0 .net "overflow", 0 0, L_0x5563749f0210;  1 drivers
v0x5563749e45a0_0 .var "result", 0 0;
v0x5563749e4660_0 .net "set", 0 0, L_0x5563749f0540;  1 drivers
E_0x5563749bd580/0 .event edge, v0x5563749d8330_0, v0x5563749e2b50_0, v0x5563749e2bf0_0, v0x5563749e3080_0;
E_0x5563749bd580/1 .event edge, v0x5563749e4380_0;
E_0x5563749bd580 .event/or E_0x5563749bd580/0, E_0x5563749bd580/1;
L_0x5563749eff30 .functor MUXZ 1, L_0x5563749f07c0, L_0x5563749efec0, o0x7f111a0b9408, C4<>;
L_0x5563749f00d0 .functor MUXZ 1, L_0x5563749f0920, L_0x5563749f0040, o0x7f111a0b91f8, C4<>;
S_0x5563749e2530 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749e2250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749f0710 .functor OR 1, L_0x5563749f04b0, L_0x5563749f0680, C4<0>, C4<0>;
v0x5563749e3370_0 .net "c1", 0 0, L_0x5563749f04b0;  1 drivers
v0x5563749e3430_0 .net "c2", 0 0, L_0x5563749f0680;  1 drivers
v0x5563749e3500_0 .net "carry_in", 0 0, L_0x5563749efcc0;  alias, 1 drivers
v0x5563749e35d0_0 .net "carry_out", 0 0, L_0x5563749f0710;  alias, 1 drivers
v0x5563749e3670_0 .net "s", 0 0, L_0x5563749f0540;  alias, 1 drivers
v0x5563749e3760_0 .net "s1", 0 0, L_0x5563749f0390;  1 drivers
v0x5563749e3850_0 .net "x", 0 0, L_0x5563749eff30;  alias, 1 drivers
v0x5563749e38f0_0 .net "y", 0 0, L_0x5563749f00d0;  alias, 1 drivers
S_0x5563749e2750 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749e2530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749f0390 .functor XOR 1, L_0x5563749eff30, L_0x5563749f00d0, C4<0>, C4<0>;
L_0x5563749f04b0 .functor AND 1, L_0x5563749eff30, L_0x5563749f00d0, C4<1>, C4<1>;
v0x5563749e29b0_0 .net "c", 0 0, L_0x5563749f04b0;  alias, 1 drivers
v0x5563749e2a90_0 .net "s", 0 0, L_0x5563749f0390;  alias, 1 drivers
v0x5563749e2b50_0 .net "x", 0 0, L_0x5563749eff30;  alias, 1 drivers
v0x5563749e2bf0_0 .net "y", 0 0, L_0x5563749f00d0;  alias, 1 drivers
S_0x5563749e2d60 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749e2530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749f0540 .functor XOR 1, L_0x5563749efcc0, L_0x5563749f0390, C4<0>, C4<0>;
L_0x5563749f0680 .functor AND 1, L_0x5563749efcc0, L_0x5563749f0390, C4<1>, C4<1>;
v0x5563749e2fc0_0 .net "c", 0 0, L_0x5563749f0680;  alias, 1 drivers
v0x5563749e3080_0 .net "s", 0 0, L_0x5563749f0540;  alias, 1 drivers
v0x5563749e3140_0 .net "x", 0 0, L_0x5563749efcc0;  alias, 1 drivers
v0x5563749e3260_0 .net "y", 0 0, L_0x5563749f0390;  alias, 1 drivers
S_0x5563749e48c0 .scope module, "ALU_6" "ALU_1bit" 2 25, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749f09c0 .functor NOT 1, L_0x5563749f12c0, C4<0>, C4<0>, C4<0>;
L_0x5563749f0b40 .functor NOT 1, L_0x5563749f1540, C4<0>, C4<0>, C4<0>;
L_0x5563749f0d10 .functor XOR 1, L_0x5563749f0710, L_0x5563749f1210, C4<0>, C4<0>;
v0x5563749e60f0_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749e61b0_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749e6270_0 .net *"_s0", 0 0, L_0x5563749f09c0;  1 drivers
v0x5563749e6310_0 .net *"_s4", 0 0, L_0x5563749f0b40;  1 drivers
v0x5563749e63f0_0 .net "a", 0 0, L_0x5563749f12c0;  1 drivers
v0x5563749e6500_0 .net "a_out", 0 0, L_0x5563749f0a30;  1 drivers
v0x5563749e65f0_0 .net "b", 0 0, L_0x5563749f1540;  1 drivers
v0x5563749e66b0_0 .net "b_out", 0 0, L_0x5563749f0bd0;  1 drivers
v0x5563749e67a0_0 .net "c_in", 0 0, L_0x5563749f0710;  alias, 1 drivers
v0x5563749e6960_0 .net "c_out", 0 0, L_0x5563749f1210;  alias, 1 drivers
L_0x7f111a070210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563749e6a00_0 .net "less", 0 0, L_0x7f111a070210;  1 drivers
v0x5563749e6aa0_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749e6b60_0 .net "overflow", 0 0, L_0x5563749f0d10;  1 drivers
v0x5563749e6c20_0 .var "result", 0 0;
v0x5563749e6ce0_0 .net "set", 0 0, L_0x5563749f1040;  1 drivers
E_0x5563749e4b50/0 .event edge, v0x5563749d8330_0, v0x5563749e5250_0, v0x5563749e52f0_0, v0x5563749e5780_0;
E_0x5563749e4b50/1 .event edge, v0x5563749e6a00_0;
E_0x5563749e4b50 .event/or E_0x5563749e4b50/0, E_0x5563749e4b50/1;
L_0x5563749f0a30 .functor MUXZ 1, L_0x5563749f12c0, L_0x5563749f09c0, o0x7f111a0b9408, C4<>;
L_0x5563749f0bd0 .functor MUXZ 1, L_0x5563749f1540, L_0x5563749f0b40, o0x7f111a0b91f8, C4<>;
S_0x5563749e4be0 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749e48c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749f1210 .functor OR 1, L_0x5563749f0fb0, L_0x5563749f1180, C4<0>, C4<0>;
v0x5563749e5a70_0 .net "c1", 0 0, L_0x5563749f0fb0;  1 drivers
v0x5563749e5b30_0 .net "c2", 0 0, L_0x5563749f1180;  1 drivers
v0x5563749e5c00_0 .net "carry_in", 0 0, L_0x5563749f0710;  alias, 1 drivers
v0x5563749e5cd0_0 .net "carry_out", 0 0, L_0x5563749f1210;  alias, 1 drivers
v0x5563749e5d70_0 .net "s", 0 0, L_0x5563749f1040;  alias, 1 drivers
v0x5563749e5e60_0 .net "s1", 0 0, L_0x5563749f0e90;  1 drivers
v0x5563749e5f50_0 .net "x", 0 0, L_0x5563749f0a30;  alias, 1 drivers
v0x5563749e5ff0_0 .net "y", 0 0, L_0x5563749f0bd0;  alias, 1 drivers
S_0x5563749e4e50 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749e4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749f0e90 .functor XOR 1, L_0x5563749f0a30, L_0x5563749f0bd0, C4<0>, C4<0>;
L_0x5563749f0fb0 .functor AND 1, L_0x5563749f0a30, L_0x5563749f0bd0, C4<1>, C4<1>;
v0x5563749e50b0_0 .net "c", 0 0, L_0x5563749f0fb0;  alias, 1 drivers
v0x5563749e5190_0 .net "s", 0 0, L_0x5563749f0e90;  alias, 1 drivers
v0x5563749e5250_0 .net "x", 0 0, L_0x5563749f0a30;  alias, 1 drivers
v0x5563749e52f0_0 .net "y", 0 0, L_0x5563749f0bd0;  alias, 1 drivers
S_0x5563749e5460 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749e4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749f1040 .functor XOR 1, L_0x5563749f0710, L_0x5563749f0e90, C4<0>, C4<0>;
L_0x5563749f1180 .functor AND 1, L_0x5563749f0710, L_0x5563749f0e90, C4<1>, C4<1>;
v0x5563749e56c0_0 .net "c", 0 0, L_0x5563749f1180;  alias, 1 drivers
v0x5563749e5780_0 .net "s", 0 0, L_0x5563749f1040;  alias, 1 drivers
v0x5563749e5840_0 .net "x", 0 0, L_0x5563749f0710;  alias, 1 drivers
v0x5563749e5960_0 .net "y", 0 0, L_0x5563749f0e90;  alias, 1 drivers
S_0x5563749e6f40 .scope module, "ALU_7" "ALU_1bit" 2 26, 3 2 0, S_0x5563749b9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 1 "a"
    .port_info 5 /INPUT 1 "b"
    .port_info 6 /INPUT 1 "less"
    .port_info 7 /INPUT 1 "Ainvert"
    .port_info 8 /INPUT 1 "Binvert"
    .port_info 9 /INPUT 1 "c_in"
    .port_info 10 /INPUT 2 "op"
L_0x5563749f16f0 .functor NOT 1, L_0x5563749f22a0, C4<0>, C4<0>, C4<0>;
L_0x5563749f1a80 .functor NOT 1, L_0x5563749f2340, C4<0>, C4<0>, C4<0>;
L_0x5563749f1c50 .functor XOR 1, L_0x5563749f1210, L_0x5563749f2070, C4<0>, C4<0>;
v0x5563749e8770_0 .net "Ainvert", 0 0, o0x7f111a0b9408;  alias, 0 drivers
v0x5563749e8830_0 .net "Binvert", 0 0, o0x7f111a0b91f8;  alias, 0 drivers
v0x5563749e88f0_0 .net *"_s0", 0 0, L_0x5563749f16f0;  1 drivers
v0x5563749e8990_0 .net *"_s4", 0 0, L_0x5563749f1a80;  1 drivers
v0x5563749e8a70_0 .net "a", 0 0, L_0x5563749f22a0;  1 drivers
v0x5563749e8b80_0 .net "a_out", 0 0, L_0x5563749f1760;  1 drivers
v0x5563749e8c70_0 .net "b", 0 0, L_0x5563749f2340;  1 drivers
v0x5563749e8d30_0 .net "b_out", 0 0, L_0x5563749f1b10;  1 drivers
v0x5563749e8e20_0 .net "c_in", 0 0, L_0x5563749f1210;  alias, 1 drivers
v0x5563749e8fe0_0 .net "c_out", 0 0, L_0x5563749f2070;  1 drivers
L_0x7f111a070258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563749e9080_0 .net "less", 0 0, L_0x7f111a070258;  1 drivers
v0x5563749e9120_0 .net "op", 1 0, o0x7f111a0b9528;  alias, 0 drivers
v0x5563749e91e0_0 .net "overflow", 0 0, L_0x5563749f1c50;  alias, 1 drivers
v0x5563749e92a0_0 .var "result", 0 0;
v0x5563749e9360_0 .net "set", 0 0, L_0x5563749f1ea0;  alias, 1 drivers
E_0x5563749e71d0/0 .event edge, v0x5563749d8330_0, v0x5563749e78d0_0, v0x5563749e7970_0, v0x5563749e7e00_0;
E_0x5563749e71d0/1 .event edge, v0x5563749e9080_0;
E_0x5563749e71d0 .event/or E_0x5563749e71d0/0, E_0x5563749e71d0/1;
L_0x5563749f1760 .functor MUXZ 1, L_0x5563749f22a0, L_0x5563749f16f0, o0x7f111a0b9408, C4<>;
L_0x5563749f1b10 .functor MUXZ 1, L_0x5563749f2340, L_0x5563749f1a80, o0x7f111a0b91f8, C4<>;
S_0x5563749e7260 .scope module, "FA_1" "FA" 3 21, 4 2 0, S_0x5563749e6f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
    .port_info 4 /INPUT 1 "carry_in"
L_0x5563749f2070 .functor OR 1, L_0x5563749f1e10, L_0x5563749f1fe0, C4<0>, C4<0>;
v0x5563749e80f0_0 .net "c1", 0 0, L_0x5563749f1e10;  1 drivers
v0x5563749e81b0_0 .net "c2", 0 0, L_0x5563749f1fe0;  1 drivers
v0x5563749e8280_0 .net "carry_in", 0 0, L_0x5563749f1210;  alias, 1 drivers
v0x5563749e8350_0 .net "carry_out", 0 0, L_0x5563749f2070;  alias, 1 drivers
v0x5563749e83f0_0 .net "s", 0 0, L_0x5563749f1ea0;  alias, 1 drivers
v0x5563749e84e0_0 .net "s1", 0 0, L_0x5563749f1d60;  1 drivers
v0x5563749e85d0_0 .net "x", 0 0, L_0x5563749f1760;  alias, 1 drivers
v0x5563749e8670_0 .net "y", 0 0, L_0x5563749f1b10;  alias, 1 drivers
S_0x5563749e74d0 .scope module, "HA_1" "HA" 4 10, 5 1 0, S_0x5563749e7260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749f1d60 .functor XOR 1, L_0x5563749f1760, L_0x5563749f1b10, C4<0>, C4<0>;
L_0x5563749f1e10 .functor AND 1, L_0x5563749f1760, L_0x5563749f1b10, C4<1>, C4<1>;
v0x5563749e7730_0 .net "c", 0 0, L_0x5563749f1e10;  alias, 1 drivers
v0x5563749e7810_0 .net "s", 0 0, L_0x5563749f1d60;  alias, 1 drivers
v0x5563749e78d0_0 .net "x", 0 0, L_0x5563749f1760;  alias, 1 drivers
v0x5563749e7970_0 .net "y", 0 0, L_0x5563749f1b10;  alias, 1 drivers
S_0x5563749e7ae0 .scope module, "HA_2" "HA" 4 11, 5 1 0, S_0x5563749e7260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "c"
    .port_info 2 /INPUT 1 "x"
    .port_info 3 /INPUT 1 "y"
L_0x5563749f1ea0 .functor XOR 1, L_0x5563749f1210, L_0x5563749f1d60, C4<0>, C4<0>;
L_0x5563749f1fe0 .functor AND 1, L_0x5563749f1210, L_0x5563749f1d60, C4<1>, C4<1>;
v0x5563749e7d40_0 .net "c", 0 0, L_0x5563749f1fe0;  alias, 1 drivers
v0x5563749e7e00_0 .net "s", 0 0, L_0x5563749f1ea0;  alias, 1 drivers
v0x5563749e7ec0_0 .net "x", 0 0, L_0x5563749f1210;  alias, 1 drivers
v0x5563749e7fe0_0 .net "y", 0 0, L_0x5563749f1d60;  alias, 1 drivers
    .scope S_0x5563749b5ff0;
T_0 ;
    %wait E_0x556374980250;
    %load/vec4 v0x5563749d8330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5563749d7eb0_0;
    %load/vec4 v0x5563749d8060_0;
    %and;
    %store/vec4 v0x5563749d84d0_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5563749d7eb0_0;
    %load/vec4 v0x5563749d8060_0;
    %or;
    %store/vec4 v0x5563749d84d0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5563749d8590_0;
    %store/vec4 v0x5563749d84d0_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x5563749d8290_0;
    %store/vec4 v0x5563749d84d0_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5563749d8790;
T_1 ;
    %wait E_0x5563749806c0;
    %load/vec4 v0x5563749da9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5563749da400_0;
    %load/vec4 v0x5563749da5b0_0;
    %and;
    %store/vec4 v0x5563749dab00_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5563749da400_0;
    %load/vec4 v0x5563749da5b0_0;
    %or;
    %store/vec4 v0x5563749dab00_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5563749dabc0_0;
    %store/vec4 v0x5563749dab00_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x5563749da900_0;
    %store/vec4 v0x5563749dab00_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5563749dae20;
T_2 ;
    %wait E_0x556374980390;
    %load/vec4 v0x5563749dd050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x5563749dcab0_0;
    %load/vec4 v0x5563749dcc60_0;
    %and;
    %store/vec4 v0x5563749dd1d0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x5563749dcab0_0;
    %load/vec4 v0x5563749dcc60_0;
    %or;
    %store/vec4 v0x5563749dd1d0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5563749dd290_0;
    %store/vec4 v0x5563749dd1d0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x5563749dcfb0_0;
    %store/vec4 v0x5563749dd1d0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5563749dd4f0;
T_3 ;
    %wait E_0x5563749805b0;
    %load/vec4 v0x5563749df680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5563749df0e0_0;
    %load/vec4 v0x5563749df290_0;
    %and;
    %store/vec4 v0x5563749df800_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5563749df0e0_0;
    %load/vec4 v0x5563749df290_0;
    %or;
    %store/vec4 v0x5563749df800_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5563749df8c0_0;
    %store/vec4 v0x5563749df800_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x5563749df5e0_0;
    %store/vec4 v0x5563749df800_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5563749dfb20;
T_4 ;
    %wait E_0x5563749bd0d0;
    %load/vec4 v0x5563749e1d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5563749e1780_0;
    %load/vec4 v0x5563749e1930_0;
    %and;
    %store/vec4 v0x5563749e1f30_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5563749e1780_0;
    %load/vec4 v0x5563749e1930_0;
    %or;
    %store/vec4 v0x5563749e1f30_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5563749e1ff0_0;
    %store/vec4 v0x5563749e1f30_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5563749e1c80_0;
    %store/vec4 v0x5563749e1f30_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5563749e2250;
T_5 ;
    %wait E_0x5563749bd580;
    %load/vec4 v0x5563749e4420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5563749e3f10_0;
    %load/vec4 v0x5563749e40c0_0;
    %and;
    %store/vec4 v0x5563749e45a0_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5563749e3f10_0;
    %load/vec4 v0x5563749e40c0_0;
    %or;
    %store/vec4 v0x5563749e45a0_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5563749e4660_0;
    %store/vec4 v0x5563749e45a0_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5563749e4380_0;
    %store/vec4 v0x5563749e45a0_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5563749e48c0;
T_6 ;
    %wait E_0x5563749e4b50;
    %load/vec4 v0x5563749e6aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5563749e6500_0;
    %load/vec4 v0x5563749e66b0_0;
    %and;
    %store/vec4 v0x5563749e6c20_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5563749e6500_0;
    %load/vec4 v0x5563749e66b0_0;
    %or;
    %store/vec4 v0x5563749e6c20_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5563749e6ce0_0;
    %store/vec4 v0x5563749e6c20_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5563749e6a00_0;
    %store/vec4 v0x5563749e6c20_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5563749e6f40;
T_7 ;
    %wait E_0x5563749e71d0;
    %load/vec4 v0x5563749e9120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x5563749e8b80_0;
    %load/vec4 v0x5563749e8d30_0;
    %and;
    %store/vec4 v0x5563749e92a0_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x5563749e8b80_0;
    %load/vec4 v0x5563749e8d30_0;
    %or;
    %store/vec4 v0x5563749e92a0_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5563749e9360_0;
    %store/vec4 v0x5563749e92a0_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x5563749e9080_0;
    %store/vec4 v0x5563749e92a0_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU_8bit.v";
    "./ALU_1bit.v";
    "./FA.v";
    "./HA.v";
