
*** Running vivado
    with args -log IM.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source IM.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source IM.tcl -notrace
Command: link_design -top IM -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.469 ; gain = 0.000 ; free physical = 4932 ; free virtual = 26589
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]
Finished Parsing XDC File [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1809.801 ; gain = 0.000 ; free physical = 4824 ; free virtual = 26480
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1813.770 ; gain = 309.957 ; free physical = 4816 ; free virtual = 26473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1972.520 ; gain = 158.750 ; free physical = 4809 ; free virtual = 26466

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1758b336b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.371 ; gain = 439.852 ; free physical = 4375 ; free virtual = 26031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1758b336b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1758b336b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1758b336b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1758b336b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1758b336b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1758b336b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
Ending Logic Optimization Task | Checksum: 1758b336b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1758b336b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1758b336b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
Ending Netlist Obfuscation Task | Checksum: 1758b336b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2569.309 ; gain = 755.539 ; free physical = 4214 ; free virtual = 25870
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.309 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2633.324 ; gain = 0.000 ; free physical = 4213 ; free virtual = 25870
INFO: [Common 17-1381] The checkpoint '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/impl_1/IM_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IM_drc_opted.rpt -pb IM_drc_opted.pb -rpx IM_drc_opted.rpx
Command: report_drc -file IM_drc_opted.rpt -pb IM_drc_opted.pb -rpx IM_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marko/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/impl_1/IM_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.211 ; gain = 192.887 ; free physical = 4185 ; free virtual = 25840
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4196 ; free virtual = 25852
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1287440e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4196 ; free virtual = 25852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4196 ; free virtual = 25852

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d7b1e6d8

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4181 ; free virtual = 25837

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156a81867

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4197 ; free virtual = 25852

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156a81867

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4197 ; free virtual = 25852
Phase 1 Placer Initialization | Checksum: 156a81867

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4197 ; free virtual = 25852

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18cbcc288

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4177 ; free virtual = 25833

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 16 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4262 ; free virtual = 25918

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 131212fb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4262 ; free virtual = 25918
Phase 2.2 Global Placement Core | Checksum: 20fab533b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4262 ; free virtual = 25918
Phase 2 Global Placement | Checksum: 20fab533b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4262 ; free virtual = 25918

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fa6f3132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4262 ; free virtual = 25918

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20da94617

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4263 ; free virtual = 25919

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d6c62b0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4263 ; free virtual = 25919

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ee8d0ec4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4263 ; free virtual = 25919

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 103c53d7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25912

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14acf5432

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25911

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 132f82fc7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25911
Phase 3 Detail Placement | Checksum: 132f82fc7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25911

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1053cb8b2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1053cb8b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25911
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.406. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1186dd7d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4256 ; free virtual = 25911
Phase 4.1 Post Commit Optimization | Checksum: 1186dd7d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4255 ; free virtual = 25911

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1186dd7d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4255 ; free virtual = 25911

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1186dd7d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4255 ; free virtual = 25911

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4255 ; free virtual = 25911
Phase 4.4 Final Placement Cleanup | Checksum: 1d1f99c02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4255 ; free virtual = 25911
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1f99c02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4255 ; free virtual = 25911
Ending Placer Task | Checksum: 139785fc7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4255 ; free virtual = 25911
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4262 ; free virtual = 25918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4262 ; free virtual = 25918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4261 ; free virtual = 25917
INFO: [Common 17-1381] The checkpoint '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/impl_1/IM_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file IM_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4252 ; free virtual = 25908
INFO: [runtcl-4] Executing : report_utilization -file IM_utilization_placed.rpt -pb IM_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file IM_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4245 ; free virtual = 25901
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4214 ; free virtual = 25870
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4204 ; free virtual = 25861
INFO: [Common 17-1381] The checkpoint '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/impl_1/IM_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 64038bbc ConstDB: 0 ShapeSum: d574d40b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10538fb84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4122 ; free virtual = 25778
Post Restoration Checksum: NetGraph: 1bccdae9 NumContArr: e96c209b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10538fb84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4117 ; free virtual = 25774

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10538fb84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4082 ; free virtual = 25738

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10538fb84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4082 ; free virtual = 25738
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8aada5ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4079 ; free virtual = 25735
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.341  | TNS=0.000  | WHS=-0.099 | THS=-0.413 |

Phase 2 Router Initialization | Checksum: 9afb1e5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4078 ; free virtual = 25735

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00765367 %
  Global Horizontal Routing Utilization  = 0.00702759 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 93
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 77
  Number of Partially Routed Nets     = 16
  Number of Node Overlaps             = 142


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15755d74b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.245  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1705babf3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732
Phase 4 Rip-up And Reroute | Checksum: 1705babf3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1705babf3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1705babf3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732
Phase 5 Delay and Skew Optimization | Checksum: 1705babf3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20ee71bab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.324  | TNS=0.000  | WHS=0.212  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20ee71bab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732
Phase 6 Post Hold Fix | Checksum: 20ee71bab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0538946 %
  Global Horizontal Routing Utilization  = 0.072228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 187c642bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 187c642bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15f255c44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.324  | TNS=0.000  | WHS=0.212  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15f255c44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4076 ; free virtual = 25732
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4109 ; free virtual = 25765

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4109 ; free virtual = 25765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4109 ; free virtual = 25765
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2826.211 ; gain = 0.000 ; free physical = 4097 ; free virtual = 25755
INFO: [Common 17-1381] The checkpoint '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/impl_1/IM_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IM_drc_routed.rpt -pb IM_drc_routed.pb -rpx IM_drc_routed.rpx
Command: report_drc -file IM_drc_routed.rpt -pb IM_drc_routed.pb -rpx IM_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/impl_1/IM_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3036.773 ; gain = 210.562 ; free physical = 4098 ; free virtual = 25754
INFO: [runtcl-4] Executing : report_methodology -file IM_methodology_drc_routed.rpt -pb IM_methodology_drc_routed.pb -rpx IM_methodology_drc_routed.rpx
Command: report_methodology -file IM_methodology_drc_routed.rpt -pb IM_methodology_drc_routed.pb -rpx IM_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/impl_1/IM_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3036.773 ; gain = 0.000 ; free physical = 4091 ; free virtual = 25748
INFO: [runtcl-4] Executing : report_power -file IM_power_routed.rpt -pb IM_power_summary_routed.pb -rpx IM_power_routed.rpx
Command: report_power -file IM_power_routed.rpt -pb IM_power_summary_routed.pb -rpx IM_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file IM_route_status.rpt -pb IM_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file IM_timing_summary_routed.rpt -pb IM_timing_summary_routed.pb -rpx IM_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file IM_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file IM_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file IM_bus_skew_routed.rpt -pb IM_bus_skew_routed.pb -rpx IM_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force IM.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net imblk/cntrlU/en_s_reg_i_2_n_0 is a gated clock net sourced by a combinational pin imblk/cntrlU/en_s_reg_i_2/O, cell imblk/cntrlU/en_s_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net imblk/cntrlU/en_x_reg_i_2_n_0 is a gated clock net sourced by a combinational pin imblk/cntrlU/en_x_reg_i_2/O, cell imblk/cntrlU/en_x_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net imblk/cntrlU/en_y_reg_i_1_n_0 is a gated clock net sourced by a combinational pin imblk/cntrlU/en_y_reg_i_1/O, cell imblk/cntrlU/en_y_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net imblk/cntrlU/en_y_reg_i_2_n_0 is a gated clock net sourced by a combinational pin imblk/cntrlU/en_y_reg_i_2/O, cell imblk/cntrlU/en_y_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net imblk/cntrlU/sel_add_reg_i_2_n_0 is a gated clock net sourced by a combinational pin imblk/cntrlU/sel_add_reg_i_2/O, cell imblk/cntrlU/sel_add_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net imblk/dtpth/FSM_onehot_pr_state_reg[0] is a gated clock net sourced by a combinational pin imblk/dtpth/sel_idle_reg_i_1/O, cell imblk/dtpth/sel_idle_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net imblk/dtpth/FSM_onehot_pr_state_reg[2] is a gated clock net sourced by a combinational pin imblk/dtpth/en_i_reg_i_1/O, cell imblk/dtpth/en_i_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./IM.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3102.004 ; gain = 65.230 ; free physical = 3953 ; free virtual = 25611
INFO: [Common 17-206] Exiting Vivado at Wed Aug 27 00:39:04 2025...
