#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep  7 19:25:23 2020
# Process ID: 1400
# Current directory: G:/SDUP_Zdalne/Huffman_Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11616 G:\SDUP_Zdalne\Huffman_Part2\Huffman_2.xpr
# Log file: G:/SDUP_Zdalne/Huffman_Part2/vivado.log
# Journal file: G:/SDUP_Zdalne/Huffman_Part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source huffman_tb.tcl
close_sim
launch_simulation
source huffman_tb.tcl
close_sim
launch_simulation
source huffman_tb.tcl
run all
close_sim
launch_simulation
source huffman_tb.tcl
run 30 us
close_sim
close [ open G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v w ]
add_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v]
export_ip_user_files -of_objects  [get_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v] -no_script -reset -force -quiet
remove_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v
remove_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/Start_Frame_Checker.v
create_peripheral xilinx.com user HuffmanAXI 1.0 -dir G:/SDUP_Zdalne/Huffman_Part2/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:HuffmanAXI:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:HuffmanAXI:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:HuffmanAXI:1.0]
set_property  ip_repo_paths  G:/SDUP_Zdalne/Huffman_Part2/../ip_repo/HuffmanAXI_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_HuffmanAXI_v1_0 -directory G:/SDUP_Zdalne/Huffman_Part2/../ip_repo g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/component.xml
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/hdl/HuffmanAXI_v1_0_S00_AXI.v]
set_property file_type Verilog [get_files  g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/hdl/HuffmanAXI_v1_0_S00_AXI.v]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0
create_bd_design "Huffman_On_IP"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:HuffmanAXI:1.0 HuffmanAXI_0
endgroup
set_property location {1.5 393 64} [get_bd_cells HuffmanAXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
set_property location {1 65 47} [get_bd_cells axi_uart16550_0]
set_property location {1 126 176} [get_bd_cells HuffmanAXI_0]
copy_bd_objs /  [get_bd_cells {axi_uart16550_0}]
set_property location {1.5 428 52} [get_bd_cells axi_uart16550_1]
set_property location {1 137 39} [get_bd_cells HuffmanAXI_0]
set_property location {1 125 176} [get_bd_cells axi_uart16550_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uart16550_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uart16550_1/UART]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property location {1 -39 27} [get_bd_cells microblaze_0]
set_property location {0.5 -150 30} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/HuffmanAXI_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins HuffmanAXI_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uart16550_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uart16550_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uart16550_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uart16550_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
generate_target all [get_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd]
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_HuffmanAXI_0_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_axi_uart16550_0_1] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_xbar_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_IP_rst_clk_wiz_1_100M_0] }
export_ip_user_files -of_objects [get_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd]
launch_runs -jobs 4 {Huffman_On_IP_HuffmanAXI_0_0_synth_1 Huffman_On_IP_axi_uart16550_0_0_synth_1 Huffman_On_IP_axi_uart16550_0_1_synth_1 Huffman_On_IP_microblaze_0_0_synth_1 Huffman_On_IP_dlmb_v10_0_synth_1 Huffman_On_IP_ilmb_v10_0_synth_1 Huffman_On_IP_dlmb_bram_if_cntlr_0_synth_1 Huffman_On_IP_ilmb_bram_if_cntlr_0_synth_1 Huffman_On_IP_lmb_bram_0_synth_1 Huffman_On_IP_xbar_0_synth_1 Huffman_On_IP_microblaze_0_axi_intc_0_synth_1 Huffman_On_IP_mdm_1_0_synth_1 Huffman_On_IP_clk_wiz_1_0_synth_1 Huffman_On_IP_rst_clk_wiz_1_100M_0_synth_1}
export_simulation -of_objects [get_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd] -directory G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.ip_user_files/sim_scripts -ip_user_files_dir G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.ip_user_files -ipstatic_source_dir G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/modelsim} {questa=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/questa} {riviera=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/riviera} {activehdl=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd}
ipx::edit_ip_in_project -upgrade true -name HuffmanAXI_v1_0_project -directory G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.tmp/HuffmanAXI_v1_0_project g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/src G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/huffman.sv
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0
open_bd_design {G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells HuffmanAXI_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_dp]
delete_bd_objs [get_bd_nets microblaze_0_Clk]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:HuffmanAXI:1.0 HuffmanAXI_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_uart16550_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_uart16550_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0/M_AXI_DP} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_intc/processor_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/HuffmanAXI_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins HuffmanAXI_0/S00_AXI]
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  Huffman_On_IP_HuffmanAXI_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Huffman_On_IP_HuffmanAXI_0_1] -no_script -sync -force -quiet
generate_target all [get_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd]
report_ip_status -name ip_status 
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_intc_axi] [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets axi_uart16550_1_UART] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets diff_clock_rtl_0_1] [get_bd_intf_nets axi_uart16550_0_UART] [get_bd_intf_nets microblaze_0_interrupt]
delete_bd_objs [get_bd_nets microblaze_0_intr] [get_bd_nets clk_wiz_1_locked] [get_bd_nets clk_wiz_1_clk_out1] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells axi_uart16550_1] [get_bd_cells mdm_1] [get_bd_cells microblaze_0_axi_intc] [get_bd_cells microblaze_0_xlconcat] [get_bd_cells microblaze_0] [get_bd_cells HuffmanAXI_0] [get_bd_cells rst_clk_wiz_1_100M] [get_bd_cells axi_uart16550_0]
delete_bd_objs [get_bd_cells microblaze_0_axi_periph] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_intf_ports uart_rtl_1] [get_bd_intf_ports diff_clock_rtl_0] [get_bd_intf_ports uart_rtl_0]
delete_bd_objs [get_bd_ports reset_rtl_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:HuffmanAXI:1.0 HuffmanAXI_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property location {0.5 -373 38} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
close_bd_design [get_bd_designs Huffman_On_IP]
open_bd_design {G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd}
close_bd_design [get_bd_designs Huffman_On_IP]
open_bd_design {G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd}
export_ip_user_files -of_objects  [get_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd] -no_script -reset -force -quiet
remove_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_IP/Huffman_On_IP.bd
create_bd_design "Huffman_On_Ip"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:HuffmanAXI:1.0 HuffmanAXI_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property location {0.5 -192 156} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/HuffmanAXI_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins HuffmanAXI_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uart16550_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uart16550_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uart16550_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uart16550_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uart16550_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uart16550_1/UART]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
generate_target all [get_files  G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_Ip/Huffman_On_Ip.bd]
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_HuffmanAXI_0_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_axi_uart16550_1_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all Huffman_On_Ip_xbar_0] }
export_ip_user_files -of_objects [get_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_Ip/Huffman_On_Ip.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_Ip/Huffman_On_Ip.bd]
launch_runs -jobs 4 {Huffman_On_Ip_HuffmanAXI_0_0_synth_1 Huffman_On_Ip_microblaze_0_0_synth_1 Huffman_On_Ip_lmb_bram_0_synth_1 Huffman_On_Ip_clk_wiz_1_0_synth_1 Huffman_On_Ip_xbar_0_synth_1}
export_simulation -of_objects [get_files G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/bd/Huffman_On_Ip/Huffman_On_Ip.bd] -directory G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.ip_user_files/sim_scripts -ip_user_files_dir G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.ip_user_files -ipstatic_source_dir G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/modelsim} {questa=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/questa} {riviera=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/riviera} {activehdl=G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name HuffmanAXI_v1_0_project -directory G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.tmp/HuffmanAXI_v1_0_project g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/src G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/huffman.sv
add_files -norecurse -copy_to g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/src G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/huffman.sv
ipx::unload_core g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/component.xml
export_ip_user_files -of_objects  [get_files g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/component.xml] -no_script -reset -force -quiet
remove_files  g:/SDUP_Zdalne/ip_repo/HuffmanAXI_1.0/component.xml
add_files -norecurse -scan_for_includes G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/huffman.sv
import_files -norecurse G:/SDUP_Zdalne/Huffman_Part2/Huffman_2.srcs/sources_1/new/huffman.sv
update_compile_order -fileset sources_1
launch_simulation
