{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@207:241@HdlStmIf", "  end\n\n  // instantiations\n\n  generate\n  if (FPGA_TECHNOLOGY == 1) begin\n  mem_asym i_mem_asym (\n    .mem_i_wrclock_clk (adc_clk),\n    .mem_i_wren_wren (adc_wr_int),\n    .mem_i_wraddress_wraddress (adc_waddr_int),\n    .mem_i_datain_datain (adc_wdata_int),\n    .mem_i_rdclock_clk (dma_clk),\n    .mem_i_rdaddress_rdaddress (dma_raddr[DMA_ADDRESS_WIDTH-1:0]),\n    .mem_o_dataout_dataout (dma_rdata_s));\n  end else begin\n  ad_mem_asym #(\n    .A_ADDRESS_WIDTH (ADC_ADDRESS_WIDTH),\n    .A_DATA_WIDTH (ADC_DATA_WIDTH),\n    .B_ADDRESS_WIDTH (DMA_ADDRESS_WIDTH),\n    .B_DATA_WIDTH (DMA_DATA_WIDTH))\n  i_mem_asym (\n    .clka (adc_clk),\n    .wea (adc_wr_int),\n    .addra (adc_waddr_int),\n    .dina (adc_wdata_int),\n    .clkb (dma_clk),\n    .reb (1'b1),\n    .addrb (dma_raddr[DMA_ADDRESS_WIDTH-1:0]),\n    .doutb (dma_rdata_s));\n  end\n  endgenerate\n\n ad_axis_inf_rx #(.DATA_WIDTH(DMA_DATA_WIDTH)) i_axis_inf (\n    .clk (dma_clk),\n    .rst (dma_read_rst_s),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[226, "    .B_DATA_WIDTH (DMA_DATA_WIDTH))\n"], [227, "  i_mem_asym (\n"]], "Add": [[227, "    .B_DATA_WIDTH (DMA_DATA_WIDTH)\n"], [227, "  ) i_mem_asym (\n"]]}}