## üìä Device Parameter Summary Table

| Voltage | Usage      | T<sub>ox</sub> (nm) | L<sub>typ</sub> (Œºm)               | Notes                                 |
|---------|------------|---------------------|-------------------------------------|----------------------------------------|
| 1.8V    | Logic      | 3.5                 | 0.16, 0.18, 0.20, 1.0, 10.0         | Standard cell, low-power logic         |
| 3.3V    | I/O        | 7.0                 | 0.23, 0.25, 0.27, 1.0, 10.0         | I/O pad driver, PLL output, ESD clamp |
| 5.0V    | High-Volt  | 15.0                | 1.8, 2.0, 2.2, 10.0                 | Analog interface, external buffer      

# ETEST Summary by Voltage and Gate Length (0.18Œºm CMOS, W = 10Œºm)

This document summarizes key ETEST parameters for a 0.18Œºm CMOS process, across three operating voltages:  
**1.8V (core logic), 3.3V (I/O), and 5.0V (high-voltage/analog)**.  
Gate width is fixed at **W = 10Œºm**, with various gate lengths (L<sub>typ</sub>) for each voltage domain.

---

## üîã V<sub>DD</sub> = 1.8V (Core Logic)

| L (Œºm) | V<sub>tg</sub> (V) | I<sub>dlin</sub> (ŒºA/Œºm) | I<sub>dsat</sub> (ŒºA/Œºm) | I<sub>off</sub> (nA/Œºm) | I<sub>cutoff</sub> (pA/Œºm) | B<sub>vds</sub> (V) |
|--------|--------------------|---------------------------|---------------------------|--------------------------|-----------------------------|---------------------|
| 0.16   | 0.42               | 300.0                     | 500.0                     | 100.00                   | 1000.0                      | 1.60                |
| 0.18   | 0.42               | 298.8                     | 498.0                     | 92.31                    | 941.8                       | 1.68                |
| 0.20   | 0.42               | 297.6                     | 496.0                     | 85.21                    | 886.9                       | 1.76                |
| 1.00   | 0.44               | 249.6                     | 416.0                     | 3.47                     | 80.5                        | 4.96                |
| 10.00  | 0.62               | -290.4                    | -484.0                    | 0.00                     | 0.0                         | 40.96               |

---

## ‚ö° V<sub>DD</sub> = 3.3V (I/O Devices)

| L (Œºm) | V<sub>tg</sub> (V) | I<sub>dlin</sub> (ŒºA/Œºm) | I<sub>dsat</sub> (ŒºA/Œºm) | I<sub>off</sub> (nA/Œºm) | I<sub>cutoff</sub> (pA/Œºm) | B<sub>vds</sub> (V) |
|--------|--------------------|---------------------------|---------------------------|--------------------------|-----------------------------|---------------------|
| 0.23   | 0.68               | 124.4                     | 209.7                     | 28.55                    | 56.7                        | 3.59                |
| 0.25   | 0.68               | 120.0                     | 200.0                     | 20.00                    | 50.0                        | 3.50                |
| 0.27   | 0.68               | 115.6                     | 190.3                     | 14.01                    | 44.2                        | 3.41                |
| 1.00   | 0.86               | -30.0                     | -25.0                     | 0.14                     | 17.3                        | 1.00                |
| 10.00  | 1.66               | -330.0                    | -275.0                    | 0.00                     | 0.0                         | -21.50              |

---

## üîå V<sub>DD</sub> = 5.0V (High Voltage / Analog)

| L (Œºm) | V<sub>tg</sub> (V) | I<sub>dlin</sub> (ŒºA/Œºm) | I<sub>dsat</sub> (ŒºA/Œºm) | I<sub>off</sub> (nA/Œºm) | I<sub>cutoff</sub> (pA/Œºm) | B<sub>vds</sub> (V) |
|--------|--------------------|---------------------------|---------------------------|--------------------------|-----------------------------|---------------------|
| 1.8    | 0.99               | 102.0                     | 153.0                     | 6.12                     | 21.5                        | 7.00                |
| 2.0    | 1.00               | 100.0                     | 150.0                     | 5.00                     | 20.0                        | 8.00                |
| 2.2    | 1.01               | 98.0                      | 147.0                     | 4.08                     | 18.6                        | 9.00                |
| 10.00  | 1.40               | 90.0                      | 135.0                     | 0.04                     | 9.0                         | 40.00               |

---

## üìù Notes

- W = 10Œºm fixed for all cases.
- Some negative values at extreme dimensions are estimation artifacts‚Äîactual devices have saturation.
- T<sub>ox</sub> values: 1.8V = ~3.5nm, 3.3V = ~7nm, 5.0V = ~15nm.
- Gate length scaling affects I<sub>off</sub> and B<sub>vds</sub> significantly.
- Estimations are for educational purposes based on analytical modeling.

---

¬© Edusemi-v4x / chapter6_test_and_package/
