<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='441' type='428'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='439'>/// FP_EXTEND_HALF(VECTOR, IDX) - Custom extend upper (IDX=0) half or
    /// lower (IDX=1) half of v4f32 to v2f64.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65534' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65534' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1591' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10267' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10289' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10298' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE'/>
