--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf timing.ucf -ucf atlys.ucf -ucf atlys_vmodcam.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 348 paths analyzed, 144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.052ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X30Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.008ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y73.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X41Y43.C1      net (fanout=3)        2.669   Inst_SysCon/RstQ<99>
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (0.981ns logic, 5.027ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.568 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X41Y43.D1      net (fanout=2)        1.068   Inst_SysCon/RstDbncQ_6
    SLICE_X41Y43.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X41Y43.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (1.240ns logic, 3.544ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.568 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X41Y43.D4      net (fanout=2)        0.797   Inst_SysCon/RstDbncQ_5
    SLICE_X41Y43.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X41Y43.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.240ns logic, 3.273ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X30Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y73.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X41Y43.C1      net (fanout=3)        2.669   Inst_SysCon/RstQ<99>
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (0.941ns logic, 5.027ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.568 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X41Y43.D1      net (fanout=2)        1.068   Inst_SysCon/RstDbncQ_6
    SLICE_X41Y43.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X41Y43.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (1.200ns logic, 3.544ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.568 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X41Y43.D4      net (fanout=2)        0.797   Inst_SysCon/RstDbncQ_5
    SLICE_X41Y43.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X41Y43.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X30Y73.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (1.200ns logic, 3.273ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_99 (SLICE_X31Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y73.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X41Y43.C1      net (fanout=3)        2.669   Inst_SysCon/RstQ<99>
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X31Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X31Y73.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (0.945ns logic, 5.027ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.748ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.568 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X41Y43.D1      net (fanout=2)        1.068   Inst_SysCon/RstDbncQ_6
    SLICE_X41Y43.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X41Y43.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X31Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X31Y73.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.204ns logic, 3.544ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.477ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.568 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X41Y43.D4      net (fanout=2)        0.797   Inst_SysCon/RstDbncQ_5
    SLICE_X41Y43.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X41Y43.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y43.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X31Y73.CE      net (fanout=2)        2.358   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X31Y73.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.204ns logic, 3.273ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_8 (SLICE_X41Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstDbncQ_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstDbncQ_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X41Y43.DX      net (fanout=2)        0.136   Inst_SysCon/RstDbncQ_7
    SLICE_X41Y43.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_8
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_4 (SLICE_X41Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstDbncQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstDbncQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X41Y42.DX      net (fanout=2)        0.142   Inst_SysCon/RstDbncQ_3
    SLICE_X41Y42.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstD_5 (SLICE_X24Y72.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstD_4 (FF)
  Destination:          Inst_SysCon/RstD_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstD_4 to Inst_SysCon/RstD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y72.BQ      Tcko                  0.200   Inst_SysCon/RstD_6
                                                       Inst_SysCon/RstD_4
    SLICE_X24Y72.D4      net (fanout=3)        0.115   Inst_SysCon/RstD_4
    SLICE_X24Y72.CLK     Tah         (-Th)    -0.121   Inst_SysCon/RstD_6
                                                       Inst_SysCon/Mmux_RstD[7]_GND_9_o_mux_3_OUT61
                                                       Inst_SysCon/RstD_5
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.321ns logic, 0.115ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.307ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X2Y83.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.216ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.570 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y77.C3       net (fanout=3)        2.432   Inst_FBCtl/p1_wr_empty
    SLICE_X3Y77.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X3Y77.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      7.216ns (3.230ns logic, 3.986ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.225ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.570 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd1 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.AQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y77.B4       net (fanout=38)       2.299   Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y77.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A3       net (fanout=1)        0.458   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.225ns (1.351ns logic, 3.874ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.036ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.478 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y66.DQ       Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y77.B2       net (fanout=38)       2.054   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y77.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A3       net (fanout=1)        0.458   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (1.407ns logic, 3.629ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X2Y83.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.205ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.570 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y77.C3       net (fanout=3)        2.432   Inst_FBCtl/p1_wr_empty
    SLICE_X3Y77.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X3Y77.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (3.219ns logic, 3.986ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.570 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd1 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.AQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y77.B4       net (fanout=38)       2.299   Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y77.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A3       net (fanout=1)        0.458   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.340ns logic, 3.874ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.478 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y66.DQ       Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y77.B2       net (fanout=38)       2.054   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y77.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A3       net (fanout=1)        0.458   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (1.396ns logic, 3.629ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X2Y83.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.570 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y77.C3       net (fanout=3)        2.432   Inst_FBCtl/p1_wr_empty
    SLICE_X3Y77.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X3Y77.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      7.199ns (3.213ns logic, 3.986ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.570 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd1 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.AQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y77.B4       net (fanout=38)       2.299   Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y77.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A3       net (fanout=1)        0.458   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.208ns (1.334ns logic, 3.874ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.019ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.478 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y66.DQ       Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y77.B2       net (fanout=38)       2.054   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y77.B        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A3       net (fanout=1)        0.458   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X3Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y83.SR       net (fanout=6)        1.117   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y83.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.390ns logic, 3.629ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.BQ       Tcko                  0.198   Inst_FBCtl/p1_wr_data_3
                                                       Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X13Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X13Y50.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X13Y50.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.AQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_7
                                                       Inst_FBCtl/p1_wr_data_4
    MCB_X0Y1.P1WRDATA4   net (fanout=1)        0.157   Inst_FBCtl/p1_wr_data_4
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.245ns logic, 0.157ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2999 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.736ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_21 (SLICE_X4Y77.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.597 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y70.C3       net (fanout=3)        2.127   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y70.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X4Y70.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (3.135ns logic, 3.534ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.597 - 0.624)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.AQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X4Y70.B3       net (fanout=38)       1.920   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X4Y70.B        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X4Y70.A3       net (fanout=1)        0.399   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.256ns logic, 3.275ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_17 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.166ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_17 to Inst_FBCtl/pb_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<19>
                                                       Inst_FBCtl/pb_wr_addr_17
    SLICE_X5Y77.A1       net (fanout=4)        0.611   Inst_FBCtl/pb_wr_addr<17>
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable455
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable455
    SLICE_X4Y70.A2       net (fanout=1)        1.272   Inst_FBCtl/Reset_OR_DriverANDClockEnable455
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (1.327ns logic, 2.839ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_20 (SLICE_X4Y77.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.597 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y70.C3       net (fanout=3)        2.127   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y70.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X4Y70.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (3.124ns logic, 3.534ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.597 - 0.624)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.AQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X4Y70.B3       net (fanout=38)       1.920   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X4Y70.B        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X4Y70.A3       net (fanout=1)        0.399   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.245ns logic, 3.275ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_17 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.155ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_17 to Inst_FBCtl/pb_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<19>
                                                       Inst_FBCtl/pb_wr_addr_17
    SLICE_X5Y77.A1       net (fanout=4)        0.611   Inst_FBCtl/pb_wr_addr<17>
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable455
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable455
    SLICE_X4Y70.A2       net (fanout=1)        1.272   Inst_FBCtl/Reset_OR_DriverANDClockEnable455
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (1.316ns logic, 2.839ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_22 (SLICE_X4Y77.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.597 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y70.C3       net (fanout=3)        2.127   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y70.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X4Y70.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (3.101ns logic, 3.534ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.597 - 0.624)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.AQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X4Y70.B3       net (fanout=38)       1.920   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X4Y70.B        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X4Y70.A3       net (fanout=1)        0.399   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.222ns logic, 3.275ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_17 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_17 to Inst_FBCtl/pb_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<19>
                                                       Inst_FBCtl/pb_wr_addr_17
    SLICE_X5Y77.A1       net (fanout=4)        0.611   Inst_FBCtl/pb_wr_addr<17>
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable455
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable455
    SLICE_X4Y70.A2       net (fanout=1)        1.272   Inst_FBCtl/Reset_OR_DriverANDClockEnable455
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X4Y77.SR       net (fanout=6)        0.956   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X4Y77.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<22>
                                                       Inst_FBCtl/pb_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (1.293ns logic, 2.839ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_10
    MCB_X0Y1.P2WRDATA10  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_10
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.200   Inst_FBCtl/p2_wr_data_3
                                                       Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.AQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_12
    MCB_X0Y1.P2WRDATA12  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_12
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y2.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6249 paths analyzed, 1473 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.849ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X17Y19.B1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.246ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.481 - 0.532)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y4.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X15Y13.B3      net (fanout=9)        1.476   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X15Y13.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X16Y20.A2      net (fanout=4)        1.042   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X16Y20.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X17Y19.C2      net (fanout=1)        0.694   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X17Y19.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X17Y19.B1      net (fanout=1)        0.581   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X17Y19.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.453ns logic, 3.793ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.481 - 0.526)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X15Y13.B1      net (fanout=6)        1.003   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X15Y13.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X16Y20.A2      net (fanout=4)        1.042   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X16Y20.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X17Y19.C2      net (fanout=1)        0.694   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X17Y19.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X17Y19.B1      net (fanout=1)        0.581   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X17Y19.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.453ns logic, 3.320ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/rScl
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X15Y13.B5      net (fanout=5)        0.796   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X15Y13.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X16Y20.A2      net (fanout=4)        1.042   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X16Y20.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X17Y19.C2      net (fanout=1)        0.694   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X17Y19.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X17Y19.B1      net (fanout=1)        0.581   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X17Y19.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.436ns logic, 3.113ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X46Y27.B6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.457 - 0.508)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y5.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X45Y24.B5      net (fanout=10)       2.000   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X45Y24.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X45Y28.A1      net (fanout=4)        0.834   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X45Y28.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1149_o_AND_133_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y27.C3      net (fanout=1)        0.524   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y27.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y27.B6      net (fanout=1)        0.219   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X46Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (1.455ns logic, 3.577ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.346ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.238 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y16.AQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X45Y24.B4      net (fanout=6)        1.297   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X45Y24.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X45Y28.A1      net (fanout=4)        0.834   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X45Y28.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1149_o_AND_133_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y27.C3      net (fanout=1)        0.524   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y27.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y27.B6      net (fanout=1)        0.219   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X46Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.472ns logic, 2.874ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.150 - 0.162)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y29.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X45Y24.B2      net (fanout=5)        0.895   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X45Y24.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X45Y28.A1      net (fanout=4)        0.834   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X45Y28.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1149_o_AND_133_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y27.C3      net (fanout=1)        0.524   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y27.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y27.B6      net (fanout=1)        0.219   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X46Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (1.472ns logic, 2.472ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (SLICE_X46Y27.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.012ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.457 - 0.483)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.BMUX    Tshcko                0.461   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_2
    SLICE_X44Y31.D3      net (fanout=21)       1.399   Inst_camctlA/initA<2>
    SLICE_X44Y31.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X48Y27.C4      net (fanout=7)        1.043   Inst_camctlA/_n0130<32>
    SLICE_X48Y27.CMUX    Tilo                  0.261   Inst_camctlA/Inst_TWICtl/addrNData
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X48Y27.B4      net (fanout=1)        0.464   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X48Y27.B       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/addrNData
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X46Y27.A1      net (fanout=1)        0.637   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X46Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.469ns logic, 3.543ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.457 - 0.483)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.CMUX    Tshcko                0.461   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_4
    SLICE_X44Y31.D5      net (fanout=20)       1.102   Inst_camctlA/initA<4>
    SLICE_X44Y31.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X48Y27.C4      net (fanout=7)        1.043   Inst_camctlA/_n0130<32>
    SLICE_X48Y27.CMUX    Tilo                  0.261   Inst_camctlA/Inst_TWICtl/addrNData
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X48Y27.B4      net (fanout=1)        0.464   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X48Y27.B       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/addrNData
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X46Y27.A1      net (fanout=1)        0.637   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X46Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (1.469ns logic, 3.246ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.652ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.457 - 0.483)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.BQ      Tcko                  0.391   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_1
    SLICE_X44Y31.D2      net (fanout=21)       1.109   Inst_camctlA/initA<1>
    SLICE_X44Y31.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X48Y27.C4      net (fanout=7)        1.043   Inst_camctlA/_n0130<32>
    SLICE_X48Y27.CMUX    Tilo                  0.261   Inst_camctlA/Inst_TWICtl/addrNData
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X48Y27.B4      net (fanout=1)        0.464   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In1
    SLICE_X48Y27.B       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/addrNData
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X46Y27.A1      net (fanout=1)        0.637   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In2
    SLICE_X46Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1-In3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.399ns logic, 3.253ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM8 (SLICE_X48Y31.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_7 to Inst_camctlA/Mram_CamInitRAM8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.DQ      Tcko                  0.198   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    SLICE_X48Y31.DI      net (fanout=3)        0.031   Inst_camctlA/initFb<7>
    SLICE_X48Y31.CLK     Tdh         (-Th)     0.002   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM8
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.196ns logic, 0.031ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X14Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.AQ      Tcko                  0.198   Inst_camctlB/initFb<6>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X14Y25.AX      net (fanout=3)        0.238   Inst_camctlB/initFb<3>
    SLICE_X14Y25.CLK     Tdh         (-Th)     0.120   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.078ns logic, 0.238ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X48Y32.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.CQ      Tcko                  0.198   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_3
    SLICE_X48Y32.D4      net (fanout=20)       0.269   Inst_camctlA/initA<3>
    SLICE_X48Y32.CLK     Tah         (-Th)     0.128   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.070ns logic, 0.269ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13162 paths analyzed, 1335 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.829ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1 (SLICE_X22Y92.CX), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X23Y95.D5      net (fanout=15)       3.255   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X23Y95.D       Tilo                  0.259   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
    SLICE_X22Y95.D6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In10
    SLICE_X22Y95.D       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In12
    SLICE_X12Y92.A2      net (fanout=1)        1.132   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
    SLICE_X12Y92.A       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
    SLICE_X22Y92.CX      net (fanout=1)        0.910   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In
    SLICE_X22Y92.CLK     Tdick                 0.086   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (1.253ns logic, 5.415ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.499ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y86.D4       net (fanout=15)       1.655   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X7Y86.D        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In111
    SLICE_X8Y91.C3       net (fanout=2)        1.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In11
    SLICE_X8Y91.CMUX     Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5
    SLICE_X12Y92.B6      net (fanout=1)        0.577   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5
    SLICE_X12Y92.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In8
    SLICE_X12Y92.A3      net (fanout=1)        0.399   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In8
    SLICE_X12Y92.A       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
    SLICE_X22Y92.CX      net (fanout=1)        0.910   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In
    SLICE_X22Y92.CLK     Tdick                 0.086   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.499ns (1.598ns logic, 4.901ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.478 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y105.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0
    SLICE_X12Y101.B4     net (fanout=12)       2.227   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<0>
    SLICE_X12Y101.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_91_o
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_239_o_add_74_OUT_cy<2>1
    SLICE_X12Y101.D1     net (fanout=5)        0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_239_o_add_74_OUT_cy<2>
    SLICE_X12Y101.D      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_91_o
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_91_o1
    SLICE_X12Y93.D6      net (fanout=3)        0.872   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_91_o
    SLICE_X12Y93.D       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In14
    SLICE_X12Y92.A5      net (fanout=1)        0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
    SLICE_X12Y92.A       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
    SLICE_X22Y92.CX      net (fanout=1)        0.910   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In
    SLICE_X22Y92.CLK     Tdick                 0.086   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.367ns logic, 4.897ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X23Y105.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.558ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.457 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X23Y94.D3      net (fanout=15)       3.201   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X23Y94.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C3      net (fanout=1)        0.890   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X23Y105.CE     net (fanout=2)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X23Y105.CLK    Tceck                 0.340   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (1.358ns logic, 5.200ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.457 - 0.497)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y95.C3      net (fanout=30)       2.482   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y95.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X23Y94.D4      net (fanout=1)        0.631   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X23Y94.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C3      net (fanout=1)        0.890   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X23Y105.CE     net (fanout=2)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X23Y105.CLK    Tceck                 0.340   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (1.453ns logic, 5.112ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.528ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    SLICE_X24Y105.D1     net (fanout=1)        0.975   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<2>
    SLICE_X24Y105.D      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015472
    SLICE_X22Y95.C2      net (fanout=1)        1.243   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X22Y95.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X23Y94.D1      net (fanout=3)        0.636   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X23Y94.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C3      net (fanout=1)        0.890   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X23Y105.CE     net (fanout=2)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X23Y105.CLK    Tceck                 0.340   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (1.675ns logic, 4.853ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X23Y105.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.542ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.457 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X23Y94.D3      net (fanout=15)       3.201   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X23Y94.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C3      net (fanout=1)        0.890   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X23Y105.CE     net (fanout=2)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X23Y105.CLK    Tceck                 0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (1.342ns logic, 5.200ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.457 - 0.497)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y95.C3      net (fanout=30)       2.482   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y95.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X23Y94.D4      net (fanout=1)        0.631   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1
    SLICE_X23Y94.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C3      net (fanout=1)        0.890   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X23Y105.CE     net (fanout=2)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X23Y105.CLK    Tceck                 0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      6.549ns (1.437ns logic, 5.112ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    SLICE_X24Y105.D1     net (fanout=1)        0.975   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<2>
    SLICE_X24Y105.D      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015472
    SLICE_X22Y95.C2      net (fanout=1)        1.243   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471
    SLICE_X22Y95.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473
    SLICE_X23Y94.D1      net (fanout=3)        0.636   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154
    SLICE_X23Y94.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C3      net (fanout=1)        0.890   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
    SLICE_X23Y94.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3
    SLICE_X23Y105.CE     net (fanout=2)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv
    SLICE_X23Y105.CLK    Tceck                 0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (1.659ns logic, 4.853ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.BQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0
    MCB_X0Y1.UIADDR0     net (fanout=4)        0.141   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.198ns logic, 0.141ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.BQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0
    MCB_X0Y1.UIADDR3     net (fanout=4)        0.141   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.198ns logic, 0.141ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (SLICE_X0Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.AQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB
    SLICE_X0Y90.AX       net (fanout=2)        0.153   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB
    SLICE_X0Y90.CLK      Tckdi       (-Th)    -0.048   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.246ns logic, 0.153ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.704ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.626ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.496 - 0.492)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y96.DMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.189   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (0.437ns logic, 3.189ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.609ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.496 - 0.495)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y86.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    OLOGIC_X12Y116.D3    net (fanout=1)        3.251   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<2>
    OLOGIC_X12Y116.CLKDIVTosdck_D             -0.033   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.358ns logic, 3.251ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.607ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.496 - 0.495)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y86.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0
    OLOGIC_X12Y116.D1    net (fanout=1)        3.240   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<0>
    OLOGIC_X12Y116.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (0.367ns logic, 3.240ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (SLICE_X25Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.993 - 0.948)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0
    SLICE_X25Y95.A6      net (fanout=1)        0.158   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<0>
    SLICE_X25Y95.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.413ns logic, 0.158ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (SLICE_X9Y92.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.989 - 0.942)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y91.BQ       Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    SLICE_X9Y92.B5       net (fanout=1)        0.163   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<1>
    SLICE_X9Y92.CLK      Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.413ns logic, 0.163ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X9Y92.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.989 - 0.939)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y90.CQ       Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8
    SLICE_X9Y92.D5       net (fanout=1)        0.169   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
    SLICE_X9Y92.CLK      Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.415ns logic, 0.169ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X9Y92.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X9Y92.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7576 paths analyzed, 1143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.116ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (SLICE_X18Y65.D4), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      8.010ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y65.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X6Y51.A1       net (fanout=13)       2.706   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X6Y51.A        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>11
    SLICE_X21Y63.C2      net (fanout=4)        2.101   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>1
    SLICE_X21Y63.C       Tilo                  0.259   N261
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>41
    SLICE_X20Y65.B2      net (fanout=1)        0.799   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
    SLICE_X20Y65.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>2
    SLICE_X20Y65.A3      net (fanout=1)        0.399   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>2
    SLICE_X20Y65.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>3
    SLICE_X18Y65.D4      net (fanout=1)        0.453   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>
    SLICE_X18Y65.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.010ns (1.552ns logic, 6.458ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.826ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.154 - 0.152)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X6Y51.A4       net (fanout=18)       2.522   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X6Y51.A        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>11
    SLICE_X21Y63.C2      net (fanout=4)        2.101   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>1
    SLICE_X21Y63.C       Tilo                  0.259   N261
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>41
    SLICE_X20Y65.B2      net (fanout=1)        0.799   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>_cy<0>3
    SLICE_X20Y65.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>2
    SLICE_X20Y65.A3      net (fanout=1)        0.399   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>2
    SLICE_X20Y65.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>3
    SLICE_X18Y65.D4      net (fanout=1)        0.453   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>
    SLICE_X18Y65.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (1.552ns logic, 6.274ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.324ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y65.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X6Y51.D2       net (fanout=13)       2.527   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X6Y51.D        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11
    SLICE_X21Y63.A2      net (fanout=4)        2.066   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1
    SLICE_X21Y63.A       Tilo                  0.259   N261
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>2_SW1
    SLICE_X20Y65.B6      net (fanout=1)        0.327   N202
    SLICE_X20Y65.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>2
    SLICE_X20Y65.A3      net (fanout=1)        0.399   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>2
    SLICE_X20Y65.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>3
    SLICE_X18Y65.D4      net (fanout=1)        0.453   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<4>
    SLICE_X18Y65.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (1.552ns logic, 5.772ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (SLICE_X18Y65.D3), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.899ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y65.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X6Y51.A1       net (fanout=13)       2.706   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X6Y51.A        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>11
    SLICE_X19Y63.C3      net (fanout=4)        1.737   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>1
    SLICE_X19Y63.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>2_SW0
    SLICE_X18Y65.C4      net (fanout=1)        0.706   N193
    SLICE_X18Y65.C       Tilo                  0.204   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>31
    SLICE_X18Y65.D3      net (fanout=1)        0.404   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X18Y65.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (1.346ns logic, 5.553ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.715ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.154 - 0.152)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X6Y51.A4       net (fanout=18)       2.522   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X6Y51.A        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>11
    SLICE_X19Y63.C3      net (fanout=4)        1.737   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>1
    SLICE_X19Y63.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>2_SW0
    SLICE_X18Y65.C4      net (fanout=1)        0.706   N193
    SLICE_X18Y65.C       Tilo                  0.204   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>31
    SLICE_X18Y65.D3      net (fanout=1)        0.404   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X18Y65.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (1.346ns logic, 5.369ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.538ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.244 - 0.258)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y65.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X6Y51.D2       net (fanout=13)       2.527   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X6Y51.D        Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11
    SLICE_X19Y63.C6      net (fanout=4)        1.555   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1
    SLICE_X19Y63.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>2_SW0
    SLICE_X18Y65.C4      net (fanout=1)        0.706   N193
    SLICE_X18Y65.C       Tilo                  0.204   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>31
    SLICE_X18Y65.D3      net (fanout=1)        0.404   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X18Y65.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (1.346ns logic, 5.192ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_3 (SLICE_X13Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Requirement:          0.074ns
  Data Path Delay:      1.153ns (Levels of Logic = 1)
  Clock Path Skew:      3.878ns (6.376 - 2.498)
  Source Clock:         mcb_drp_clk rising at 1824.182ns
  Destination Clock:    PClk rising at 1824.256ns
  Clock Uncertainty:    0.496ns

  Clock Uncertainty:          0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.452ns
    Phase Error (PE):           0.266ns

  Maximum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/Inst_LocalRstC/RstQ_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y77.AQ      Tcko                  0.212   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X12Y77.D2      net (fanout=4)        0.414   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X12Y77.D       Tilo                  0.151   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       Inst_FBCtl/RstC1
    SLICE_X13Y77.SR      net (fanout=1)        0.166   Inst_FBCtl/RstC
    SLICE_X13Y77.CLK     Trck                  0.210   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.573ns logic, 0.580ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/vde (SLICE_X35Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Destination:          Inst_VideoTimingCtl/vde (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 to Inst_VideoTimingCtl/vde
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y60.DQ      Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    SLICE_X35Y60.SR      net (fanout=10)       0.298   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    SLICE_X35Y60.CLK     Tcksr       (-Th)     0.131   Inst_VideoTimingCtl/vde
                                                       Inst_VideoTimingCtl/vde
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.067ns logic, 0.298ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_0 (SLICE_X3Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.775ns (1.016 - 0.241)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O to Inst_FBCtl/int_rd_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y81.AMUX    Tshcko                0.244   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X3Y76.AX       net (fanout=2)        0.954   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O
    SLICE_X3Y76.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.303ns logic, 0.954ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X13Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X13Y77.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X13Y77.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X26Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.187ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp460.IMUX.4
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (1.123ns logic, 1.825ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp461.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_0 (SLICE_X31Y16.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Delay:     1.768ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 0.887   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp460.IMUX
    SLICE_X31Y16.A3      net (fanout=1)        1.792   CAMA_D_I_0_IBUF
    SLICE_X31Y16.CLK     Tas                   0.236   Inst_camctlA/D_O<0>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlA/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (1.123ns logic, 1.792ns route)
                                                       (38.5% logic, 61.5% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp461.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X31Y16.CLK     net (fanout=32)       0.681   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.822ns logic, 0.946ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp460.IMUX.4
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.059ns logic, 1.825ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp461.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.918ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.229ns (Levels of Logic = 1)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp460.IMUX.21
    SLICE_X33Y9.AX       net (fanout=1)        2.055   Inst_InputSync_FVA/n0003<0>
    SLICE_X33Y9.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.174ns logic, 2.055ns route)
                                                       (36.4% logic, 63.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp461.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y9.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp460.IMUX.6
    SLICE_X41Y6.C3       net (fanout=1)        2.025   CAMA_D_I_6_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.328ns logic, 2.025ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp461.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.355ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp460.IMUX.5
    SLICE_X41Y6.B4       net (fanout=1)        2.027   CAMA_D_I_5_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.328ns logic, 2.027ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp461.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.076ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y10.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.833ns (Levels of Logic = 2)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp460.IMUX.10
    SLICE_X18Y10.A4      net (fanout=1)        1.722   CAMB_D_I_0_IBUF
    SLICE_X18Y10.CLK     Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlB/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.111ns logic, 1.722ns route)
                                                       (39.2% logic, 60.8% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp461.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y10.CLK     net (fanout=32)       0.723   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.822ns logic, 0.960ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X18Y10.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.763ns (Levels of Logic = 2)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp460.IMUX.10
    SLICE_X18Y10.A4      net (fanout=1)        1.722   CAMB_D_I_0_IBUF
    SLICE_X18Y10.CLK     Tas                   0.154   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.041ns logic, 1.722ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp461.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y10.CLK     net (fanout=32)       0.723   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.822ns logic, 0.960ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_14 (SLICE_X18Y11.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<6> (PAD)
  Destination:          Inst_camctlB/D_O_14 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.764ns (Levels of Logic = 2)
  Clock Path Delay:     1.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<6> to Inst_camctlB/D_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 0.887   CAMB_D_I<6>
                                                       CAMB_D_I<6>
                                                       CAMB_D_I_6_IBUF
                                                       ProtoComp460.IMUX.16
    SLICE_X18Y11.C5      net (fanout=1)        1.653   CAMB_D_I_6_IBUF
    SLICE_X18Y11.CLK     Tas                   0.224   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT61
                                                       Inst_camctlB/D_O_14
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (1.111ns logic, 1.653ns route)
                                                       (40.2% logic, 59.8% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp461.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       0.725   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.822ns logic, 0.962ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.879ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.193ns (Levels of Logic = 1)
  Clock Path Delay:     3.539ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp460.IMUX.22
    SLICE_X18Y14.AX      net (fanout=1)        2.017   Inst_InputSync_FVB/n0003<0>
    SLICE_X18Y14.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.176ns logic, 2.017ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp461.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y14.CLK     net (fanout=32)       1.277   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.519ns logic, 2.020ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_7 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.988ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_7 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp460.IMUX.17
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.114   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlB/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.240ns logic, 2.057ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp461.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_15 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.115ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_15 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.424ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp460.IMUX.17
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.241   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT71
                                                       Inst_camctlB/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.367ns logic, 2.057ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp461.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      6.052ns|      8.765ns|            0|            0|          348|        27070|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.116ns|            0|            0|            0|         7659|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      3.704ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      8.116ns|          N/A|            0|            0|         7576|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      5.849ns|          N/A|            0|            0|         6249|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      6.829ns|          N/A|            0|            0|        13162|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.172(R)|      FAST  |   -0.320(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.046(R)|      FAST  |   -0.236(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.837(R)|      FAST  |    0.093(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.076(R)|      FAST  |   -0.161(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.987(R)|      FAST  |    0.006(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.921(R)|      FAST  |    0.076(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.928(R)|      FAST  |    0.109(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    1.005(R)|      FAST  |   -0.049(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.582(R)|      FAST  |    0.371(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.874(R)|      FAST  |   -0.026(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    7.307|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    6.736|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    8.116|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.519; Ideal Clock Offset To Actual Clock 2.928; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.172(R)|      FAST  |   -0.320(R)|      SLOW  |    0.078|    6.570|       -3.246|
CAMA_D_I<1>       |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |    0.313|    6.281|       -2.984|
CAMA_D_I<2>       |    1.046(R)|      FAST  |   -0.236(R)|      SLOW  |    0.204|    6.486|       -3.141|
CAMA_D_I<3>       |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |    0.150|    6.467|       -3.158|
CAMA_D_I<4>       |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |    0.063|    6.560|       -3.249|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |    0.386|    6.067|       -2.841|
CAMA_FV_I         |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |    0.607|    5.918|       -2.656|
CAMA_LV_I         |    0.837(R)|      FAST  |    0.093(R)|      SLOW  |    0.413|    6.157|       -2.872|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.187|         -  |       0.332|         -  |    0.063|    5.918|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.447; Ideal Clock Offset To Actual Clock 2.852; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.076(R)|      FAST  |   -0.161(R)|      SLOW  |    0.174|    6.411|       -3.118|
CAMB_D_I<1>       |    0.987(R)|      FAST  |    0.006(R)|      SLOW  |    0.263|    6.244|       -2.991|
CAMB_D_I<2>       |    0.921(R)|      FAST  |    0.076(R)|      SLOW  |    0.329|    6.174|       -2.923|
CAMB_D_I<3>       |    0.928(R)|      FAST  |    0.109(R)|      SLOW  |    0.322|    6.141|       -2.910|
CAMB_D_I<4>       |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |    0.375|    6.167|       -2.896|
CAMB_D_I<5>       |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |    0.398|    6.126|       -2.864|
CAMB_D_I<6>       |    1.005(R)|      FAST  |   -0.049(R)|      SLOW  |    0.245|    6.299|       -3.027|
CAMB_D_I<7>       |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |    0.497|    5.988|       -2.746|
CAMB_FV_I         |    0.582(R)|      FAST  |    0.371(R)|      SLOW  |    0.668|    5.879|       -2.605|
CAMB_LV_I         |    0.874(R)|      FAST  |   -0.026(R)|      SLOW  |    0.376|    6.276|       -2.950|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.076|         -  |       0.371|         -  |    0.174|    5.879|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33446 paths, 0 nets, and 7339 connections

Design statistics:
   Minimum period:   8.116ns{1}   (Maximum frequency: 123.213MHz)
   Minimum input required time before clock:   1.187ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 15 20:24:15 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 476 MB



