<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_cau.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_cau.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_CAU_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_CAU_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 CAU</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Memory Mapped Cryptographic Acceleration Unit (MMCAU)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_CAU_DIRECT0 - Direct access register 0</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_CAU_DIRECT1 - Direct access register 1</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_CAU_DIRECT2 - Direct access register 2</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_CAU_DIRECT3 - Direct access register 3</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_CAU_DIRECT4 - Direct access register 4</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_CAU_DIRECT5 - Direct access register 5</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_CAU_DIRECT6 - Direct access register 6</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_CAU_DIRECT7 - Direct access register 7</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_CAU_DIRECT8 - Direct access register 8</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_CAU_DIRECT9 - Direct access register 9</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_CAU_DIRECT10 - Direct access register 10</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_CAU_DIRECT11 - Direct access register 11</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_CAU_DIRECT12 - Direct access register 12</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_CAU_DIRECT13 - Direct access register 13</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_CAU_DIRECT14 - Direct access register 14</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_CAU_DIRECT15 - Direct access register 15</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_CAU_LDR_CASR - Status register  - Load Register command</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_CAU_LDR_CAA - Accumulator register - Load Register command</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA0 - General Purpose Register 0 - Load Register command</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA1 - General Purpose Register 1 - Load Register command</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA2 - General Purpose Register 2 - Load Register command</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA3 - General Purpose Register 3 - Load Register command</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA4 - General Purpose Register 4 - Load Register command</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA5 - General Purpose Register 5 - Load Register command</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA6 - General Purpose Register 6 - Load Register command</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA7 - General Purpose Register 7 - Load Register command</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * - HW_CAU_LDR_CA8 - General Purpose Register 8 - Load Register command</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * - HW_CAU_STR_CASR - Status register  - Store Register command</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * - HW_CAU_STR_CAA - Accumulator register - Store Register command</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * - HW_CAU_STR_CA0 - General Purpose Register 0 - Store Register command</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * - HW_CAU_STR_CA1 - General Purpose Register 1 - Store Register command</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * - HW_CAU_STR_CA2 - General Purpose Register 2 - Store Register command</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * - HW_CAU_STR_CA3 - General Purpose Register 3 - Store Register command</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * - HW_CAU_STR_CA4 - General Purpose Register 4 - Store Register command</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * - HW_CAU_STR_CA5 - General Purpose Register 5 - Store Register command</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * - HW_CAU_STR_CA6 - General Purpose Register 6 - Store Register command</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * - HW_CAU_STR_CA7 - General Purpose Register 7 - Store Register command</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * - HW_CAU_STR_CA8 - General Purpose Register 8 - Store Register command</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * - HW_CAU_ADR_CASR - Status register  - Add Register command</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * - HW_CAU_ADR_CAA - Accumulator register - Add to register command</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA0 - General Purpose Register 0 - Add to register command</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA1 - General Purpose Register 1 - Add to register command</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA2 - General Purpose Register 2 - Add to register command</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA3 - General Purpose Register 3 - Add to register command</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA4 - General Purpose Register 4 - Add to register command</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA5 - General Purpose Register 5 - Add to register command</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA6 - General Purpose Register 6 - Add to register command</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA7 - General Purpose Register 7 - Add to register command</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * - HW_CAU_ADR_CA8 - General Purpose Register 8 - Add to register command</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * - HW_CAU_RADR_CASR - Status register  - Reverse and Add to Register command</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * - HW_CAU_RADR_CAA - Accumulator register - Reverse and Add to Register command</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA0 - General Purpose Register 0 - Reverse and Add to Register command</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA1 - General Purpose Register 1 - Reverse and Add to Register command</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA2 - General Purpose Register 2 - Reverse and Add to Register command</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA3 - General Purpose Register 3 - Reverse and Add to Register command</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA4 - General Purpose Register 4 - Reverse and Add to Register command</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA5 - General Purpose Register 5 - Reverse and Add to Register command</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA6 - General Purpose Register 6 - Reverse and Add to Register command</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA7 - General Purpose Register 7 - Reverse and Add to Register command</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * - HW_CAU_RADR_CA8 - General Purpose Register 8 - Reverse and Add to Register command</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * - HW_CAU_XOR_CASR - Status register  - Exclusive Or command</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * - HW_CAU_XOR_CAA - Accumulator register - Exclusive Or command</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA0 - General Purpose Register 0 - Exclusive Or command</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA1 - General Purpose Register 1 - Exclusive Or command</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA2 - General Purpose Register 2 - Exclusive Or command</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA3 - General Purpose Register 3 - Exclusive Or command</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA4 - General Purpose Register 4 - Exclusive Or command</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA5 - General Purpose Register 5 - Exclusive Or command</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA6 - General Purpose Register 6 - Exclusive Or command</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA7 - General Purpose Register 7 - Exclusive Or command</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * - HW_CAU_XOR_CA8 - General Purpose Register 8 - Exclusive Or command</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CASR - Status register  - Rotate Left command</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CAA - Accumulator register - Rotate Left command</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA0 - General Purpose Register 0 - Rotate Left command</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA1 - General Purpose Register 1 - Rotate Left command</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA2 - General Purpose Register 2 - Rotate Left command</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA3 - General Purpose Register 3 - Rotate Left command</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA4 - General Purpose Register 4 - Rotate Left command</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA5 - General Purpose Register 5 - Rotate Left command</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA6 - General Purpose Register 6 - Rotate Left command</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA7 - General Purpose Register 7 - Rotate Left command</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * - HW_CAU_ROTL_CA8 - General Purpose Register 8 - Rotate Left command</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * - HW_CAU_AESC_CASR - Status register  - AES Column Operation command</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * - HW_CAU_AESC_CAA - Accumulator register - AES Column Operation command</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA0 - General Purpose Register 0 - AES Column Operation command</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA1 - General Purpose Register 1 - AES Column Operation command</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA2 - General Purpose Register 2 - AES Column Operation command</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA3 - General Purpose Register 3 - AES Column Operation command</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA4 - General Purpose Register 4 - AES Column Operation command</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA5 - General Purpose Register 5 - AES Column Operation command</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA6 - General Purpose Register 6 - AES Column Operation command</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA7 - General Purpose Register 7 - AES Column Operation command</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * - HW_CAU_AESC_CA8 - General Purpose Register 8 - AES Column Operation command</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CASR - Status register  - AES Inverse Column Operation command</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CAA - Accumulator register - AES Inverse Column Operation command</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA0 - General Purpose Register 0 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA1 - General Purpose Register 1 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA2 - General Purpose Register 2 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA3 - General Purpose Register 3 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA4 - General Purpose Register 4 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA5 - General Purpose Register 5 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA6 - General Purpose Register 6 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA7 - General Purpose Register 7 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * - HW_CAU_AESIC_CA8 - General Purpose Register 8 - AES Inverse Column Operation command</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * - hw_cau_t - Struct containing all module registers.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define HW_CAU_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * HW_CAU_DIRECT0 - Direct access register 0</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="union__hw__cau__direct0.html">  211</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct0.html">_hw_cau_direct0</a></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    uint32_t U;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields.html">  214</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields.html">_hw_cau_direct0_bitfields</a></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    {</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields.html#a27adf12dcbddc7690ef22e422d38a416">  216</a></span>&#160;        uint32_t <a class="code" href="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields.html#a27adf12dcbddc7690ef22e422d38a416">CAU_DIRECT0b</a> : 32;    </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    } B;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;} <a class="code" href="union__hw__cau__direct0.html">hw_cau_direct0_t</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT0_ADDR(x)   ((x) + 0x0U)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT0(x)        (*(__O hw_cau_direct0_t *) HW_CAU_DIRECT0_ADDR(x))</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT0_WR(x, v)  (HW_CAU_DIRECT0(x).U = (v))</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT0 bitfields</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT0_CAU_DIRECT0 (0U)    </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT0_CAU_DIRECT0 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT0_CAU_DIRECT0 (32U)   </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT0_CAU_DIRECT0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT0_CAU_DIRECT0) &amp; BM_CAU_DIRECT0_CAU_DIRECT0)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * HW_CAU_DIRECT1 - Direct access register 1</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="union__hw__cau__direct1.html">  255</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct1.html">_hw_cau_direct1</a></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;{</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    uint32_t U;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct1_1_1__hw__cau__direct1__bitfields.html">  258</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct1_1_1__hw__cau__direct1__bitfields.html">_hw_cau_direct1_bitfields</a></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    {</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct1_1_1__hw__cau__direct1__bitfields.html#a30ee86937f41c55c6b114e913b9e9dd4">  260</a></span>&#160;        uint32_t CAU_DIRECT1b : 32;    </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    } B;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;} <a class="code" href="union__hw__cau__direct1.html">hw_cau_direct1_t</a>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT1_ADDR(x)   ((x) + 0x4U)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT1(x)        (*(__O hw_cau_direct1_t *) HW_CAU_DIRECT1_ADDR(x))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT1_WR(x, v)  (HW_CAU_DIRECT1(x).U = (v))</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT1 bitfields</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT1_CAU_DIRECT1 (0U)    </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT1_CAU_DIRECT1 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT1_CAU_DIRECT1 (32U)   </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT1_CAU_DIRECT1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT1_CAU_DIRECT1) &amp; BM_CAU_DIRECT1_CAU_DIRECT1)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * HW_CAU_DIRECT2 - Direct access register 2</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="union__hw__cau__direct2.html">  299</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct2.html">_hw_cau_direct2</a></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    uint32_t U;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct2_1_1__hw__cau__direct2__bitfields.html">  302</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct2_1_1__hw__cau__direct2__bitfields.html">_hw_cau_direct2_bitfields</a></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    {</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct2_1_1__hw__cau__direct2__bitfields.html#ae5dd9694c59d879062648cb501598f41">  304</a></span>&#160;        uint32_t CAU_DIRECT2b : 32;    </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    } B;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;} <a class="code" href="union__hw__cau__direct2.html">hw_cau_direct2_t</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT2_ADDR(x)   ((x) + 0x8U)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT2(x)        (*(__O hw_cau_direct2_t *) HW_CAU_DIRECT2_ADDR(x))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT2_WR(x, v)  (HW_CAU_DIRECT2(x).U = (v))</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT2 bitfields</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT2_CAU_DIRECT2 (0U)    </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT2_CAU_DIRECT2 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT2_CAU_DIRECT2 (32U)   </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT2_CAU_DIRECT2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT2_CAU_DIRECT2) &amp; BM_CAU_DIRECT2_CAU_DIRECT2)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * HW_CAU_DIRECT3 - Direct access register 3</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="union__hw__cau__direct3.html">  343</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct3.html">_hw_cau_direct3</a></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;{</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    uint32_t U;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct3_1_1__hw__cau__direct3__bitfields.html">  346</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct3_1_1__hw__cau__direct3__bitfields.html">_hw_cau_direct3_bitfields</a></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    {</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct3_1_1__hw__cau__direct3__bitfields.html#ad71514e6a498eb676d64a8e5c7724a63">  348</a></span>&#160;        uint32_t CAU_DIRECT3b : 32;    </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    } B;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;} <a class="code" href="union__hw__cau__direct3.html">hw_cau_direct3_t</a>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT3_ADDR(x)   ((x) + 0xCU)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT3(x)        (*(__O hw_cau_direct3_t *) HW_CAU_DIRECT3_ADDR(x))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT3_WR(x, v)  (HW_CAU_DIRECT3(x).U = (v))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT3 bitfields</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT3_CAU_DIRECT3 (0U)    </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT3_CAU_DIRECT3 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT3_CAU_DIRECT3 (32U)   </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT3_CAU_DIRECT3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT3_CAU_DIRECT3) &amp; BM_CAU_DIRECT3_CAU_DIRECT3)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * HW_CAU_DIRECT4 - Direct access register 4</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="union__hw__cau__direct4.html">  387</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct4.html">_hw_cau_direct4</a></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;{</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    uint32_t U;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct4_1_1__hw__cau__direct4__bitfields.html">  390</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct4_1_1__hw__cau__direct4__bitfields.html">_hw_cau_direct4_bitfields</a></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    {</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct4_1_1__hw__cau__direct4__bitfields.html#a29e92f84c94ac18958e69d320ebb4a3c">  392</a></span>&#160;        uint32_t CAU_DIRECT4b : 32;    </div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    } B;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;} <a class="code" href="union__hw__cau__direct4.html">hw_cau_direct4_t</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT4_ADDR(x)   ((x) + 0x10U)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT4(x)        (*(__O hw_cau_direct4_t *) HW_CAU_DIRECT4_ADDR(x))</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT4_WR(x, v)  (HW_CAU_DIRECT4(x).U = (v))</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT4 bitfields</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT4_CAU_DIRECT4 (0U)    </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT4_CAU_DIRECT4 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT4_CAU_DIRECT4 (32U)   </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT4_CAU_DIRECT4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT4_CAU_DIRECT4) &amp; BM_CAU_DIRECT4_CAU_DIRECT4)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * HW_CAU_DIRECT5 - Direct access register 5</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="union__hw__cau__direct5.html">  431</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct5.html">_hw_cau_direct5</a></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    uint32_t U;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct5_1_1__hw__cau__direct5__bitfields.html">  434</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct5_1_1__hw__cau__direct5__bitfields.html">_hw_cau_direct5_bitfields</a></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    {</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct5_1_1__hw__cau__direct5__bitfields.html#a9dafc28b71d3bec3d8fd450b50f16b5a">  436</a></span>&#160;        uint32_t CAU_DIRECT5b : 32;    </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    } B;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;} <a class="code" href="union__hw__cau__direct5.html">hw_cau_direct5_t</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT5_ADDR(x)   ((x) + 0x14U)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT5(x)        (*(__O hw_cau_direct5_t *) HW_CAU_DIRECT5_ADDR(x))</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT5_WR(x, v)  (HW_CAU_DIRECT5(x).U = (v))</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT5 bitfields</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT5_CAU_DIRECT5 (0U)    </span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT5_CAU_DIRECT5 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT5_CAU_DIRECT5 (32U)   </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT5_CAU_DIRECT5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT5_CAU_DIRECT5) &amp; BM_CAU_DIRECT5_CAU_DIRECT5)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * HW_CAU_DIRECT6 - Direct access register 6</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="union__hw__cau__direct6.html">  475</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct6.html">_hw_cau_direct6</a></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;{</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    uint32_t U;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct6_1_1__hw__cau__direct6__bitfields.html">  478</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct6_1_1__hw__cau__direct6__bitfields.html">_hw_cau_direct6_bitfields</a></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    {</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct6_1_1__hw__cau__direct6__bitfields.html#a661d8c30091f1203d9f81177ac84e00f">  480</a></span>&#160;        uint32_t CAU_DIRECT6b : 32;    </div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    } B;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;} <a class="code" href="union__hw__cau__direct6.html">hw_cau_direct6_t</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT6_ADDR(x)   ((x) + 0x18U)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT6(x)        (*(__O hw_cau_direct6_t *) HW_CAU_DIRECT6_ADDR(x))</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT6_WR(x, v)  (HW_CAU_DIRECT6(x).U = (v))</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT6 bitfields</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT6_CAU_DIRECT6 (0U)    </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT6_CAU_DIRECT6 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT6_CAU_DIRECT6 (32U)   </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT6_CAU_DIRECT6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT6_CAU_DIRECT6) &amp; BM_CAU_DIRECT6_CAU_DIRECT6)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * HW_CAU_DIRECT7 - Direct access register 7</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="union__hw__cau__direct7.html">  519</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct7.html">_hw_cau_direct7</a></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;{</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    uint32_t U;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct7_1_1__hw__cau__direct7__bitfields.html">  522</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct7_1_1__hw__cau__direct7__bitfields.html">_hw_cau_direct7_bitfields</a></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    {</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct7_1_1__hw__cau__direct7__bitfields.html#ae5ff2f074fe2e7457a8491fe7e84d2f1">  524</a></span>&#160;        uint32_t CAU_DIRECT7b : 32;    </div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    } B;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;} <a class="code" href="union__hw__cau__direct7.html">hw_cau_direct7_t</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT7_ADDR(x)   ((x) + 0x1CU)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT7(x)        (*(__O hw_cau_direct7_t *) HW_CAU_DIRECT7_ADDR(x))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT7_WR(x, v)  (HW_CAU_DIRECT7(x).U = (v))</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT7 bitfields</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT7_CAU_DIRECT7 (0U)    </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT7_CAU_DIRECT7 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT7_CAU_DIRECT7 (32U)   </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT7_CAU_DIRECT7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT7_CAU_DIRECT7) &amp; BM_CAU_DIRECT7_CAU_DIRECT7)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> * HW_CAU_DIRECT8 - Direct access register 8</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="union__hw__cau__direct8.html">  563</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct8.html">_hw_cau_direct8</a></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;{</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    uint32_t U;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct8_1_1__hw__cau__direct8__bitfields.html">  566</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct8_1_1__hw__cau__direct8__bitfields.html">_hw_cau_direct8_bitfields</a></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    {</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct8_1_1__hw__cau__direct8__bitfields.html#a28573a44481692c403444c25cd0faeaa">  568</a></span>&#160;        uint32_t CAU_DIRECT8b : 32;    </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    } B;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;} <a class="code" href="union__hw__cau__direct8.html">hw_cau_direct8_t</a>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT8_ADDR(x)   ((x) + 0x20U)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT8(x)        (*(__O hw_cau_direct8_t *) HW_CAU_DIRECT8_ADDR(x))</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT8_WR(x, v)  (HW_CAU_DIRECT8(x).U = (v))</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT8 bitfields</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT8_CAU_DIRECT8 (0U)    </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT8_CAU_DIRECT8 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT8_CAU_DIRECT8 (32U)   </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT8_CAU_DIRECT8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT8_CAU_DIRECT8) &amp; BM_CAU_DIRECT8_CAU_DIRECT8)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> * HW_CAU_DIRECT9 - Direct access register 9</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="union__hw__cau__direct9.html">  607</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct9.html">_hw_cau_direct9</a></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    uint32_t U;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct9_1_1__hw__cau__direct9__bitfields.html">  610</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct9_1_1__hw__cau__direct9__bitfields.html">_hw_cau_direct9_bitfields</a></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    {</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct9_1_1__hw__cau__direct9__bitfields.html#ab3394a3dde3e9214f5e7badccd21fedb">  612</a></span>&#160;        uint32_t CAU_DIRECT9b : 32;    </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    } B;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;} <a class="code" href="union__hw__cau__direct9.html">hw_cau_direct9_t</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT9_ADDR(x)   ((x) + 0x24U)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT9(x)        (*(__O hw_cau_direct9_t *) HW_CAU_DIRECT9_ADDR(x))</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT9_WR(x, v)  (HW_CAU_DIRECT9(x).U = (v))</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT9 bitfields</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT9_CAU_DIRECT9 (0U)    </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT9_CAU_DIRECT9 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT9_CAU_DIRECT9 (32U)   </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT9_CAU_DIRECT9(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT9_CAU_DIRECT9) &amp; BM_CAU_DIRECT9_CAU_DIRECT9)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> * HW_CAU_DIRECT10 - Direct access register 10</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="union__hw__cau__direct10.html">  651</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct10.html">_hw_cau_direct10</a></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;{</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    uint32_t U;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields.html">  654</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields.html">_hw_cau_direct10_bitfields</a></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    {</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields.html#a93be65e22a826335c38dec96e9a807d0">  656</a></span>&#160;        uint32_t CAU_DIRECT10b : 32;   </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    } B;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;} <a class="code" href="union__hw__cau__direct10.html">hw_cau_direct10_t</a>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT10_ADDR(x)  ((x) + 0x28U)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT10(x)       (*(__O hw_cau_direct10_t *) HW_CAU_DIRECT10_ADDR(x))</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT10_WR(x, v) (HW_CAU_DIRECT10(x).U = (v))</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT10 bitfields</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT10_CAU_DIRECT10 (0U)  </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT10_CAU_DIRECT10 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT10_CAU_DIRECT10 (32U) </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT10_CAU_DIRECT10(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT10_CAU_DIRECT10) &amp; BM_CAU_DIRECT10_CAU_DIRECT10)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"> * HW_CAU_DIRECT11 - Direct access register 11</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="union__hw__cau__direct11.html">  695</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct11.html">_hw_cau_direct11</a></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;{</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    uint32_t U;</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct11_1_1__hw__cau__direct11__bitfields.html">  698</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct11_1_1__hw__cau__direct11__bitfields.html">_hw_cau_direct11_bitfields</a></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    {</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct11_1_1__hw__cau__direct11__bitfields.html#aff11392c4f468e80217498a1d8dcd7aa">  700</a></span>&#160;        uint32_t CAU_DIRECT11b : 32;   </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    } B;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;} <a class="code" href="union__hw__cau__direct11.html">hw_cau_direct11_t</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT11_ADDR(x)  ((x) + 0x2CU)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT11(x)       (*(__O hw_cau_direct11_t *) HW_CAU_DIRECT11_ADDR(x))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT11_WR(x, v) (HW_CAU_DIRECT11(x).U = (v))</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT11 bitfields</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT11_CAU_DIRECT11 (0U)  </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT11_CAU_DIRECT11 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT11_CAU_DIRECT11 (32U) </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT11_CAU_DIRECT11(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT11_CAU_DIRECT11) &amp; BM_CAU_DIRECT11_CAU_DIRECT11)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> * HW_CAU_DIRECT12 - Direct access register 12</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="union__hw__cau__direct12.html">  739</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct12.html">_hw_cau_direct12</a></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;{</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    uint32_t U;</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct12_1_1__hw__cau__direct12__bitfields.html">  742</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct12_1_1__hw__cau__direct12__bitfields.html">_hw_cau_direct12_bitfields</a></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    {</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct12_1_1__hw__cau__direct12__bitfields.html#ac3c94f6376c8c90f35e44695512898b6">  744</a></span>&#160;        uint32_t CAU_DIRECT12b : 32;   </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    } B;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;} <a class="code" href="union__hw__cau__direct12.html">hw_cau_direct12_t</a>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT12_ADDR(x)  ((x) + 0x30U)</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT12(x)       (*(__O hw_cau_direct12_t *) HW_CAU_DIRECT12_ADDR(x))</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT12_WR(x, v) (HW_CAU_DIRECT12(x).U = (v))</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT12 bitfields</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT12_CAU_DIRECT12 (0U)  </span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT12_CAU_DIRECT12 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT12_CAU_DIRECT12 (32U) </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT12_CAU_DIRECT12(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT12_CAU_DIRECT12) &amp; BM_CAU_DIRECT12_CAU_DIRECT12)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> * HW_CAU_DIRECT13 - Direct access register 13</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="union__hw__cau__direct13.html">  783</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct13.html">_hw_cau_direct13</a></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;{</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    uint32_t U;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct13_1_1__hw__cau__direct13__bitfields.html">  786</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct13_1_1__hw__cau__direct13__bitfields.html">_hw_cau_direct13_bitfields</a></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    {</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct13_1_1__hw__cau__direct13__bitfields.html#a10f4ae9c256e49fece5fabb03e7872de">  788</a></span>&#160;        uint32_t CAU_DIRECT13b : 32;   </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    } B;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;} <a class="code" href="union__hw__cau__direct13.html">hw_cau_direct13_t</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT13_ADDR(x)  ((x) + 0x34U)</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT13(x)       (*(__O hw_cau_direct13_t *) HW_CAU_DIRECT13_ADDR(x))</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT13_WR(x, v) (HW_CAU_DIRECT13(x).U = (v))</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT13 bitfields</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT13_CAU_DIRECT13 (0U)  </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT13_CAU_DIRECT13 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT13_CAU_DIRECT13 (32U) </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT13_CAU_DIRECT13(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT13_CAU_DIRECT13) &amp; BM_CAU_DIRECT13_CAU_DIRECT13)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> * HW_CAU_DIRECT14 - Direct access register 14</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="union__hw__cau__direct14.html">  827</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct14.html">_hw_cau_direct14</a></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;{</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    uint32_t U;</div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct14_1_1__hw__cau__direct14__bitfields.html">  830</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct14_1_1__hw__cau__direct14__bitfields.html">_hw_cau_direct14_bitfields</a></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    {</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct14_1_1__hw__cau__direct14__bitfields.html#ad0fe7ced97a35e52ebf147fcf633e110">  832</a></span>&#160;        uint32_t CAU_DIRECT14b : 32;   </div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    } B;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;} <a class="code" href="union__hw__cau__direct14.html">hw_cau_direct14_t</a>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT14_ADDR(x)  ((x) + 0x38U)</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT14(x)       (*(__O hw_cau_direct14_t *) HW_CAU_DIRECT14_ADDR(x))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT14_WR(x, v) (HW_CAU_DIRECT14(x).U = (v))</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT14 bitfields</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT14_CAU_DIRECT14 (0U)  </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT14_CAU_DIRECT14 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT14_CAU_DIRECT14 (32U) </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT14_CAU_DIRECT14(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT14_CAU_DIRECT14) &amp; BM_CAU_DIRECT14_CAU_DIRECT14)</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> * HW_CAU_DIRECT15 - Direct access register 15</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="union__hw__cau__direct15.html">  871</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__direct15.html">_hw_cau_direct15</a></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;{</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    uint32_t U;</div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct15_1_1__hw__cau__direct15__bitfields.html">  874</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__direct15_1_1__hw__cau__direct15__bitfields.html">_hw_cau_direct15_bitfields</a></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    {</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct__hw__cau__direct15_1_1__hw__cau__direct15__bitfields.html#a84d375c7bffdbce3d84a7b084033b285">  876</a></span>&#160;        uint32_t CAU_DIRECT15b : 32;   </div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    } B;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;} <a class="code" href="union__hw__cau__direct15.html">hw_cau_direct15_t</a>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT15_ADDR(x)  ((x) + 0x3CU)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT15(x)       (*(__O hw_cau_direct15_t *) HW_CAU_DIRECT15_ADDR(x))</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define HW_CAU_DIRECT15_WR(x, v) (HW_CAU_DIRECT15(x).U = (v))</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_DIRECT15 bitfields</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define BP_CAU_DIRECT15_CAU_DIRECT15 (0U)  </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define BM_CAU_DIRECT15_CAU_DIRECT15 (0xFFFFFFFFU) </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define BS_CAU_DIRECT15_CAU_DIRECT15 (32U) </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define BF_CAU_DIRECT15_CAU_DIRECT15(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_DIRECT15_CAU_DIRECT15) &amp; BM_CAU_DIRECT15_CAU_DIRECT15)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"> * HW_CAU_LDR_CASR - Status register  - Load Register command</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__casr.html">  915</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__casr.html">_hw_cau_ldr_casr</a></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;{</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    uint32_t U;</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html">  918</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html">_hw_cau_ldr_casr_bitfields</a></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    {</div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html#aa8c0a2b0adc9d892d1056d3a66f7b8e1">  920</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html#a4c01b760894fce57b3385a559298a478">  921</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html#ade822da702feb113eac29536061fd5aa">  922</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html#ac9de20f20517d942eaf3b88da632478d">  923</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    } B;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;} <a class="code" href="union__hw__cau__ldr__casr.html">hw_cau_ldr_casr_t</a>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CASR_ADDR(x)  ((x) + 0x840U)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CASR(x)       (*(__O hw_cau_ldr_casr_t *) HW_CAU_LDR_CASR_ADDR(x))</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CASR_WR(x, v) (HW_CAU_LDR_CASR(x).U = (v))</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CASR bitfields</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CASR_IC   (0U)          </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CASR_IC   (0x00000001U) </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CASR_IC   (1U)          </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CASR_IC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CASR_IC) &amp; BM_CAU_LDR_CASR_IC)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CASR_DPE  (0x00000002U) </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CASR_DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CASR_DPE) &amp; BM_CAU_LDR_CASR_DPE)</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CASR_VER  (28U)         </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CASR_VER  (0xF0000000U) </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CASR_VER  (4U)          </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CASR_VER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CASR_VER) &amp; BM_CAU_LDR_CASR_VER)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment"> * HW_CAU_LDR_CAA - Accumulator register - Load Register command</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__caa.html">  999</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__caa.html">_hw_cau_ldr_caa</a></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;{</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    uint32_t U;</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__caa_1_1__hw__cau__ldr__caa__bitfields.html"> 1002</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__caa_1_1__hw__cau__ldr__caa__bitfields.html">_hw_cau_ldr_caa_bitfields</a></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    {</div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__caa_1_1__hw__cau__ldr__caa__bitfields.html#a760875b8d06280627b5eb64c1ad2e816"> 1004</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    } B;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;} <a class="code" href="union__hw__cau__ldr__caa.html">hw_cau_ldr_caa_t</a>;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CAA_ADDR(x)   ((x) + 0x844U)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CAA(x)        (*(__O hw_cau_ldr_caa_t *) HW_CAU_LDR_CAA_ADDR(x))</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CAA_WR(x, v)  (HW_CAU_LDR_CAA(x).U = (v))</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CAA bitfields</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CAA_ACC   (0U)          </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CAA_ACC   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CAA_ACC   (32U)         </span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CAA_ACC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CAA_ACC) &amp; BM_CAU_LDR_CAA_ACC)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"> * HW_CAU_LDR_CA0 - General Purpose Register 0 - Load Register command</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca0.html"> 1043</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca0.html">_hw_cau_ldr_ca0</a></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;{</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    uint32_t U;</div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca0_1_1__hw__cau__ldr__ca0__bitfields.html"> 1046</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca0_1_1__hw__cau__ldr__ca0__bitfields.html">_hw_cau_ldr_ca0_bitfields</a></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    {</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca0_1_1__hw__cau__ldr__ca0__bitfields.html#a03dd69276b84146a1857b40ab8586422"> 1048</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    } B;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca0.html">hw_cau_ldr_ca0_t</a>;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA0_ADDR(x)   ((x) + 0x848U)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA0(x)        (*(__O hw_cau_ldr_ca0_t *) HW_CAU_LDR_CA0_ADDR(x))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA0_WR(x, v)  (HW_CAU_LDR_CA0(x).U = (v))</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA0 bitfields</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA0_CA0   (0U)          </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA0_CA0   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA0_CA0   (32U)         </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA0_CA0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA0_CA0) &amp; BM_CAU_LDR_CA0_CA0)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment"> * HW_CAU_LDR_CA1 - General Purpose Register 1 - Load Register command</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca1.html"> 1087</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca1.html">_hw_cau_ldr_ca1</a></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;{</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    uint32_t U;</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca1_1_1__hw__cau__ldr__ca1__bitfields.html"> 1090</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca1_1_1__hw__cau__ldr__ca1__bitfields.html">_hw_cau_ldr_ca1_bitfields</a></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    {</div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca1_1_1__hw__cau__ldr__ca1__bitfields.html#af08f0bb7772a4e61352e2806e34ea5f2"> 1092</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    } B;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca1.html">hw_cau_ldr_ca1_t</a>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA1_ADDR(x)   ((x) + 0x84CU)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA1(x)        (*(__O hw_cau_ldr_ca1_t *) HW_CAU_LDR_CA1_ADDR(x))</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA1_WR(x, v)  (HW_CAU_LDR_CA1(x).U = (v))</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA1 bitfields</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA1_CA1   (0U)          </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA1_CA1   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA1_CA1   (32U)         </span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA1_CA1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA1_CA1) &amp; BM_CAU_LDR_CA1_CA1)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment"> * HW_CAU_LDR_CA2 - General Purpose Register 2 - Load Register command</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca2.html"> 1131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca2.html">_hw_cau_ldr_ca2</a></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;{</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    uint32_t U;</div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca2_1_1__hw__cau__ldr__ca2__bitfields.html"> 1134</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca2_1_1__hw__cau__ldr__ca2__bitfields.html">_hw_cau_ldr_ca2_bitfields</a></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    {</div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca2_1_1__hw__cau__ldr__ca2__bitfields.html#add22f76b0037e134fb7526321074620f"> 1136</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    } B;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca2.html">hw_cau_ldr_ca2_t</a>;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA2_ADDR(x)   ((x) + 0x850U)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA2(x)        (*(__O hw_cau_ldr_ca2_t *) HW_CAU_LDR_CA2_ADDR(x))</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA2_WR(x, v)  (HW_CAU_LDR_CA2(x).U = (v))</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA2 bitfields</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA2_CA2   (0U)          </span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA2_CA2   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA2_CA2   (32U)         </span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA2_CA2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA2_CA2) &amp; BM_CAU_LDR_CA2_CA2)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"> * HW_CAU_LDR_CA3 - General Purpose Register 3 - Load Register command</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca3.html"> 1175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca3.html">_hw_cau_ldr_ca3</a></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;{</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    uint32_t U;</div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca3_1_1__hw__cau__ldr__ca3__bitfields.html"> 1178</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca3_1_1__hw__cau__ldr__ca3__bitfields.html">_hw_cau_ldr_ca3_bitfields</a></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    {</div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca3_1_1__hw__cau__ldr__ca3__bitfields.html#a35824bf16e180209ab95bd78b8a1050e"> 1180</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    } B;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca3.html">hw_cau_ldr_ca3_t</a>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA3_ADDR(x)   ((x) + 0x854U)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA3(x)        (*(__O hw_cau_ldr_ca3_t *) HW_CAU_LDR_CA3_ADDR(x))</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA3_WR(x, v)  (HW_CAU_LDR_CA3(x).U = (v))</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA3 bitfields</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA3_CA3   (0U)          </span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA3_CA3   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA3_CA3   (32U)         </span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA3_CA3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA3_CA3) &amp; BM_CAU_LDR_CA3_CA3)</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"> * HW_CAU_LDR_CA4 - General Purpose Register 4 - Load Register command</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca4.html"> 1219</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca4.html">_hw_cau_ldr_ca4</a></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;{</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    uint32_t U;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca4_1_1__hw__cau__ldr__ca4__bitfields.html"> 1222</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca4_1_1__hw__cau__ldr__ca4__bitfields.html">_hw_cau_ldr_ca4_bitfields</a></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    {</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca4_1_1__hw__cau__ldr__ca4__bitfields.html#a2d141e58cb30777a0cad1fff2cb0d610"> 1224</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    } B;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca4.html">hw_cau_ldr_ca4_t</a>;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA4_ADDR(x)   ((x) + 0x858U)</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA4(x)        (*(__O hw_cau_ldr_ca4_t *) HW_CAU_LDR_CA4_ADDR(x))</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA4_WR(x, v)  (HW_CAU_LDR_CA4(x).U = (v))</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA4 bitfields</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA4_CA4   (0U)          </span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA4_CA4   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA4_CA4   (32U)         </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA4_CA4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA4_CA4) &amp; BM_CAU_LDR_CA4_CA4)</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment"> * HW_CAU_LDR_CA5 - General Purpose Register 5 - Load Register command</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca5.html"> 1263</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca5.html">_hw_cau_ldr_ca5</a></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;{</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    uint32_t U;</div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca5_1_1__hw__cau__ldr__ca5__bitfields.html"> 1266</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca5_1_1__hw__cau__ldr__ca5__bitfields.html">_hw_cau_ldr_ca5_bitfields</a></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    {</div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca5_1_1__hw__cau__ldr__ca5__bitfields.html#a693d1eab680df0738b7557676e0d1e6a"> 1268</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    } B;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca5.html">hw_cau_ldr_ca5_t</a>;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA5_ADDR(x)   ((x) + 0x85CU)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA5(x)        (*(__O hw_cau_ldr_ca5_t *) HW_CAU_LDR_CA5_ADDR(x))</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA5_WR(x, v)  (HW_CAU_LDR_CA5(x).U = (v))</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA5 bitfields</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA5_CA5   (0U)          </span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA5_CA5   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA5_CA5   (32U)         </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA5_CA5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA5_CA5) &amp; BM_CAU_LDR_CA5_CA5)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"> * HW_CAU_LDR_CA6 - General Purpose Register 6 - Load Register command</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca6.html"> 1307</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca6.html">_hw_cau_ldr_ca6</a></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;{</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    uint32_t U;</div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca6_1_1__hw__cau__ldr__ca6__bitfields.html"> 1310</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca6_1_1__hw__cau__ldr__ca6__bitfields.html">_hw_cau_ldr_ca6_bitfields</a></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    {</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca6_1_1__hw__cau__ldr__ca6__bitfields.html#ad4cb0b1a62564817eec6a6e9a2507e09"> 1312</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    } B;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca6.html">hw_cau_ldr_ca6_t</a>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA6_ADDR(x)   ((x) + 0x860U)</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA6(x)        (*(__O hw_cau_ldr_ca6_t *) HW_CAU_LDR_CA6_ADDR(x))</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA6_WR(x, v)  (HW_CAU_LDR_CA6(x).U = (v))</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA6 bitfields</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA6_CA6   (0U)          </span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA6_CA6   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA6_CA6   (32U)         </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA6_CA6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA6_CA6) &amp; BM_CAU_LDR_CA6_CA6)</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment"> * HW_CAU_LDR_CA7 - General Purpose Register 7 - Load Register command</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca7.html"> 1351</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca7.html">_hw_cau_ldr_ca7</a></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;{</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    uint32_t U;</div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca7_1_1__hw__cau__ldr__ca7__bitfields.html"> 1354</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca7_1_1__hw__cau__ldr__ca7__bitfields.html">_hw_cau_ldr_ca7_bitfields</a></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    {</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca7_1_1__hw__cau__ldr__ca7__bitfields.html#a50575a0528941f1cb3ac2eade0c95a3d"> 1356</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    } B;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca7.html">hw_cau_ldr_ca7_t</a>;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA7_ADDR(x)   ((x) + 0x864U)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA7(x)        (*(__O hw_cau_ldr_ca7_t *) HW_CAU_LDR_CA7_ADDR(x))</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA7_WR(x, v)  (HW_CAU_LDR_CA7(x).U = (v))</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA7 bitfields</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA7_CA7   (0U)          </span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA7_CA7   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA7_CA7   (32U)         </span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA7_CA7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA7_CA7) &amp; BM_CAU_LDR_CA7_CA7)</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"> * HW_CAU_LDR_CA8 - General Purpose Register 8 - Load Register command</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="union__hw__cau__ldr__ca8.html"> 1395</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__ldr__ca8.html">_hw_cau_ldr_ca8</a></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;{</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    uint32_t U;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca8_1_1__hw__cau__ldr__ca8__bitfields.html"> 1398</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__ldr__ca8_1_1__hw__cau__ldr__ca8__bitfields.html">_hw_cau_ldr_ca8_bitfields</a></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    {</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="struct__hw__cau__ldr__ca8_1_1__hw__cau__ldr__ca8__bitfields.html#a917980f3ff776e12af1a452a304f4198"> 1400</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    } B;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;} <a class="code" href="union__hw__cau__ldr__ca8.html">hw_cau_ldr_ca8_t</a>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA8_ADDR(x)   ((x) + 0x868U)</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA8(x)        (*(__O hw_cau_ldr_ca8_t *) HW_CAU_LDR_CA8_ADDR(x))</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define HW_CAU_LDR_CA8_WR(x, v)  (HW_CAU_LDR_CA8(x).U = (v))</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CA8 bitfields</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define BP_CAU_LDR_CA8_CA8   (0U)          </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define BM_CAU_LDR_CA8_CA8   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define BS_CAU_LDR_CA8_CA8   (32U)         </span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define BF_CAU_LDR_CA8_CA8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_LDR_CA8_CA8) &amp; BM_CAU_LDR_CA8_CA8)</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment"> * HW_CAU_STR_CASR - Status register  - Store Register command</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="union__hw__cau__str__casr.html"> 1439</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__casr.html">_hw_cau_str_casr</a></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;{</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    uint32_t U;</div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html"> 1442</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html">_hw_cau_str_casr_bitfields</a></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    {</div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html#a39ebaf34d3dba4a78b0df2eaa88ce610"> 1444</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html#a9320abef2ff62ee55af7c646d411f568"> 1445</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html#a04be78412a81b4010824707cf7fe4bb1"> 1446</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html#a11af20eac76f8d950e0471f134908d1a"> 1447</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    } B;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;} <a class="code" href="union__hw__cau__str__casr.html">hw_cau_str_casr_t</a>;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CASR_ADDR(x)  ((x) + 0x880U)</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CASR(x)       (*(__I hw_cau_str_casr_t *) HW_CAU_STR_CASR_ADDR(x))</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CASR_RD(x)    (HW_CAU_STR_CASR(x).U)</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CASR bitfields</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CASR_IC   (0U)          </span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CASR_IC   (0x00000001U) </span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CASR_IC   (1U)          </span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CASR_IC(x) (HW_CAU_STR_CASR(x).B.IC)</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CASR_DPE  (0x00000002U) </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CASR_DPE(x) (HW_CAU_STR_CASR(x).B.DPE)</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CASR_VER  (28U)         </span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CASR_VER  (0xF0000000U) </span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CASR_VER  (4U)          </span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CASR_VER(x) (HW_CAU_STR_CASR(x).B.VER)</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment"> * HW_CAU_STR_CAA - Accumulator register - Store Register command</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="union__hw__cau__str__caa.html"> 1523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__caa.html">_hw_cau_str_caa</a></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;{</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    uint32_t U;</div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__caa_1_1__hw__cau__str__caa__bitfields.html"> 1526</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__caa_1_1__hw__cau__str__caa__bitfields.html">_hw_cau_str_caa_bitfields</a></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    {</div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__caa_1_1__hw__cau__str__caa__bitfields.html#acae06440bc0285ecd69b830b845c30d9"> 1528</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    } B;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;} <a class="code" href="union__hw__cau__str__caa.html">hw_cau_str_caa_t</a>;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CAA_ADDR(x)   ((x) + 0x884U)</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CAA(x)        (*(__I hw_cau_str_caa_t *) HW_CAU_STR_CAA_ADDR(x))</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CAA_RD(x)     (HW_CAU_STR_CAA(x).U)</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CAA bitfields</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CAA_ACC   (0U)          </span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CAA_ACC   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CAA_ACC   (32U)         </span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CAA_ACC(x) (HW_CAU_STR_CAA(x).U)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment"> * HW_CAU_STR_CA0 - General Purpose Register 0 - Store Register command</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca0.html"> 1567</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca0.html">_hw_cau_str_ca0</a></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;{</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    uint32_t U;</div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca0_1_1__hw__cau__str__ca0__bitfields.html"> 1570</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca0_1_1__hw__cau__str__ca0__bitfields.html">_hw_cau_str_ca0_bitfields</a></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    {</div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca0_1_1__hw__cau__str__ca0__bitfields.html#aceea8637cd3d73cd48e7636e592e60fa"> 1572</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    } B;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;} <a class="code" href="union__hw__cau__str__ca0.html">hw_cau_str_ca0_t</a>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA0_ADDR(x)   ((x) + 0x888U)</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA0(x)        (*(__I hw_cau_str_ca0_t *) HW_CAU_STR_CA0_ADDR(x))</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA0_RD(x)     (HW_CAU_STR_CA0(x).U)</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA0 bitfields</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA0_CA0   (0U)          </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA0_CA0   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA0_CA0   (32U)         </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA0_CA0(x) (HW_CAU_STR_CA0(x).U)</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"> * HW_CAU_STR_CA1 - General Purpose Register 1 - Store Register command</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca1.html"> 1611</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca1.html">_hw_cau_str_ca1</a></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;{</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    uint32_t U;</div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca1_1_1__hw__cau__str__ca1__bitfields.html"> 1614</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca1_1_1__hw__cau__str__ca1__bitfields.html">_hw_cau_str_ca1_bitfields</a></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    {</div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca1_1_1__hw__cau__str__ca1__bitfields.html#a074172270258d7d9a2b4cb4dffff0a65"> 1616</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    } B;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;} <a class="code" href="union__hw__cau__str__ca1.html">hw_cau_str_ca1_t</a>;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA1_ADDR(x)   ((x) + 0x88CU)</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA1(x)        (*(__I hw_cau_str_ca1_t *) HW_CAU_STR_CA1_ADDR(x))</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA1_RD(x)     (HW_CAU_STR_CA1(x).U)</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA1 bitfields</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA1_CA1   (0U)          </span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA1_CA1   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA1_CA1   (32U)         </span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA1_CA1(x) (HW_CAU_STR_CA1(x).U)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment"> * HW_CAU_STR_CA2 - General Purpose Register 2 - Store Register command</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca2.html"> 1655</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca2.html">_hw_cau_str_ca2</a></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;{</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    uint32_t U;</div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca2_1_1__hw__cau__str__ca2__bitfields.html"> 1658</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca2_1_1__hw__cau__str__ca2__bitfields.html">_hw_cau_str_ca2_bitfields</a></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    {</div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca2_1_1__hw__cau__str__ca2__bitfields.html#ab331cc9c396ad52a0fc7fd62f6d252e0"> 1660</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    } B;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;} <a class="code" href="union__hw__cau__str__ca2.html">hw_cau_str_ca2_t</a>;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA2_ADDR(x)   ((x) + 0x890U)</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA2(x)        (*(__I hw_cau_str_ca2_t *) HW_CAU_STR_CA2_ADDR(x))</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA2_RD(x)     (HW_CAU_STR_CA2(x).U)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA2 bitfields</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA2_CA2   (0U)          </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA2_CA2   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA2_CA2   (32U)         </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA2_CA2(x) (HW_CAU_STR_CA2(x).U)</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment"> * HW_CAU_STR_CA3 - General Purpose Register 3 - Store Register command</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca3.html"> 1699</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca3.html">_hw_cau_str_ca3</a></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;{</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    uint32_t U;</div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca3_1_1__hw__cau__str__ca3__bitfields.html"> 1702</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca3_1_1__hw__cau__str__ca3__bitfields.html">_hw_cau_str_ca3_bitfields</a></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    {</div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca3_1_1__hw__cau__str__ca3__bitfields.html#a06a8b02b1cef981448261b29ff3bbba2"> 1704</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    } B;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;} <a class="code" href="union__hw__cau__str__ca3.html">hw_cau_str_ca3_t</a>;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA3_ADDR(x)   ((x) + 0x894U)</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA3(x)        (*(__I hw_cau_str_ca3_t *) HW_CAU_STR_CA3_ADDR(x))</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA3_RD(x)     (HW_CAU_STR_CA3(x).U)</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA3 bitfields</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA3_CA3   (0U)          </span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA3_CA3   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA3_CA3   (32U)         </span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA3_CA3(x) (HW_CAU_STR_CA3(x).U)</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment"> * HW_CAU_STR_CA4 - General Purpose Register 4 - Store Register command</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca4.html"> 1743</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca4.html">_hw_cau_str_ca4</a></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;{</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    uint32_t U;</div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca4_1_1__hw__cau__str__ca4__bitfields.html"> 1746</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca4_1_1__hw__cau__str__ca4__bitfields.html">_hw_cau_str_ca4_bitfields</a></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    {</div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca4_1_1__hw__cau__str__ca4__bitfields.html#a2d6a9d97620edfc9d9a2b353e54cc2eb"> 1748</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    } B;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;} <a class="code" href="union__hw__cau__str__ca4.html">hw_cau_str_ca4_t</a>;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA4_ADDR(x)   ((x) + 0x898U)</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA4(x)        (*(__I hw_cau_str_ca4_t *) HW_CAU_STR_CA4_ADDR(x))</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA4_RD(x)     (HW_CAU_STR_CA4(x).U)</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA4 bitfields</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA4_CA4   (0U)          </span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA4_CA4   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA4_CA4   (32U)         </span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA4_CA4(x) (HW_CAU_STR_CA4(x).U)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment"> * HW_CAU_STR_CA5 - General Purpose Register 5 - Store Register command</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca5.html"> 1787</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca5.html">_hw_cau_str_ca5</a></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;{</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    uint32_t U;</div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca5_1_1__hw__cau__str__ca5__bitfields.html"> 1790</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca5_1_1__hw__cau__str__ca5__bitfields.html">_hw_cau_str_ca5_bitfields</a></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    {</div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca5_1_1__hw__cau__str__ca5__bitfields.html#aeb855d61071704790945c34da1aa0137"> 1792</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    } B;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;} <a class="code" href="union__hw__cau__str__ca5.html">hw_cau_str_ca5_t</a>;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA5_ADDR(x)   ((x) + 0x89CU)</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA5(x)        (*(__I hw_cau_str_ca5_t *) HW_CAU_STR_CA5_ADDR(x))</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA5_RD(x)     (HW_CAU_STR_CA5(x).U)</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA5 bitfields</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA5_CA5   (0U)          </span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA5_CA5   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA5_CA5   (32U)         </span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA5_CA5(x) (HW_CAU_STR_CA5(x).U)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment"> * HW_CAU_STR_CA6 - General Purpose Register 6 - Store Register command</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca6.html"> 1831</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca6.html">_hw_cau_str_ca6</a></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;{</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    uint32_t U;</div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca6_1_1__hw__cau__str__ca6__bitfields.html"> 1834</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca6_1_1__hw__cau__str__ca6__bitfields.html">_hw_cau_str_ca6_bitfields</a></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    {</div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca6_1_1__hw__cau__str__ca6__bitfields.html#a8124d0a48fe539f6624e230572ec3388"> 1836</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    } B;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;} <a class="code" href="union__hw__cau__str__ca6.html">hw_cau_str_ca6_t</a>;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA6_ADDR(x)   ((x) + 0x8A0U)</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA6(x)        (*(__I hw_cau_str_ca6_t *) HW_CAU_STR_CA6_ADDR(x))</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA6_RD(x)     (HW_CAU_STR_CA6(x).U)</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA6 bitfields</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA6_CA6   (0U)          </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA6_CA6   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA6_CA6   (32U)         </span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA6_CA6(x) (HW_CAU_STR_CA6(x).U)</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"> * HW_CAU_STR_CA7 - General Purpose Register 7 - Store Register command</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca7.html"> 1875</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca7.html">_hw_cau_str_ca7</a></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;{</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    uint32_t U;</div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca7_1_1__hw__cau__str__ca7__bitfields.html"> 1878</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca7_1_1__hw__cau__str__ca7__bitfields.html">_hw_cau_str_ca7_bitfields</a></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    {</div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca7_1_1__hw__cau__str__ca7__bitfields.html#a9314cf28c14b49009a4653978e03c058"> 1880</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    } B;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;} <a class="code" href="union__hw__cau__str__ca7.html">hw_cau_str_ca7_t</a>;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA7_ADDR(x)   ((x) + 0x8A4U)</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA7(x)        (*(__I hw_cau_str_ca7_t *) HW_CAU_STR_CA7_ADDR(x))</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA7_RD(x)     (HW_CAU_STR_CA7(x).U)</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA7 bitfields</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA7_CA7   (0U)          </span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA7_CA7   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA7_CA7   (32U)         </span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA7_CA7(x) (HW_CAU_STR_CA7(x).U)</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment"> * HW_CAU_STR_CA8 - General Purpose Register 8 - Store Register command</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="union__hw__cau__str__ca8.html"> 1919</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__str__ca8.html">_hw_cau_str_ca8</a></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;{</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    uint32_t U;</div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca8_1_1__hw__cau__str__ca8__bitfields.html"> 1922</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__str__ca8_1_1__hw__cau__str__ca8__bitfields.html">_hw_cau_str_ca8_bitfields</a></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    {</div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="struct__hw__cau__str__ca8_1_1__hw__cau__str__ca8__bitfields.html#a21423bf05d8fada3d66b5580942de76a"> 1924</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    } B;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;} <a class="code" href="union__hw__cau__str__ca8.html">hw_cau_str_ca8_t</a>;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA8_ADDR(x)   ((x) + 0x8A8U)</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA8(x)        (*(__I hw_cau_str_ca8_t *) HW_CAU_STR_CA8_ADDR(x))</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define HW_CAU_STR_CA8_RD(x)     (HW_CAU_STR_CA8(x).U)</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CA8 bitfields</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define BP_CAU_STR_CA8_CA8   (0U)          </span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define BM_CAU_STR_CA8_CA8   (0xFFFFFFFFU) </span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define BS_CAU_STR_CA8_CA8   (32U)         </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define BR_CAU_STR_CA8_CA8(x) (HW_CAU_STR_CA8(x).U)</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"> * HW_CAU_ADR_CASR - Status register  - Add Register command</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__casr.html"> 1963</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__casr.html">_hw_cau_adr_casr</a></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;{</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    uint32_t U;</div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html"> 1966</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html">_hw_cau_adr_casr_bitfields</a></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    {</div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html#a8332eeb32944fc514118fad663e15dc0"> 1968</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html#adb415573cb62fcebfcbae859dddbfbc7"> 1969</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html#a60cbe587a41e81559dbd2b4a1d0eb969"> 1970</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html#add6a5d2579b4ab1d9ba3ce331142d638"> 1971</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    } B;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;} <a class="code" href="union__hw__cau__adr__casr.html">hw_cau_adr_casr_t</a>;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CASR_ADDR(x)  ((x) + 0x8C0U)</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CASR(x)       (*(__O hw_cau_adr_casr_t *) HW_CAU_ADR_CASR_ADDR(x))</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CASR_WR(x, v) (HW_CAU_ADR_CASR(x).U = (v))</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CASR bitfields</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CASR_IC   (0U)          </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CASR_IC   (0x00000001U) </span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CASR_IC   (1U)          </span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CASR_IC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CASR_IC) &amp; BM_CAU_ADR_CASR_IC)</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CASR_DPE  (0x00000002U) </span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CASR_DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CASR_DPE) &amp; BM_CAU_ADR_CASR_DPE)</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CASR_VER  (28U)         </span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CASR_VER  (0xF0000000U) </span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CASR_VER  (4U)          </span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CASR_VER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CASR_VER) &amp; BM_CAU_ADR_CASR_VER)</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment"> * HW_CAU_ADR_CAA - Accumulator register - Add to register command</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__caa.html"> 2047</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__caa.html">_hw_cau_adr_caa</a></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;{</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    uint32_t U;</div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__caa_1_1__hw__cau__adr__caa__bitfields.html"> 2050</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__caa_1_1__hw__cau__adr__caa__bitfields.html">_hw_cau_adr_caa_bitfields</a></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    {</div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__caa_1_1__hw__cau__adr__caa__bitfields.html#ad5e67f03aef2965ab3c8c6d02ae842cf"> 2052</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    } B;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;} <a class="code" href="union__hw__cau__adr__caa.html">hw_cau_adr_caa_t</a>;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CAA_ADDR(x)   ((x) + 0x8C4U)</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CAA(x)        (*(__O hw_cau_adr_caa_t *) HW_CAU_ADR_CAA_ADDR(x))</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CAA_WR(x, v)  (HW_CAU_ADR_CAA(x).U = (v))</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CAA bitfields</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CAA_ACC   (0U)          </span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CAA_ACC   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CAA_ACC   (32U)         </span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CAA_ACC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CAA_ACC) &amp; BM_CAU_ADR_CAA_ACC)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment"> * HW_CAU_ADR_CA0 - General Purpose Register 0 - Add to register command</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca0.html"> 2091</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca0.html">_hw_cau_adr_ca0</a></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;{</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    uint32_t U;</div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca0_1_1__hw__cau__adr__ca0__bitfields.html"> 2094</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca0_1_1__hw__cau__adr__ca0__bitfields.html">_hw_cau_adr_ca0_bitfields</a></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    {</div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca0_1_1__hw__cau__adr__ca0__bitfields.html#ab11d157f4449f6c72e4f25eed4b81e9e"> 2096</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    } B;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;} <a class="code" href="union__hw__cau__adr__ca0.html">hw_cau_adr_ca0_t</a>;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA0_ADDR(x)   ((x) + 0x8C8U)</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA0(x)        (*(__O hw_cau_adr_ca0_t *) HW_CAU_ADR_CA0_ADDR(x))</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA0_WR(x, v)  (HW_CAU_ADR_CA0(x).U = (v))</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA0 bitfields</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA0_CA0   (0U)          </span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA0_CA0   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA0_CA0   (32U)         </span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA0_CA0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA0_CA0) &amp; BM_CAU_ADR_CA0_CA0)</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment"> * HW_CAU_ADR_CA1 - General Purpose Register 1 - Add to register command</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca1.html"> 2135</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca1.html">_hw_cau_adr_ca1</a></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;{</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    uint32_t U;</div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca1_1_1__hw__cau__adr__ca1__bitfields.html"> 2138</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca1_1_1__hw__cau__adr__ca1__bitfields.html">_hw_cau_adr_ca1_bitfields</a></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    {</div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca1_1_1__hw__cau__adr__ca1__bitfields.html#a2f9e9534e5330f5b5f8b55b5228fde8c"> 2140</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    } B;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;} <a class="code" href="union__hw__cau__adr__ca1.html">hw_cau_adr_ca1_t</a>;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA1_ADDR(x)   ((x) + 0x8CCU)</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA1(x)        (*(__O hw_cau_adr_ca1_t *) HW_CAU_ADR_CA1_ADDR(x))</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA1_WR(x, v)  (HW_CAU_ADR_CA1(x).U = (v))</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA1 bitfields</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA1_CA1   (0U)          </span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA1_CA1   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA1_CA1   (32U)         </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA1_CA1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA1_CA1) &amp; BM_CAU_ADR_CA1_CA1)</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment"> * HW_CAU_ADR_CA2 - General Purpose Register 2 - Add to register command</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca2.html"> 2179</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca2.html">_hw_cau_adr_ca2</a></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;{</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    uint32_t U;</div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca2_1_1__hw__cau__adr__ca2__bitfields.html"> 2182</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca2_1_1__hw__cau__adr__ca2__bitfields.html">_hw_cau_adr_ca2_bitfields</a></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    {</div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca2_1_1__hw__cau__adr__ca2__bitfields.html#aa25e39b5d450c11e516fca11a63b3c43"> 2184</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    } B;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;} <a class="code" href="union__hw__cau__adr__ca2.html">hw_cau_adr_ca2_t</a>;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA2_ADDR(x)   ((x) + 0x8D0U)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA2(x)        (*(__O hw_cau_adr_ca2_t *) HW_CAU_ADR_CA2_ADDR(x))</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA2_WR(x, v)  (HW_CAU_ADR_CA2(x).U = (v))</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA2 bitfields</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA2_CA2   (0U)          </span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA2_CA2   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA2_CA2   (32U)         </span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA2_CA2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA2_CA2) &amp; BM_CAU_ADR_CA2_CA2)</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"> * HW_CAU_ADR_CA3 - General Purpose Register 3 - Add to register command</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca3.html"> 2223</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca3.html">_hw_cau_adr_ca3</a></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;{</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    uint32_t U;</div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca3_1_1__hw__cau__adr__ca3__bitfields.html"> 2226</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca3_1_1__hw__cau__adr__ca3__bitfields.html">_hw_cau_adr_ca3_bitfields</a></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    {</div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca3_1_1__hw__cau__adr__ca3__bitfields.html#a08cf760c0aa894024d4b63d960b847b4"> 2228</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    } B;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;} <a class="code" href="union__hw__cau__adr__ca3.html">hw_cau_adr_ca3_t</a>;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA3_ADDR(x)   ((x) + 0x8D4U)</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA3(x)        (*(__O hw_cau_adr_ca3_t *) HW_CAU_ADR_CA3_ADDR(x))</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA3_WR(x, v)  (HW_CAU_ADR_CA3(x).U = (v))</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA3 bitfields</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA3_CA3   (0U)          </span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA3_CA3   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA3_CA3   (32U)         </span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA3_CA3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA3_CA3) &amp; BM_CAU_ADR_CA3_CA3)</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment"> * HW_CAU_ADR_CA4 - General Purpose Register 4 - Add to register command</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;</div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca4.html"> 2267</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca4.html">_hw_cau_adr_ca4</a></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;{</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    uint32_t U;</div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca4_1_1__hw__cau__adr__ca4__bitfields.html"> 2270</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca4_1_1__hw__cau__adr__ca4__bitfields.html">_hw_cau_adr_ca4_bitfields</a></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    {</div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca4_1_1__hw__cau__adr__ca4__bitfields.html#a81698e8746a1413b2fab15856a7824d5"> 2272</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    } B;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;} <a class="code" href="union__hw__cau__adr__ca4.html">hw_cau_adr_ca4_t</a>;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA4_ADDR(x)   ((x) + 0x8D8U)</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA4(x)        (*(__O hw_cau_adr_ca4_t *) HW_CAU_ADR_CA4_ADDR(x))</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA4_WR(x, v)  (HW_CAU_ADR_CA4(x).U = (v))</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA4 bitfields</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA4_CA4   (0U)          </span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA4_CA4   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA4_CA4   (32U)         </span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA4_CA4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA4_CA4) &amp; BM_CAU_ADR_CA4_CA4)</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment"> * HW_CAU_ADR_CA5 - General Purpose Register 5 - Add to register command</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca5.html"> 2311</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca5.html">_hw_cau_adr_ca5</a></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;{</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;    uint32_t U;</div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca5_1_1__hw__cau__adr__ca5__bitfields.html"> 2314</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca5_1_1__hw__cau__adr__ca5__bitfields.html">_hw_cau_adr_ca5_bitfields</a></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    {</div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca5_1_1__hw__cau__adr__ca5__bitfields.html#a34c85f536703ff7108a58c1893bc9d58"> 2316</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    } B;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;} <a class="code" href="union__hw__cau__adr__ca5.html">hw_cau_adr_ca5_t</a>;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA5_ADDR(x)   ((x) + 0x8DCU)</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA5(x)        (*(__O hw_cau_adr_ca5_t *) HW_CAU_ADR_CA5_ADDR(x))</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA5_WR(x, v)  (HW_CAU_ADR_CA5(x).U = (v))</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA5 bitfields</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA5_CA5   (0U)          </span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA5_CA5   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA5_CA5   (32U)         </span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA5_CA5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA5_CA5) &amp; BM_CAU_ADR_CA5_CA5)</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"> * HW_CAU_ADR_CA6 - General Purpose Register 6 - Add to register command</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca6.html"> 2355</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca6.html">_hw_cau_adr_ca6</a></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;{</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    uint32_t U;</div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca6_1_1__hw__cau__adr__ca6__bitfields.html"> 2358</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca6_1_1__hw__cau__adr__ca6__bitfields.html">_hw_cau_adr_ca6_bitfields</a></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    {</div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca6_1_1__hw__cau__adr__ca6__bitfields.html#a4440eb2543b724621c8a0d3dcb0486c8"> 2360</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    } B;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;} <a class="code" href="union__hw__cau__adr__ca6.html">hw_cau_adr_ca6_t</a>;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA6_ADDR(x)   ((x) + 0x8E0U)</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA6(x)        (*(__O hw_cau_adr_ca6_t *) HW_CAU_ADR_CA6_ADDR(x))</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA6_WR(x, v)  (HW_CAU_ADR_CA6(x).U = (v))</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA6 bitfields</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA6_CA6   (0U)          </span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA6_CA6   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA6_CA6   (32U)         </span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA6_CA6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA6_CA6) &amp; BM_CAU_ADR_CA6_CA6)</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment"> * HW_CAU_ADR_CA7 - General Purpose Register 7 - Add to register command</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca7.html"> 2399</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca7.html">_hw_cau_adr_ca7</a></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;{</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;    uint32_t U;</div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca7_1_1__hw__cau__adr__ca7__bitfields.html"> 2402</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca7_1_1__hw__cau__adr__ca7__bitfields.html">_hw_cau_adr_ca7_bitfields</a></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    {</div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca7_1_1__hw__cau__adr__ca7__bitfields.html#a19b2b3afaafb951af5d09a3d51599964"> 2404</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    } B;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;} <a class="code" href="union__hw__cau__adr__ca7.html">hw_cau_adr_ca7_t</a>;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA7_ADDR(x)   ((x) + 0x8E4U)</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA7(x)        (*(__O hw_cau_adr_ca7_t *) HW_CAU_ADR_CA7_ADDR(x))</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA7_WR(x, v)  (HW_CAU_ADR_CA7(x).U = (v))</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA7 bitfields</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA7_CA7   (0U)          </span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA7_CA7   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA7_CA7   (32U)         </span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA7_CA7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA7_CA7) &amp; BM_CAU_ADR_CA7_CA7)</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment"> * HW_CAU_ADR_CA8 - General Purpose Register 8 - Add to register command</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="union__hw__cau__adr__ca8.html"> 2443</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__adr__ca8.html">_hw_cau_adr_ca8</a></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;{</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    uint32_t U;</div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca8_1_1__hw__cau__adr__ca8__bitfields.html"> 2446</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__adr__ca8_1_1__hw__cau__adr__ca8__bitfields.html">_hw_cau_adr_ca8_bitfields</a></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;    {</div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="struct__hw__cau__adr__ca8_1_1__hw__cau__adr__ca8__bitfields.html#ae0c07b830d55d9fbe2a0b60be2fdce43"> 2448</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    } B;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;} <a class="code" href="union__hw__cau__adr__ca8.html">hw_cau_adr_ca8_t</a>;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA8_ADDR(x)   ((x) + 0x8E8U)</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA8(x)        (*(__O hw_cau_adr_ca8_t *) HW_CAU_ADR_CA8_ADDR(x))</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define HW_CAU_ADR_CA8_WR(x, v)  (HW_CAU_ADR_CA8(x).U = (v))</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CA8 bitfields</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define BP_CAU_ADR_CA8_CA8   (0U)          </span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define BM_CAU_ADR_CA8_CA8   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define BS_CAU_ADR_CA8_CA8   (32U)         </span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define BF_CAU_ADR_CA8_CA8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ADR_CA8_CA8) &amp; BM_CAU_ADR_CA8_CA8)</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment"> * HW_CAU_RADR_CASR - Status register  - Reverse and Add to Register command</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__casr.html"> 2487</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__casr.html">_hw_cau_radr_casr</a></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;{</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    uint32_t U;</div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html"> 2490</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html">_hw_cau_radr_casr_bitfields</a></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    {</div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html#a7b2605beba44ccef1a82489877e1f898"> 2492</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html#ac52bf7c777180ffce6d03da187d9cac0"> 2493</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html#ab714032dc1a3428c549efe22c4b31f47"> 2494</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html#aafbc75da23703c234a0c45e45f389de9"> 2495</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    } B;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;} <a class="code" href="union__hw__cau__radr__casr.html">hw_cau_radr_casr_t</a>;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CASR_ADDR(x) ((x) + 0x900U)</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CASR(x)      (*(__O hw_cau_radr_casr_t *) HW_CAU_RADR_CASR_ADDR(x))</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CASR_WR(x, v) (HW_CAU_RADR_CASR(x).U = (v))</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CASR bitfields</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CASR_IC  (0U)          </span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CASR_IC  (0x00000001U) </span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CASR_IC  (1U)          </span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CASR_IC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CASR_IC) &amp; BM_CAU_RADR_CASR_IC)</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CASR_DPE (1U)          </span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CASR_DPE (0x00000002U) </span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CASR_DPE (1U)          </span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CASR_DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CASR_DPE) &amp; BM_CAU_RADR_CASR_DPE)</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CASR_VER (28U)         </span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CASR_VER (0xF0000000U) </span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CASR_VER (4U)          </span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CASR_VER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CASR_VER) &amp; BM_CAU_RADR_CASR_VER)</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"> * HW_CAU_RADR_CAA - Accumulator register - Reverse and Add to Register command</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__caa.html"> 2571</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__caa.html">_hw_cau_radr_caa</a></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;{</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    uint32_t U;</div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__caa_1_1__hw__cau__radr__caa__bitfields.html"> 2574</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__caa_1_1__hw__cau__radr__caa__bitfields.html">_hw_cau_radr_caa_bitfields</a></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    {</div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__caa_1_1__hw__cau__radr__caa__bitfields.html#a743a3188d82ccc8cf251d27b5c914799"> 2576</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;    } B;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;} <a class="code" href="union__hw__cau__radr__caa.html">hw_cau_radr_caa_t</a>;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CAA_ADDR(x)  ((x) + 0x904U)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CAA(x)       (*(__O hw_cau_radr_caa_t *) HW_CAU_RADR_CAA_ADDR(x))</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CAA_WR(x, v) (HW_CAU_RADR_CAA(x).U = (v))</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CAA bitfields</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CAA_ACC  (0U)          </span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CAA_ACC  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CAA_ACC  (32U)         </span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CAA_ACC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CAA_ACC) &amp; BM_CAU_RADR_CAA_ACC)</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment"> * HW_CAU_RADR_CA0 - General Purpose Register 0 - Reverse and Add to Register command</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca0.html"> 2615</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca0.html">_hw_cau_radr_ca0</a></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;{</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    uint32_t U;</div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields.html"> 2618</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields.html">_hw_cau_radr_ca0_bitfields</a></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;    {</div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields.html#ae49d6ff57041b6e673cb5fa9b85a1fb8"> 2620</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    } B;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;} <a class="code" href="union__hw__cau__radr__ca0.html">hw_cau_radr_ca0_t</a>;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA0_ADDR(x)  ((x) + 0x908U)</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA0(x)       (*(__O hw_cau_radr_ca0_t *) HW_CAU_RADR_CA0_ADDR(x))</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA0_WR(x, v) (HW_CAU_RADR_CA0(x).U = (v))</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA0 bitfields</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA0_CA0  (0U)          </span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA0_CA0  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA0_CA0  (32U)         </span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA0_CA0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA0_CA0) &amp; BM_CAU_RADR_CA0_CA0)</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment"> * HW_CAU_RADR_CA1 - General Purpose Register 1 - Reverse and Add to Register command</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca1.html"> 2659</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca1.html">_hw_cau_radr_ca1</a></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;{</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    uint32_t U;</div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca1_1_1__hw__cau__radr__ca1__bitfields.html"> 2662</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca1_1_1__hw__cau__radr__ca1__bitfields.html">_hw_cau_radr_ca1_bitfields</a></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    {</div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca1_1_1__hw__cau__radr__ca1__bitfields.html#a34e0f5524269be786e521d9dc7296c09"> 2664</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    } B;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;} <a class="code" href="union__hw__cau__radr__ca1.html">hw_cau_radr_ca1_t</a>;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA1_ADDR(x)  ((x) + 0x90CU)</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA1(x)       (*(__O hw_cau_radr_ca1_t *) HW_CAU_RADR_CA1_ADDR(x))</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA1_WR(x, v) (HW_CAU_RADR_CA1(x).U = (v))</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA1 bitfields</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA1_CA1  (0U)          </span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA1_CA1  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA1_CA1  (32U)         </span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA1_CA1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA1_CA1) &amp; BM_CAU_RADR_CA1_CA1)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"> * HW_CAU_RADR_CA2 - General Purpose Register 2 - Reverse and Add to Register command</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca2.html"> 2703</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca2.html">_hw_cau_radr_ca2</a></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;{</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    uint32_t U;</div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca2_1_1__hw__cau__radr__ca2__bitfields.html"> 2706</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca2_1_1__hw__cau__radr__ca2__bitfields.html">_hw_cau_radr_ca2_bitfields</a></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    {</div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca2_1_1__hw__cau__radr__ca2__bitfields.html#a69694a3e5540507aba1a0eafe5e626ab"> 2708</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    } B;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;} <a class="code" href="union__hw__cau__radr__ca2.html">hw_cau_radr_ca2_t</a>;</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA2_ADDR(x)  ((x) + 0x910U)</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA2(x)       (*(__O hw_cau_radr_ca2_t *) HW_CAU_RADR_CA2_ADDR(x))</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA2_WR(x, v) (HW_CAU_RADR_CA2(x).U = (v))</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA2 bitfields</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA2_CA2  (0U)          </span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA2_CA2  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA2_CA2  (32U)         </span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA2_CA2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA2_CA2) &amp; BM_CAU_RADR_CA2_CA2)</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment"> * HW_CAU_RADR_CA3 - General Purpose Register 3 - Reverse and Add to Register command</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca3.html"> 2747</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca3.html">_hw_cau_radr_ca3</a></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;{</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    uint32_t U;</div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca3_1_1__hw__cau__radr__ca3__bitfields.html"> 2750</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca3_1_1__hw__cau__radr__ca3__bitfields.html">_hw_cau_radr_ca3_bitfields</a></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    {</div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca3_1_1__hw__cau__radr__ca3__bitfields.html#a43684abf986b73e389b0cd9bad8e2543"> 2752</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    } B;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;} <a class="code" href="union__hw__cau__radr__ca3.html">hw_cau_radr_ca3_t</a>;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA3_ADDR(x)  ((x) + 0x914U)</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA3(x)       (*(__O hw_cau_radr_ca3_t *) HW_CAU_RADR_CA3_ADDR(x))</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA3_WR(x, v) (HW_CAU_RADR_CA3(x).U = (v))</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA3 bitfields</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA3_CA3  (0U)          </span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA3_CA3  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA3_CA3  (32U)         </span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA3_CA3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA3_CA3) &amp; BM_CAU_RADR_CA3_CA3)</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment"> * HW_CAU_RADR_CA4 - General Purpose Register 4 - Reverse and Add to Register command</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca4.html"> 2791</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca4.html">_hw_cau_radr_ca4</a></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;{</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    uint32_t U;</div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca4_1_1__hw__cau__radr__ca4__bitfields.html"> 2794</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca4_1_1__hw__cau__radr__ca4__bitfields.html">_hw_cau_radr_ca4_bitfields</a></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    {</div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca4_1_1__hw__cau__radr__ca4__bitfields.html#a3ec443e70f4f5c5dade62ca75d618c0d"> 2796</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    } B;</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;} <a class="code" href="union__hw__cau__radr__ca4.html">hw_cau_radr_ca4_t</a>;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA4_ADDR(x)  ((x) + 0x918U)</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA4(x)       (*(__O hw_cau_radr_ca4_t *) HW_CAU_RADR_CA4_ADDR(x))</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA4_WR(x, v) (HW_CAU_RADR_CA4(x).U = (v))</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA4 bitfields</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA4_CA4  (0U)          </span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA4_CA4  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA4_CA4  (32U)         </span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA4_CA4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA4_CA4) &amp; BM_CAU_RADR_CA4_CA4)</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment"> * HW_CAU_RADR_CA5 - General Purpose Register 5 - Reverse and Add to Register command</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;</div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca5.html"> 2835</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca5.html">_hw_cau_radr_ca5</a></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;{</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;    uint32_t U;</div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca5_1_1__hw__cau__radr__ca5__bitfields.html"> 2838</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca5_1_1__hw__cau__radr__ca5__bitfields.html">_hw_cau_radr_ca5_bitfields</a></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;    {</div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca5_1_1__hw__cau__radr__ca5__bitfields.html#a28c831c2a15e646c1e60bc669dbf56f9"> 2840</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    } B;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;} <a class="code" href="union__hw__cau__radr__ca5.html">hw_cau_radr_ca5_t</a>;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA5_ADDR(x)  ((x) + 0x91CU)</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA5(x)       (*(__O hw_cau_radr_ca5_t *) HW_CAU_RADR_CA5_ADDR(x))</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA5_WR(x, v) (HW_CAU_RADR_CA5(x).U = (v))</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA5 bitfields</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA5_CA5  (0U)          </span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA5_CA5  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA5_CA5  (32U)         </span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA5_CA5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA5_CA5) &amp; BM_CAU_RADR_CA5_CA5)</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment"> * HW_CAU_RADR_CA6 - General Purpose Register 6 - Reverse and Add to Register command</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;</div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca6.html"> 2879</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca6.html">_hw_cau_radr_ca6</a></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;{</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;    uint32_t U;</div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca6_1_1__hw__cau__radr__ca6__bitfields.html"> 2882</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca6_1_1__hw__cau__radr__ca6__bitfields.html">_hw_cau_radr_ca6_bitfields</a></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    {</div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca6_1_1__hw__cau__radr__ca6__bitfields.html#a6b3fb8468bd05735c1ff089c172f1832"> 2884</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    } B;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;} <a class="code" href="union__hw__cau__radr__ca6.html">hw_cau_radr_ca6_t</a>;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA6_ADDR(x)  ((x) + 0x920U)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA6(x)       (*(__O hw_cau_radr_ca6_t *) HW_CAU_RADR_CA6_ADDR(x))</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA6_WR(x, v) (HW_CAU_RADR_CA6(x).U = (v))</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA6 bitfields</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA6_CA6  (0U)          </span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA6_CA6  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA6_CA6  (32U)         </span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA6_CA6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA6_CA6) &amp; BM_CAU_RADR_CA6_CA6)</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment"> * HW_CAU_RADR_CA7 - General Purpose Register 7 - Reverse and Add to Register command</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca7.html"> 2923</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca7.html">_hw_cau_radr_ca7</a></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;{</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    uint32_t U;</div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca7_1_1__hw__cau__radr__ca7__bitfields.html"> 2926</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca7_1_1__hw__cau__radr__ca7__bitfields.html">_hw_cau_radr_ca7_bitfields</a></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    {</div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca7_1_1__hw__cau__radr__ca7__bitfields.html#ab9f3c4b824d923ff643f7de32394064c"> 2928</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    } B;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;} <a class="code" href="union__hw__cau__radr__ca7.html">hw_cau_radr_ca7_t</a>;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA7_ADDR(x)  ((x) + 0x924U)</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA7(x)       (*(__O hw_cau_radr_ca7_t *) HW_CAU_RADR_CA7_ADDR(x))</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA7_WR(x, v) (HW_CAU_RADR_CA7(x).U = (v))</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA7 bitfields</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA7_CA7  (0U)          </span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA7_CA7  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA7_CA7  (32U)         </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA7_CA7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA7_CA7) &amp; BM_CAU_RADR_CA7_CA7)</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment"> * HW_CAU_RADR_CA8 - General Purpose Register 8 - Reverse and Add to Register command</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="union__hw__cau__radr__ca8.html"> 2967</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__radr__ca8.html">_hw_cau_radr_ca8</a></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;{</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    uint32_t U;</div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca8_1_1__hw__cau__radr__ca8__bitfields.html"> 2970</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__radr__ca8_1_1__hw__cau__radr__ca8__bitfields.html">_hw_cau_radr_ca8_bitfields</a></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;    {</div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="struct__hw__cau__radr__ca8_1_1__hw__cau__radr__ca8__bitfields.html#aefe279252be1d7add3f622f0eac944b5"> 2972</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    } B;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;} <a class="code" href="union__hw__cau__radr__ca8.html">hw_cau_radr_ca8_t</a>;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA8_ADDR(x)  ((x) + 0x928U)</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA8(x)       (*(__O hw_cau_radr_ca8_t *) HW_CAU_RADR_CA8_ADDR(x))</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define HW_CAU_RADR_CA8_WR(x, v) (HW_CAU_RADR_CA8(x).U = (v))</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CA8 bitfields</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define BP_CAU_RADR_CA8_CA8  (0U)          </span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define BM_CAU_RADR_CA8_CA8  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define BS_CAU_RADR_CA8_CA8  (32U)         </span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define BF_CAU_RADR_CA8_CA8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_RADR_CA8_CA8) &amp; BM_CAU_RADR_CA8_CA8)</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment"> * HW_CAU_XOR_CASR - Status register  - Exclusive Or command</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__casr.html"> 3011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__casr.html">_hw_cau_xor_casr</a></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;{</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;    uint32_t U;</div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html"> 3014</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html">_hw_cau_xor_casr_bitfields</a></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;    {</div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html#a72892ab9fab4ed61cd79bfe7de31dbc8"> 3016</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html#a1bae4b150f57df512ffe388435169bdc"> 3017</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html#ad5e76b66f511a8bce71c5151aa484f57"> 3018</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html#a6086132fec6a812ecb65a4b0fd39f689"> 3019</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    } B;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;} <a class="code" href="union__hw__cau__xor__casr.html">hw_cau_xor_casr_t</a>;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CASR_ADDR(x)  ((x) + 0x980U)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CASR(x)       (*(__O hw_cau_xor_casr_t *) HW_CAU_XOR_CASR_ADDR(x))</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CASR_WR(x, v) (HW_CAU_XOR_CASR(x).U = (v))</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CASR bitfields</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CASR_IC   (0U)          </span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CASR_IC   (0x00000001U) </span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CASR_IC   (1U)          </span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CASR_IC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CASR_IC) &amp; BM_CAU_XOR_CASR_IC)</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CASR_DPE  (0x00000002U) </span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CASR_DPE  (1U)          </span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CASR_DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CASR_DPE) &amp; BM_CAU_XOR_CASR_DPE)</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CASR_VER  (28U)         </span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CASR_VER  (0xF0000000U) </span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CASR_VER  (4U)          </span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CASR_VER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CASR_VER) &amp; BM_CAU_XOR_CASR_VER)</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment"> * HW_CAU_XOR_CAA - Accumulator register - Exclusive Or command</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__caa.html"> 3095</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__caa.html">_hw_cau_xor_caa</a></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;{</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;    uint32_t U;</div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__caa_1_1__hw__cau__xor__caa__bitfields.html"> 3098</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__caa_1_1__hw__cau__xor__caa__bitfields.html">_hw_cau_xor_caa_bitfields</a></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    {</div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__caa_1_1__hw__cau__xor__caa__bitfields.html#a9e8ee02479a1282e0611de95828af1fc"> 3100</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;    } B;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;} <a class="code" href="union__hw__cau__xor__caa.html">hw_cau_xor_caa_t</a>;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CAA_ADDR(x)   ((x) + 0x984U)</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CAA(x)        (*(__O hw_cau_xor_caa_t *) HW_CAU_XOR_CAA_ADDR(x))</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CAA_WR(x, v)  (HW_CAU_XOR_CAA(x).U = (v))</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CAA bitfields</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CAA_ACC   (0U)          </span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CAA_ACC   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CAA_ACC   (32U)         </span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CAA_ACC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CAA_ACC) &amp; BM_CAU_XOR_CAA_ACC)</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment"> * HW_CAU_XOR_CA0 - General Purpose Register 0 - Exclusive Or command</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca0.html"> 3139</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca0.html">_hw_cau_xor_ca0</a></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;{</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;    uint32_t U;</div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca0_1_1__hw__cau__xor__ca0__bitfields.html"> 3142</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca0_1_1__hw__cau__xor__ca0__bitfields.html">_hw_cau_xor_ca0_bitfields</a></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;    {</div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca0_1_1__hw__cau__xor__ca0__bitfields.html#abefa3cbc92450f09f03210e1e995832a"> 3144</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    } B;</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;} <a class="code" href="union__hw__cau__xor__ca0.html">hw_cau_xor_ca0_t</a>;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA0_ADDR(x)   ((x) + 0x988U)</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA0(x)        (*(__O hw_cau_xor_ca0_t *) HW_CAU_XOR_CA0_ADDR(x))</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA0_WR(x, v)  (HW_CAU_XOR_CA0(x).U = (v))</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA0 bitfields</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA0_CA0   (0U)          </span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA0_CA0   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA0_CA0   (32U)         </span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA0_CA0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA0_CA0) &amp; BM_CAU_XOR_CA0_CA0)</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment"> * HW_CAU_XOR_CA1 - General Purpose Register 1 - Exclusive Or command</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca1.html"> 3183</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca1.html">_hw_cau_xor_ca1</a></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;{</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;    uint32_t U;</div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca1_1_1__hw__cau__xor__ca1__bitfields.html"> 3186</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca1_1_1__hw__cau__xor__ca1__bitfields.html">_hw_cau_xor_ca1_bitfields</a></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;    {</div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca1_1_1__hw__cau__xor__ca1__bitfields.html#a5f089d1ed76788029a6f5142d952dfab"> 3188</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;    } B;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;} <a class="code" href="union__hw__cau__xor__ca1.html">hw_cau_xor_ca1_t</a>;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA1_ADDR(x)   ((x) + 0x98CU)</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA1(x)        (*(__O hw_cau_xor_ca1_t *) HW_CAU_XOR_CA1_ADDR(x))</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA1_WR(x, v)  (HW_CAU_XOR_CA1(x).U = (v))</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA1 bitfields</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA1_CA1   (0U)          </span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA1_CA1   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA1_CA1   (32U)         </span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA1_CA1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA1_CA1) &amp; BM_CAU_XOR_CA1_CA1)</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment"> * HW_CAU_XOR_CA2 - General Purpose Register 2 - Exclusive Or command</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca2.html"> 3227</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca2.html">_hw_cau_xor_ca2</a></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;{</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;    uint32_t U;</div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca2_1_1__hw__cau__xor__ca2__bitfields.html"> 3230</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca2_1_1__hw__cau__xor__ca2__bitfields.html">_hw_cau_xor_ca2_bitfields</a></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;    {</div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca2_1_1__hw__cau__xor__ca2__bitfields.html#a1ed9c49201ccc6670acad05d1c5ff398"> 3232</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    } B;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;} <a class="code" href="union__hw__cau__xor__ca2.html">hw_cau_xor_ca2_t</a>;</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA2_ADDR(x)   ((x) + 0x990U)</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA2(x)        (*(__O hw_cau_xor_ca2_t *) HW_CAU_XOR_CA2_ADDR(x))</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA2_WR(x, v)  (HW_CAU_XOR_CA2(x).U = (v))</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA2 bitfields</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA2_CA2   (0U)          </span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA2_CA2   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA2_CA2   (32U)         </span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA2_CA2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA2_CA2) &amp; BM_CAU_XOR_CA2_CA2)</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment"> * HW_CAU_XOR_CA3 - General Purpose Register 3 - Exclusive Or command</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca3.html"> 3271</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca3.html">_hw_cau_xor_ca3</a></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;{</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    uint32_t U;</div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca3_1_1__hw__cau__xor__ca3__bitfields.html"> 3274</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca3_1_1__hw__cau__xor__ca3__bitfields.html">_hw_cau_xor_ca3_bitfields</a></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;    {</div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca3_1_1__hw__cau__xor__ca3__bitfields.html#aa83926ea5a74f9947dd26e7093633a7f"> 3276</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;    } B;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;} <a class="code" href="union__hw__cau__xor__ca3.html">hw_cau_xor_ca3_t</a>;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA3_ADDR(x)   ((x) + 0x994U)</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA3(x)        (*(__O hw_cau_xor_ca3_t *) HW_CAU_XOR_CA3_ADDR(x))</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA3_WR(x, v)  (HW_CAU_XOR_CA3(x).U = (v))</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA3 bitfields</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA3_CA3   (0U)          </span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA3_CA3   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA3_CA3   (32U)         </span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA3_CA3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA3_CA3) &amp; BM_CAU_XOR_CA3_CA3)</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment"> * HW_CAU_XOR_CA4 - General Purpose Register 4 - Exclusive Or command</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca4.html"> 3315</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca4.html">_hw_cau_xor_ca4</a></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;{</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;    uint32_t U;</div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca4_1_1__hw__cau__xor__ca4__bitfields.html"> 3318</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca4_1_1__hw__cau__xor__ca4__bitfields.html">_hw_cau_xor_ca4_bitfields</a></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;    {</div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca4_1_1__hw__cau__xor__ca4__bitfields.html#a0a2fe6a31be259d7551a225fda02364a"> 3320</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    } B;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;} <a class="code" href="union__hw__cau__xor__ca4.html">hw_cau_xor_ca4_t</a>;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA4_ADDR(x)   ((x) + 0x998U)</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA4(x)        (*(__O hw_cau_xor_ca4_t *) HW_CAU_XOR_CA4_ADDR(x))</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA4_WR(x, v)  (HW_CAU_XOR_CA4(x).U = (v))</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA4 bitfields</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA4_CA4   (0U)          </span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA4_CA4   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA4_CA4   (32U)         </span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA4_CA4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA4_CA4) &amp; BM_CAU_XOR_CA4_CA4)</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment"> * HW_CAU_XOR_CA5 - General Purpose Register 5 - Exclusive Or command</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca5.html"> 3359</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca5.html">_hw_cau_xor_ca5</a></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;{</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;    uint32_t U;</div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca5_1_1__hw__cau__xor__ca5__bitfields.html"> 3362</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca5_1_1__hw__cau__xor__ca5__bitfields.html">_hw_cau_xor_ca5_bitfields</a></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;    {</div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca5_1_1__hw__cau__xor__ca5__bitfields.html#a48944df183bde99652aed0258016cecd"> 3364</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;    } B;</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;} <a class="code" href="union__hw__cau__xor__ca5.html">hw_cau_xor_ca5_t</a>;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA5_ADDR(x)   ((x) + 0x99CU)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA5(x)        (*(__O hw_cau_xor_ca5_t *) HW_CAU_XOR_CA5_ADDR(x))</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA5_WR(x, v)  (HW_CAU_XOR_CA5(x).U = (v))</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA5 bitfields</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA5_CA5   (0U)          </span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA5_CA5   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA5_CA5   (32U)         </span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA5_CA5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA5_CA5) &amp; BM_CAU_XOR_CA5_CA5)</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment"> * HW_CAU_XOR_CA6 - General Purpose Register 6 - Exclusive Or command</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;</div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca6.html"> 3403</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca6.html">_hw_cau_xor_ca6</a></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;{</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    uint32_t U;</div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca6_1_1__hw__cau__xor__ca6__bitfields.html"> 3406</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca6_1_1__hw__cau__xor__ca6__bitfields.html">_hw_cau_xor_ca6_bitfields</a></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    {</div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca6_1_1__hw__cau__xor__ca6__bitfields.html#af2870369ead03f59ee22955fdd9e4f35"> 3408</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    } B;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;} <a class="code" href="union__hw__cau__xor__ca6.html">hw_cau_xor_ca6_t</a>;</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA6_ADDR(x)   ((x) + 0x9A0U)</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA6(x)        (*(__O hw_cau_xor_ca6_t *) HW_CAU_XOR_CA6_ADDR(x))</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA6_WR(x, v)  (HW_CAU_XOR_CA6(x).U = (v))</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA6 bitfields</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA6_CA6   (0U)          </span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA6_CA6   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA6_CA6   (32U)         </span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA6_CA6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA6_CA6) &amp; BM_CAU_XOR_CA6_CA6)</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment"> * HW_CAU_XOR_CA7 - General Purpose Register 7 - Exclusive Or command</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca7.html"> 3447</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca7.html">_hw_cau_xor_ca7</a></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;{</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;    uint32_t U;</div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca7_1_1__hw__cau__xor__ca7__bitfields.html"> 3450</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca7_1_1__hw__cau__xor__ca7__bitfields.html">_hw_cau_xor_ca7_bitfields</a></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;    {</div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca7_1_1__hw__cau__xor__ca7__bitfields.html#ad02f6900ff37a57b3f576f43dc369cc8"> 3452</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;    } B;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;} <a class="code" href="union__hw__cau__xor__ca7.html">hw_cau_xor_ca7_t</a>;</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA7_ADDR(x)   ((x) + 0x9A4U)</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA7(x)        (*(__O hw_cau_xor_ca7_t *) HW_CAU_XOR_CA7_ADDR(x))</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA7_WR(x, v)  (HW_CAU_XOR_CA7(x).U = (v))</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA7 bitfields</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA7_CA7   (0U)          </span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA7_CA7   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA7_CA7   (32U)         </span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA7_CA7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA7_CA7) &amp; BM_CAU_XOR_CA7_CA7)</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment"> * HW_CAU_XOR_CA8 - General Purpose Register 8 - Exclusive Or command</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;</div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="union__hw__cau__xor__ca8.html"> 3491</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__xor__ca8.html">_hw_cau_xor_ca8</a></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;{</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;    uint32_t U;</div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca8_1_1__hw__cau__xor__ca8__bitfields.html"> 3494</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__xor__ca8_1_1__hw__cau__xor__ca8__bitfields.html">_hw_cau_xor_ca8_bitfields</a></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;    {</div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="struct__hw__cau__xor__ca8_1_1__hw__cau__xor__ca8__bitfields.html#a5f07ec7bb8164828e73d05d3ca7f9edb"> 3496</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;    } B;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;} <a class="code" href="union__hw__cau__xor__ca8.html">hw_cau_xor_ca8_t</a>;</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA8_ADDR(x)   ((x) + 0x9A8U)</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA8(x)        (*(__O hw_cau_xor_ca8_t *) HW_CAU_XOR_CA8_ADDR(x))</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define HW_CAU_XOR_CA8_WR(x, v)  (HW_CAU_XOR_CA8(x).U = (v))</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CA8 bitfields</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define BP_CAU_XOR_CA8_CA8   (0U)          </span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define BM_CAU_XOR_CA8_CA8   (0xFFFFFFFFU) </span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define BS_CAU_XOR_CA8_CA8   (32U)         </span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define BF_CAU_XOR_CA8_CA8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_XOR_CA8_CA8) &amp; BM_CAU_XOR_CA8_CA8)</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment"> * HW_CAU_ROTL_CASR - Status register  - Rotate Left command</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;</div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__casr.html"> 3535</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__casr.html">_hw_cau_rotl_casr</a></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;{</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;    uint32_t U;</div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html"> 3538</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html">_hw_cau_rotl_casr_bitfields</a></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;    {</div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html#a523638e2ee735472333d5a7e7af53cd8"> 3540</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html#a12ad77766ab7b610344ba6d9fb6c3155"> 3541</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html#a36a0959e80923573e1e948787c3a0cd9"> 3542</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html#af0571a83ee156a6917b8d84ba4718944"> 3543</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    } B;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;} <a class="code" href="union__hw__cau__rotl__casr.html">hw_cau_rotl_casr_t</a>;</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CASR_ADDR(x) ((x) + 0x9C0U)</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CASR(x)      (*(__O hw_cau_rotl_casr_t *) HW_CAU_ROTL_CASR_ADDR(x))</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CASR_WR(x, v) (HW_CAU_ROTL_CASR(x).U = (v))</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CASR bitfields</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CASR_IC  (0U)          </span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CASR_IC  (0x00000001U) </span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CASR_IC  (1U)          </span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CASR_IC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CASR_IC) &amp; BM_CAU_ROTL_CASR_IC)</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CASR_DPE (1U)          </span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CASR_DPE (0x00000002U) </span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CASR_DPE (1U)          </span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CASR_DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CASR_DPE) &amp; BM_CAU_ROTL_CASR_DPE)</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CASR_VER (28U)         </span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CASR_VER (0xF0000000U) </span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CASR_VER (4U)          </span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CASR_VER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CASR_VER) &amp; BM_CAU_ROTL_CASR_VER)</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment"> * HW_CAU_ROTL_CAA - Accumulator register - Rotate Left command</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__caa.html"> 3619</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__caa.html">_hw_cau_rotl_caa</a></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;{</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;    uint32_t U;</div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__caa_1_1__hw__cau__rotl__caa__bitfields.html"> 3622</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__caa_1_1__hw__cau__rotl__caa__bitfields.html">_hw_cau_rotl_caa_bitfields</a></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;    {</div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__caa_1_1__hw__cau__rotl__caa__bitfields.html#a5fc52eaaff062448a06d1a40d3aa2506"> 3624</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    } B;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;} <a class="code" href="union__hw__cau__rotl__caa.html">hw_cau_rotl_caa_t</a>;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CAA_ADDR(x)  ((x) + 0x9C4U)</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CAA(x)       (*(__O hw_cau_rotl_caa_t *) HW_CAU_ROTL_CAA_ADDR(x))</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CAA_WR(x, v) (HW_CAU_ROTL_CAA(x).U = (v))</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CAA bitfields</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CAA_ACC  (0U)          </span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CAA_ACC  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CAA_ACC  (32U)         </span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CAA_ACC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CAA_ACC) &amp; BM_CAU_ROTL_CAA_ACC)</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA0 - General Purpose Register 0 - Rotate Left command</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;</div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca0.html"> 3663</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca0.html">_hw_cau_rotl_ca0</a></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;{</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;    uint32_t U;</div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca0_1_1__hw__cau__rotl__ca0__bitfields.html"> 3666</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca0_1_1__hw__cau__rotl__ca0__bitfields.html">_hw_cau_rotl_ca0_bitfields</a></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    {</div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca0_1_1__hw__cau__rotl__ca0__bitfields.html#a275519b74182f682349321936b3e15e3"> 3668</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;    } B;</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca0.html">hw_cau_rotl_ca0_t</a>;</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA0_ADDR(x)  ((x) + 0x9C8U)</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA0(x)       (*(__O hw_cau_rotl_ca0_t *) HW_CAU_ROTL_CA0_ADDR(x))</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA0_WR(x, v) (HW_CAU_ROTL_CA0(x).U = (v))</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA0 bitfields</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA0_CA0  (0U)          </span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA0_CA0  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA0_CA0  (32U)         </span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA0_CA0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA0_CA0) &amp; BM_CAU_ROTL_CA0_CA0)</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA1 - General Purpose Register 1 - Rotate Left command</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca1.html"> 3707</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca1.html">_hw_cau_rotl_ca1</a></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;{</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;    uint32_t U;</div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca1_1_1__hw__cau__rotl__ca1__bitfields.html"> 3710</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca1_1_1__hw__cau__rotl__ca1__bitfields.html">_hw_cau_rotl_ca1_bitfields</a></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;    {</div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca1_1_1__hw__cau__rotl__ca1__bitfields.html#aa27415de6b9166fca3a040c1e58ae24f"> 3712</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;    } B;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca1.html">hw_cau_rotl_ca1_t</a>;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA1_ADDR(x)  ((x) + 0x9CCU)</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA1(x)       (*(__O hw_cau_rotl_ca1_t *) HW_CAU_ROTL_CA1_ADDR(x))</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA1_WR(x, v) (HW_CAU_ROTL_CA1(x).U = (v))</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA1 bitfields</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA1_CA1  (0U)          </span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA1_CA1  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA1_CA1  (32U)         </span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA1_CA1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA1_CA1) &amp; BM_CAU_ROTL_CA1_CA1)</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA2 - General Purpose Register 2 - Rotate Left command</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;</div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca2.html"> 3751</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca2.html">_hw_cau_rotl_ca2</a></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;{</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;    uint32_t U;</div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca2_1_1__hw__cau__rotl__ca2__bitfields.html"> 3754</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca2_1_1__hw__cau__rotl__ca2__bitfields.html">_hw_cau_rotl_ca2_bitfields</a></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;    {</div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca2_1_1__hw__cau__rotl__ca2__bitfields.html#ab3596b11e36545b3857e1316e9c995f0"> 3756</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;    } B;</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca2.html">hw_cau_rotl_ca2_t</a>;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA2_ADDR(x)  ((x) + 0x9D0U)</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA2(x)       (*(__O hw_cau_rotl_ca2_t *) HW_CAU_ROTL_CA2_ADDR(x))</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA2_WR(x, v) (HW_CAU_ROTL_CA2(x).U = (v))</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA2 bitfields</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA2_CA2  (0U)          </span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA2_CA2  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA2_CA2  (32U)         </span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA2_CA2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA2_CA2) &amp; BM_CAU_ROTL_CA2_CA2)</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA3 - General Purpose Register 3 - Rotate Left command</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;</div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca3.html"> 3795</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca3.html">_hw_cau_rotl_ca3</a></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;{</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;    uint32_t U;</div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca3_1_1__hw__cau__rotl__ca3__bitfields.html"> 3798</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca3_1_1__hw__cau__rotl__ca3__bitfields.html">_hw_cau_rotl_ca3_bitfields</a></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    {</div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca3_1_1__hw__cau__rotl__ca3__bitfields.html#ad579d9b718dd1088ab0f6848e8291c32"> 3800</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;    } B;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca3.html">hw_cau_rotl_ca3_t</a>;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA3_ADDR(x)  ((x) + 0x9D4U)</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA3(x)       (*(__O hw_cau_rotl_ca3_t *) HW_CAU_ROTL_CA3_ADDR(x))</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA3_WR(x, v) (HW_CAU_ROTL_CA3(x).U = (v))</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA3 bitfields</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA3_CA3  (0U)          </span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA3_CA3  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA3_CA3  (32U)         </span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA3_CA3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA3_CA3) &amp; BM_CAU_ROTL_CA3_CA3)</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA4 - General Purpose Register 4 - Rotate Left command</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;</div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca4.html"> 3839</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca4.html">_hw_cau_rotl_ca4</a></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;{</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    uint32_t U;</div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca4_1_1__hw__cau__rotl__ca4__bitfields.html"> 3842</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca4_1_1__hw__cau__rotl__ca4__bitfields.html">_hw_cau_rotl_ca4_bitfields</a></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    {</div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca4_1_1__hw__cau__rotl__ca4__bitfields.html#a263175197e909f7486cdae5624219e54"> 3844</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;    } B;</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca4.html">hw_cau_rotl_ca4_t</a>;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA4_ADDR(x)  ((x) + 0x9D8U)</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA4(x)       (*(__O hw_cau_rotl_ca4_t *) HW_CAU_ROTL_CA4_ADDR(x))</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA4_WR(x, v) (HW_CAU_ROTL_CA4(x).U = (v))</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA4 bitfields</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA4_CA4  (0U)          </span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA4_CA4  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA4_CA4  (32U)         </span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA4_CA4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA4_CA4) &amp; BM_CAU_ROTL_CA4_CA4)</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA5 - General Purpose Register 5 - Rotate Left command</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;</div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca5.html"> 3883</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca5.html">_hw_cau_rotl_ca5</a></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;{</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;    uint32_t U;</div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca5_1_1__hw__cau__rotl__ca5__bitfields.html"> 3886</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca5_1_1__hw__cau__rotl__ca5__bitfields.html">_hw_cau_rotl_ca5_bitfields</a></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;    {</div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca5_1_1__hw__cau__rotl__ca5__bitfields.html#a9c3efca234ba0afb01c00d33eaefc882"> 3888</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;    } B;</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca5.html">hw_cau_rotl_ca5_t</a>;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA5_ADDR(x)  ((x) + 0x9DCU)</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA5(x)       (*(__O hw_cau_rotl_ca5_t *) HW_CAU_ROTL_CA5_ADDR(x))</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA5_WR(x, v) (HW_CAU_ROTL_CA5(x).U = (v))</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA5 bitfields</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA5_CA5  (0U)          </span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA5_CA5  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA5_CA5  (32U)         </span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA5_CA5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA5_CA5) &amp; BM_CAU_ROTL_CA5_CA5)</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA6 - General Purpose Register 6 - Rotate Left command</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca6.html"> 3927</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca6.html">_hw_cau_rotl_ca6</a></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;{</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;    uint32_t U;</div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca6_1_1__hw__cau__rotl__ca6__bitfields.html"> 3930</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca6_1_1__hw__cau__rotl__ca6__bitfields.html">_hw_cau_rotl_ca6_bitfields</a></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;    {</div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca6_1_1__hw__cau__rotl__ca6__bitfields.html#ab172f131badbad8a551f98ff55bdc8dc"> 3932</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;    } B;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca6.html">hw_cau_rotl_ca6_t</a>;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA6_ADDR(x)  ((x) + 0x9E0U)</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA6(x)       (*(__O hw_cau_rotl_ca6_t *) HW_CAU_ROTL_CA6_ADDR(x))</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA6_WR(x, v) (HW_CAU_ROTL_CA6(x).U = (v))</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA6 bitfields</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA6_CA6  (0U)          </span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA6_CA6  (0xFFFFFFFFU) </span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA6_CA6  (32U)         </span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA6_CA6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA6_CA6) &amp; BM_CAU_ROTL_CA6_CA6)</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA7 - General Purpose Register 7 - Rotate Left command</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;</div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca7.html"> 3971</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca7.html">_hw_cau_rotl_ca7</a></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;{</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;    uint32_t U;</div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca7_1_1__hw__cau__rotl__ca7__bitfields.html"> 3974</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca7_1_1__hw__cau__rotl__ca7__bitfields.html">_hw_cau_rotl_ca7_bitfields</a></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;    {</div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca7_1_1__hw__cau__rotl__ca7__bitfields.html#a1564db171d1a490d678274e1f4a4b5ac"> 3976</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;    } B;</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca7.html">hw_cau_rotl_ca7_t</a>;</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA7_ADDR(x)  ((x) + 0x9E4U)</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA7(x)       (*(__O hw_cau_rotl_ca7_t *) HW_CAU_ROTL_CA7_ADDR(x))</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA7_WR(x, v) (HW_CAU_ROTL_CA7(x).U = (v))</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA7 bitfields</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA7_CA7  (0U)          </span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA7_CA7  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA7_CA7  (32U)         </span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA7_CA7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA7_CA7) &amp; BM_CAU_ROTL_CA7_CA7)</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment"> * HW_CAU_ROTL_CA8 - General Purpose Register 8 - Rotate Left command</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="union__hw__cau__rotl__ca8.html"> 4015</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__rotl__ca8.html">_hw_cau_rotl_ca8</a></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;{</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;    uint32_t U;</div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca8_1_1__hw__cau__rotl__ca8__bitfields.html"> 4018</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__rotl__ca8_1_1__hw__cau__rotl__ca8__bitfields.html">_hw_cau_rotl_ca8_bitfields</a></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;    {</div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="struct__hw__cau__rotl__ca8_1_1__hw__cau__rotl__ca8__bitfields.html#a13f545ca8fba554a4b3e09332dbe3368"> 4020</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;    } B;</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;} <a class="code" href="union__hw__cau__rotl__ca8.html">hw_cau_rotl_ca8_t</a>;</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA8_ADDR(x)  ((x) + 0x9E8U)</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA8(x)       (*(__O hw_cau_rotl_ca8_t *) HW_CAU_ROTL_CA8_ADDR(x))</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define HW_CAU_ROTL_CA8_WR(x, v) (HW_CAU_ROTL_CA8(x).U = (v))</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CA8 bitfields</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define BP_CAU_ROTL_CA8_CA8  (0U)          </span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define BM_CAU_ROTL_CA8_CA8  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define BS_CAU_ROTL_CA8_CA8  (32U)         </span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define BF_CAU_ROTL_CA8_CA8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_ROTL_CA8_CA8) &amp; BM_CAU_ROTL_CA8_CA8)</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment"> * HW_CAU_AESC_CASR - Status register  - AES Column Operation command</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;</div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__casr.html"> 4059</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__casr.html">_hw_cau_aesc_casr</a></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;{</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;    uint32_t U;</div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html"> 4062</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html">_hw_cau_aesc_casr_bitfields</a></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    {</div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html#a0dbb649992e4ed2fe9e2b00b398fc6ca"> 4064</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html#acacd9dcf0e5b703504d18b3f5f730cb6"> 4065</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html#addb7d0e3716a734718411464b15c6f89"> 4066</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html#a985b33f63edbf9b42fa57d4a3d86c146"> 4067</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;    } B;</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;} <a class="code" href="union__hw__cau__aesc__casr.html">hw_cau_aesc_casr_t</a>;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CASR_ADDR(x) ((x) + 0xB00U)</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CASR(x)      (*(__O hw_cau_aesc_casr_t *) HW_CAU_AESC_CASR_ADDR(x))</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CASR_WR(x, v) (HW_CAU_AESC_CASR(x).U = (v))</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CASR bitfields</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CASR_IC  (0U)          </span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CASR_IC  (0x00000001U) </span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CASR_IC  (1U)          </span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CASR_IC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CASR_IC) &amp; BM_CAU_AESC_CASR_IC)</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CASR_DPE (1U)          </span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CASR_DPE (0x00000002U) </span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CASR_DPE (1U)          </span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CASR_DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CASR_DPE) &amp; BM_CAU_AESC_CASR_DPE)</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CASR_VER (28U)         </span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CASR_VER (0xF0000000U) </span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CASR_VER (4U)          </span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CASR_VER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CASR_VER) &amp; BM_CAU_AESC_CASR_VER)</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment"> * HW_CAU_AESC_CAA - Accumulator register - AES Column Operation command</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;</div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__caa.html"> 4143</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__caa.html">_hw_cau_aesc_caa</a></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;{</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    uint32_t U;</div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__caa_1_1__hw__cau__aesc__caa__bitfields.html"> 4146</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__caa_1_1__hw__cau__aesc__caa__bitfields.html">_hw_cau_aesc_caa_bitfields</a></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;    {</div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__caa_1_1__hw__cau__aesc__caa__bitfields.html#a0bd32e26aba6c33cd54114e19eb66bba"> 4148</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;    } B;</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;} <a class="code" href="union__hw__cau__aesc__caa.html">hw_cau_aesc_caa_t</a>;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CAA_ADDR(x)  ((x) + 0xB04U)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CAA(x)       (*(__O hw_cau_aesc_caa_t *) HW_CAU_AESC_CAA_ADDR(x))</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CAA_WR(x, v) (HW_CAU_AESC_CAA(x).U = (v))</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CAA bitfields</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CAA_ACC  (0U)          </span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CAA_ACC  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CAA_ACC  (32U)         </span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CAA_ACC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CAA_ACC) &amp; BM_CAU_AESC_CAA_ACC)</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment"> * HW_CAU_AESC_CA0 - General Purpose Register 0 - AES Column Operation command</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;</div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca0.html"> 4187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca0.html">_hw_cau_aesc_ca0</a></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;{</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;    uint32_t U;</div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca0_1_1__hw__cau__aesc__ca0__bitfields.html"> 4190</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca0_1_1__hw__cau__aesc__ca0__bitfields.html">_hw_cau_aesc_ca0_bitfields</a></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;    {</div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca0_1_1__hw__cau__aesc__ca0__bitfields.html#a7c8733076e0b5c7cf9f3ba7a67ed140c"> 4192</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;    } B;</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca0.html">hw_cau_aesc_ca0_t</a>;</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA0_ADDR(x)  ((x) + 0xB08U)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA0(x)       (*(__O hw_cau_aesc_ca0_t *) HW_CAU_AESC_CA0_ADDR(x))</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA0_WR(x, v) (HW_CAU_AESC_CA0(x).U = (v))</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA0 bitfields</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA0_CA0  (0U)          </span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA0_CA0  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA0_CA0  (32U)         </span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA0_CA0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA0_CA0) &amp; BM_CAU_AESC_CA0_CA0)</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment"> * HW_CAU_AESC_CA1 - General Purpose Register 1 - AES Column Operation command</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;</div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca1.html"> 4231</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca1.html">_hw_cau_aesc_ca1</a></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;{</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;    uint32_t U;</div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca1_1_1__hw__cau__aesc__ca1__bitfields.html"> 4234</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca1_1_1__hw__cau__aesc__ca1__bitfields.html">_hw_cau_aesc_ca1_bitfields</a></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    {</div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca1_1_1__hw__cau__aesc__ca1__bitfields.html#ab2369351eeae1d7a5e750fae4e04e309"> 4236</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;    } B;</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca1.html">hw_cau_aesc_ca1_t</a>;</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA1_ADDR(x)  ((x) + 0xB0CU)</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA1(x)       (*(__O hw_cau_aesc_ca1_t *) HW_CAU_AESC_CA1_ADDR(x))</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA1_WR(x, v) (HW_CAU_AESC_CA1(x).U = (v))</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA1 bitfields</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;</div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA1_CA1  (0U)          </span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA1_CA1  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA1_CA1  (32U)         </span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA1_CA1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA1_CA1) &amp; BM_CAU_AESC_CA1_CA1)</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="comment"> * HW_CAU_AESC_CA2 - General Purpose Register 2 - AES Column Operation command</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca2.html"> 4275</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca2.html">_hw_cau_aesc_ca2</a></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;{</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;    uint32_t U;</div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca2_1_1__hw__cau__aesc__ca2__bitfields.html"> 4278</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca2_1_1__hw__cau__aesc__ca2__bitfields.html">_hw_cau_aesc_ca2_bitfields</a></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;    {</div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca2_1_1__hw__cau__aesc__ca2__bitfields.html#a9873bf490e79ce1e00392d74e1684526"> 4280</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;    } B;</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca2.html">hw_cau_aesc_ca2_t</a>;</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA2_ADDR(x)  ((x) + 0xB10U)</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA2(x)       (*(__O hw_cau_aesc_ca2_t *) HW_CAU_AESC_CA2_ADDR(x))</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA2_WR(x, v) (HW_CAU_AESC_CA2(x).U = (v))</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA2 bitfields</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA2_CA2  (0U)          </span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA2_CA2  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA2_CA2  (32U)         </span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA2_CA2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA2_CA2) &amp; BM_CAU_AESC_CA2_CA2)</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment"> * HW_CAU_AESC_CA3 - General Purpose Register 3 - AES Column Operation command</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;</div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca3.html"> 4319</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca3.html">_hw_cau_aesc_ca3</a></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;{</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;    uint32_t U;</div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca3_1_1__hw__cau__aesc__ca3__bitfields.html"> 4322</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca3_1_1__hw__cau__aesc__ca3__bitfields.html">_hw_cau_aesc_ca3_bitfields</a></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;    {</div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca3_1_1__hw__cau__aesc__ca3__bitfields.html#a02906cb6e9e5a003e269cc946e7cd515"> 4324</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;    } B;</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca3.html">hw_cau_aesc_ca3_t</a>;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA3_ADDR(x)  ((x) + 0xB14U)</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA3(x)       (*(__O hw_cau_aesc_ca3_t *) HW_CAU_AESC_CA3_ADDR(x))</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA3_WR(x, v) (HW_CAU_AESC_CA3(x).U = (v))</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA3 bitfields</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA3_CA3  (0U)          </span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA3_CA3  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA3_CA3  (32U)         </span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA3_CA3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA3_CA3) &amp; BM_CAU_AESC_CA3_CA3)</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment"> * HW_CAU_AESC_CA4 - General Purpose Register 4 - AES Column Operation command</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca4.html"> 4363</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca4.html">_hw_cau_aesc_ca4</a></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;{</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;    uint32_t U;</div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca4_1_1__hw__cau__aesc__ca4__bitfields.html"> 4366</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca4_1_1__hw__cau__aesc__ca4__bitfields.html">_hw_cau_aesc_ca4_bitfields</a></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;    {</div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca4_1_1__hw__cau__aesc__ca4__bitfields.html#aaac877b533ca2e8cd6ca78d9c34d472a"> 4368</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;    } B;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca4.html">hw_cau_aesc_ca4_t</a>;</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA4_ADDR(x)  ((x) + 0xB18U)</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA4(x)       (*(__O hw_cau_aesc_ca4_t *) HW_CAU_AESC_CA4_ADDR(x))</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA4_WR(x, v) (HW_CAU_AESC_CA4(x).U = (v))</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA4 bitfields</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA4_CA4  (0U)          </span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA4_CA4  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA4_CA4  (32U)         </span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA4_CA4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA4_CA4) &amp; BM_CAU_AESC_CA4_CA4)</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="comment"> * HW_CAU_AESC_CA5 - General Purpose Register 5 - AES Column Operation command</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;</div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca5.html"> 4407</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca5.html">_hw_cau_aesc_ca5</a></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;{</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;    uint32_t U;</div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca5_1_1__hw__cau__aesc__ca5__bitfields.html"> 4410</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca5_1_1__hw__cau__aesc__ca5__bitfields.html">_hw_cau_aesc_ca5_bitfields</a></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;    {</div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca5_1_1__hw__cau__aesc__ca5__bitfields.html#a65185796e0bf7b4c6d7a9cd8d16705e6"> 4412</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;    } B;</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca5.html">hw_cau_aesc_ca5_t</a>;</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA5_ADDR(x)  ((x) + 0xB1CU)</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA5(x)       (*(__O hw_cau_aesc_ca5_t *) HW_CAU_AESC_CA5_ADDR(x))</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA5_WR(x, v) (HW_CAU_AESC_CA5(x).U = (v))</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA5 bitfields</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA5_CA5  (0U)          </span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA5_CA5  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA5_CA5  (32U)         </span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA5_CA5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA5_CA5) &amp; BM_CAU_AESC_CA5_CA5)</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="comment"> * HW_CAU_AESC_CA6 - General Purpose Register 6 - AES Column Operation command</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;</div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca6.html"> 4451</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca6.html">_hw_cau_aesc_ca6</a></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;{</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;    uint32_t U;</div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca6_1_1__hw__cau__aesc__ca6__bitfields.html"> 4454</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca6_1_1__hw__cau__aesc__ca6__bitfields.html">_hw_cau_aesc_ca6_bitfields</a></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;    {</div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca6_1_1__hw__cau__aesc__ca6__bitfields.html#a65627ccbb8da11dc3c79e5e336d5fb71"> 4456</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;    } B;</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca6.html">hw_cau_aesc_ca6_t</a>;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA6_ADDR(x)  ((x) + 0xB20U)</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA6(x)       (*(__O hw_cau_aesc_ca6_t *) HW_CAU_AESC_CA6_ADDR(x))</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA6_WR(x, v) (HW_CAU_AESC_CA6(x).U = (v))</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA6 bitfields</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA6_CA6  (0U)          </span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA6_CA6  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA6_CA6  (32U)         </span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA6_CA6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA6_CA6) &amp; BM_CAU_AESC_CA6_CA6)</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment"> * HW_CAU_AESC_CA7 - General Purpose Register 7 - AES Column Operation command</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;</div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca7.html"> 4495</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca7.html">_hw_cau_aesc_ca7</a></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;{</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;    uint32_t U;</div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca7_1_1__hw__cau__aesc__ca7__bitfields.html"> 4498</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca7_1_1__hw__cau__aesc__ca7__bitfields.html">_hw_cau_aesc_ca7_bitfields</a></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;    {</div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca7_1_1__hw__cau__aesc__ca7__bitfields.html#a53db944bd840d0af1edccbbb7efc11fd"> 4500</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;    } B;</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca7.html">hw_cau_aesc_ca7_t</a>;</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA7_ADDR(x)  ((x) + 0xB24U)</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA7(x)       (*(__O hw_cau_aesc_ca7_t *) HW_CAU_AESC_CA7_ADDR(x))</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA7_WR(x, v) (HW_CAU_AESC_CA7(x).U = (v))</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA7 bitfields</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA7_CA7  (0U)          </span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA7_CA7  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA7_CA7  (32U)         </span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA7_CA7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA7_CA7) &amp; BM_CAU_AESC_CA7_CA7)</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment"> * HW_CAU_AESC_CA8 - General Purpose Register 8 - AES Column Operation command</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;</div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="union__hw__cau__aesc__ca8.html"> 4539</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesc__ca8.html">_hw_cau_aesc_ca8</a></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;{</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;    uint32_t U;</div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca8_1_1__hw__cau__aesc__ca8__bitfields.html"> 4542</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesc__ca8_1_1__hw__cau__aesc__ca8__bitfields.html">_hw_cau_aesc_ca8_bitfields</a></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;    {</div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesc__ca8_1_1__hw__cau__aesc__ca8__bitfields.html#a8d99176239f903cd165963d8983a5dc2"> 4544</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;    } B;</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;} <a class="code" href="union__hw__cau__aesc__ca8.html">hw_cau_aesc_ca8_t</a>;</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA8_ADDR(x)  ((x) + 0xB28U)</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA8(x)       (*(__O hw_cau_aesc_ca8_t *) HW_CAU_AESC_CA8_ADDR(x))</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define HW_CAU_AESC_CA8_WR(x, v) (HW_CAU_AESC_CA8(x).U = (v))</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CA8 bitfields</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define BP_CAU_AESC_CA8_CA8  (0U)          </span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define BM_CAU_AESC_CA8_CA8  (0xFFFFFFFFU) </span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define BS_CAU_AESC_CA8_CA8  (32U)         </span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define BF_CAU_AESC_CA8_CA8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESC_CA8_CA8) &amp; BM_CAU_AESC_CA8_CA8)</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="comment"> * HW_CAU_AESIC_CASR - Status register  - AES Inverse Column Operation command</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;</div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__casr.html"> 4583</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__casr.html">_hw_cau_aesic_casr</a></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;{</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;    uint32_t U;</div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html"> 4586</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html">_hw_cau_aesic_casr_bitfields</a></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;    {</div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html#ac337c16d1bba34388f02405f5d1a117e"> 4588</a></span>&#160;        uint32_t IC : 1;               </div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html#a9c81910875a7f3d1473e26cae934ce61"> 4589</a></span>&#160;        uint32_t DPE : 1;              </div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html#a669627aee543ff2c8e974253845b7256"> 4590</a></span>&#160;        uint32_t RESERVED0 : 26;       </div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html#a2bf2fe8200eabf9fd8a7c33d883a7f2a"> 4591</a></span>&#160;        uint32_t VER : 4;              </div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;    } B;</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;} <a class="code" href="union__hw__cau__aesic__casr.html">hw_cau_aesic_casr_t</a>;</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CASR_ADDR(x) ((x) + 0xB40U)</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CASR(x)     (*(__O hw_cau_aesic_casr_t *) HW_CAU_AESIC_CASR_ADDR(x))</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CASR_WR(x, v) (HW_CAU_AESIC_CASR(x).U = (v))</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;</div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CASR bitfields</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CASR_IC (0U)          </span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CASR_IC (0x00000001U) </span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CASR_IC (1U)          </span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CASR_IC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CASR_IC) &amp; BM_CAU_AESIC_CASR_IC)</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CASR_DPE (1U)         </span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CASR_DPE (0x00000002U) </span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CASR_DPE (1U)         </span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CASR_DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CASR_DPE) &amp; BM_CAU_AESIC_CASR_DPE)</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CASR_VER (28U)        </span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CASR_VER (0xF0000000U) </span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CASR_VER (4U)         </span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CASR_VER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CASR_VER) &amp; BM_CAU_AESIC_CASR_VER)</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment"> * HW_CAU_AESIC_CAA - Accumulator register - AES Inverse Column Operation command</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;</div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__caa.html"> 4667</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__caa.html">_hw_cau_aesic_caa</a></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;{</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;    uint32_t U;</div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__caa_1_1__hw__cau__aesic__caa__bitfields.html"> 4670</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__caa_1_1__hw__cau__aesic__caa__bitfields.html">_hw_cau_aesic_caa_bitfields</a></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;    {</div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__caa_1_1__hw__cau__aesic__caa__bitfields.html#af201fc8b69c70fd5f28723415b2fdc9b"> 4672</a></span>&#160;        uint32_t ACC : 32;             </div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;    } B;</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;} <a class="code" href="union__hw__cau__aesic__caa.html">hw_cau_aesic_caa_t</a>;</div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CAA_ADDR(x) ((x) + 0xB44U)</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CAA(x)      (*(__O hw_cau_aesic_caa_t *) HW_CAU_AESIC_CAA_ADDR(x))</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CAA_WR(x, v) (HW_CAU_AESIC_CAA(x).U = (v))</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CAA bitfields</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CAA_ACC (0U)          </span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CAA_ACC (0xFFFFFFFFU) </span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CAA_ACC (32U)         </span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CAA_ACC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CAA_ACC) &amp; BM_CAU_AESIC_CAA_ACC)</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA0 - General Purpose Register 0 - AES Inverse Column Operation command</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca0.html"> 4711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca0.html">_hw_cau_aesic_ca0</a></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;{</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;    uint32_t U;</div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca0_1_1__hw__cau__aesic__ca0__bitfields.html"> 4714</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca0_1_1__hw__cau__aesic__ca0__bitfields.html">_hw_cau_aesic_ca0_bitfields</a></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;    {</div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca0_1_1__hw__cau__aesic__ca0__bitfields.html#a8fdcb667229fcd655d53703ee2c9c69c"> 4716</a></span>&#160;        uint32_t CA0 : 32;             </div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;    } B;</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca0.html">hw_cau_aesic_ca0_t</a>;</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA0_ADDR(x) ((x) + 0xB48U)</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA0(x)      (*(__O hw_cau_aesic_ca0_t *) HW_CAU_AESIC_CA0_ADDR(x))</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA0_WR(x, v) (HW_CAU_AESIC_CA0(x).U = (v))</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA0 bitfields</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA0_CA0 (0U)          </span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA0_CA0 (0xFFFFFFFFU) </span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA0_CA0 (32U)         </span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA0_CA0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA0_CA0) &amp; BM_CAU_AESIC_CA0_CA0)</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA1 - General Purpose Register 1 - AES Inverse Column Operation command</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;</div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca1.html"> 4755</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca1.html">_hw_cau_aesic_ca1</a></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;{</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;    uint32_t U;</div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca1_1_1__hw__cau__aesic__ca1__bitfields.html"> 4758</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca1_1_1__hw__cau__aesic__ca1__bitfields.html">_hw_cau_aesic_ca1_bitfields</a></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;    {</div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca1_1_1__hw__cau__aesic__ca1__bitfields.html#affa7739bd40deec5411aefb6a26d83e1"> 4760</a></span>&#160;        uint32_t CA1 : 32;             </div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;    } B;</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca1.html">hw_cau_aesic_ca1_t</a>;</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA1_ADDR(x) ((x) + 0xB4CU)</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA1(x)      (*(__O hw_cau_aesic_ca1_t *) HW_CAU_AESIC_CA1_ADDR(x))</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA1_WR(x, v) (HW_CAU_AESIC_CA1(x).U = (v))</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA1 bitfields</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA1_CA1 (0U)          </span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA1_CA1 (0xFFFFFFFFU) </span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA1_CA1 (32U)         </span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA1_CA1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA1_CA1) &amp; BM_CAU_AESIC_CA1_CA1)</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA2 - General Purpose Register 2 - AES Inverse Column Operation command</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;</div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca2.html"> 4799</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca2.html">_hw_cau_aesic_ca2</a></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;{</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;    uint32_t U;</div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca2_1_1__hw__cau__aesic__ca2__bitfields.html"> 4802</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca2_1_1__hw__cau__aesic__ca2__bitfields.html">_hw_cau_aesic_ca2_bitfields</a></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;    {</div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca2_1_1__hw__cau__aesic__ca2__bitfields.html#a11e36c50b7c1297112163ab511dcc51b"> 4804</a></span>&#160;        uint32_t CA2 : 32;             </div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;    } B;</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca2.html">hw_cau_aesic_ca2_t</a>;</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA2_ADDR(x) ((x) + 0xB50U)</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA2(x)      (*(__O hw_cau_aesic_ca2_t *) HW_CAU_AESIC_CA2_ADDR(x))</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA2_WR(x, v) (HW_CAU_AESIC_CA2(x).U = (v))</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA2 bitfields</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;</div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA2_CA2 (0U)          </span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA2_CA2 (0xFFFFFFFFU) </span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA2_CA2 (32U)         </span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA2_CA2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA2_CA2) &amp; BM_CAU_AESIC_CA2_CA2)</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA3 - General Purpose Register 3 - AES Inverse Column Operation command</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;</div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca3.html"> 4843</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca3.html">_hw_cau_aesic_ca3</a></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;{</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;    uint32_t U;</div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca3_1_1__hw__cau__aesic__ca3__bitfields.html"> 4846</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca3_1_1__hw__cau__aesic__ca3__bitfields.html">_hw_cau_aesic_ca3_bitfields</a></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;    {</div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca3_1_1__hw__cau__aesic__ca3__bitfields.html#af4c4309f2fb55ca01ed36ec5705a28fd"> 4848</a></span>&#160;        uint32_t CA3 : 32;             </div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;    } B;</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca3.html">hw_cau_aesic_ca3_t</a>;</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA3_ADDR(x) ((x) + 0xB54U)</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;</div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA3(x)      (*(__O hw_cau_aesic_ca3_t *) HW_CAU_AESIC_CA3_ADDR(x))</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA3_WR(x, v) (HW_CAU_AESIC_CA3(x).U = (v))</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA3 bitfields</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA3_CA3 (0U)          </span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA3_CA3 (0xFFFFFFFFU) </span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA3_CA3 (32U)         </span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA3_CA3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA3_CA3) &amp; BM_CAU_AESIC_CA3_CA3)</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA4 - General Purpose Register 4 - AES Inverse Column Operation command</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;</div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca4.html"> 4887</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca4.html">_hw_cau_aesic_ca4</a></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;{</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;    uint32_t U;</div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca4_1_1__hw__cau__aesic__ca4__bitfields.html"> 4890</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca4_1_1__hw__cau__aesic__ca4__bitfields.html">_hw_cau_aesic_ca4_bitfields</a></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;    {</div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca4_1_1__hw__cau__aesic__ca4__bitfields.html#a53bfff240c9f494e1b4978581e847e70"> 4892</a></span>&#160;        uint32_t CA4 : 32;             </div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;    } B;</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca4.html">hw_cau_aesic_ca4_t</a>;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA4_ADDR(x) ((x) + 0xB58U)</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA4(x)      (*(__O hw_cau_aesic_ca4_t *) HW_CAU_AESIC_CA4_ADDR(x))</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA4_WR(x, v) (HW_CAU_AESIC_CA4(x).U = (v))</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA4 bitfields</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA4_CA4 (0U)          </span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA4_CA4 (0xFFFFFFFFU) </span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA4_CA4 (32U)         </span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA4_CA4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA4_CA4) &amp; BM_CAU_AESIC_CA4_CA4)</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA5 - General Purpose Register 5 - AES Inverse Column Operation command</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;</div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca5.html"> 4931</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca5.html">_hw_cau_aesic_ca5</a></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;{</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;    uint32_t U;</div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca5_1_1__hw__cau__aesic__ca5__bitfields.html"> 4934</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca5_1_1__hw__cau__aesic__ca5__bitfields.html">_hw_cau_aesic_ca5_bitfields</a></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;    {</div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca5_1_1__hw__cau__aesic__ca5__bitfields.html#aa7424c147594c4c75bd752d395c7834c"> 4936</a></span>&#160;        uint32_t CA5 : 32;             </div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;    } B;</div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca5.html">hw_cau_aesic_ca5_t</a>;</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA5_ADDR(x) ((x) + 0xB5CU)</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA5(x)      (*(__O hw_cau_aesic_ca5_t *) HW_CAU_AESIC_CA5_ADDR(x))</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA5_WR(x, v) (HW_CAU_AESIC_CA5(x).U = (v))</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA5 bitfields</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;</div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA5_CA5 (0U)          </span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA5_CA5 (0xFFFFFFFFU) </span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA5_CA5 (32U)         </span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA5_CA5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA5_CA5) &amp; BM_CAU_AESIC_CA5_CA5)</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA6 - General Purpose Register 6 - AES Inverse Column Operation command</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;</div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca6.html"> 4975</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca6.html">_hw_cau_aesic_ca6</a></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;{</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;    uint32_t U;</div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca6_1_1__hw__cau__aesic__ca6__bitfields.html"> 4978</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca6_1_1__hw__cau__aesic__ca6__bitfields.html">_hw_cau_aesic_ca6_bitfields</a></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;    {</div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca6_1_1__hw__cau__aesic__ca6__bitfields.html#a781ef682ab75a3d4b87d5b575066b11d"> 4980</a></span>&#160;        uint32_t CA6 : 32;             </div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;    } B;</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca6.html">hw_cau_aesic_ca6_t</a>;</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA6_ADDR(x) ((x) + 0xB60U)</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA6(x)      (*(__O hw_cau_aesic_ca6_t *) HW_CAU_AESIC_CA6_ADDR(x))</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA6_WR(x, v) (HW_CAU_AESIC_CA6(x).U = (v))</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA6 bitfields</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA6_CA6 (0U)          </span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA6_CA6 (0xFFFFFFFFU) </span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA6_CA6 (32U)         </span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA6_CA6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA6_CA6) &amp; BM_CAU_AESIC_CA6_CA6)</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA7 - General Purpose Register 7 - AES Inverse Column Operation command</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;</div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca7.html"> 5019</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca7.html">_hw_cau_aesic_ca7</a></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;{</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;    uint32_t U;</div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca7_1_1__hw__cau__aesic__ca7__bitfields.html"> 5022</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca7_1_1__hw__cau__aesic__ca7__bitfields.html">_hw_cau_aesic_ca7_bitfields</a></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;    {</div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca7_1_1__hw__cau__aesic__ca7__bitfields.html#a0d2f1c8a1f475d5e7416ff0dac3f5c14"> 5024</a></span>&#160;        uint32_t CA7 : 32;             </div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;    } B;</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca7.html">hw_cau_aesic_ca7_t</a>;</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA7_ADDR(x) ((x) + 0xB64U)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA7(x)      (*(__O hw_cau_aesic_ca7_t *) HW_CAU_AESIC_CA7_ADDR(x))</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA7_WR(x, v) (HW_CAU_AESIC_CA7(x).U = (v))</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA7 bitfields</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;</div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA7_CA7 (0U)          </span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA7_CA7 (0xFFFFFFFFU) </span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA7_CA7 (32U)         </span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA7_CA7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA7_CA7) &amp; BM_CAU_AESIC_CA7_CA7)</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment"> * HW_CAU_AESIC_CA8 - General Purpose Register 8 - AES Inverse Column Operation command</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;</div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="union__hw__cau__aesic__ca8.html"> 5063</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cau__aesic__ca8.html">_hw_cau_aesic_ca8</a></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;{</div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;    uint32_t U;</div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca8_1_1__hw__cau__aesic__ca8__bitfields.html"> 5066</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cau__aesic__ca8_1_1__hw__cau__aesic__ca8__bitfields.html">_hw_cau_aesic_ca8_bitfields</a></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;    {</div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="struct__hw__cau__aesic__ca8_1_1__hw__cau__aesic__ca8__bitfields.html#a81e39b095511fb120f9b8a235a7f2ae0"> 5068</a></span>&#160;        uint32_t CA8 : 32;             </div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;    } B;</div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;} <a class="code" href="union__hw__cau__aesic__ca8.html">hw_cau_aesic_ca8_t</a>;</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA8_ADDR(x) ((x) + 0xB68U)</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA8(x)      (*(__O hw_cau_aesic_ca8_t *) HW_CAU_AESIC_CA8_ADDR(x))</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define HW_CAU_AESIC_CA8_WR(x, v) (HW_CAU_AESIC_CA8(x).U = (v))</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;</div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CA8 bitfields</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define BP_CAU_AESIC_CA8_CA8 (0U)          </span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define BM_CAU_AESIC_CA8_CA8 (0xFFFFFFFFU) </span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define BS_CAU_AESIC_CA8_CA8 (32U)         </span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define BF_CAU_AESIC_CA8_CA8(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_CAU_AESIC_CA8_CA8) &amp; BM_CAU_AESIC_CA8_CA8)</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="comment"> * hw_cau_t - module struct</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="struct__hw__cau.html"> 5105</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__cau.html">_hw_cau</a></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;{</div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a0678085a1eb5ee8ca79b1d0e0aa6a6c9"> 5107</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct0.html">hw_cau_direct0_t</a> <a class="code" href="struct__hw__cau.html#a0678085a1eb5ee8ca79b1d0e0aa6a6c9">DIRECT0</a>;          </div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#adb2390900301203661b50af09a50df9f"> 5108</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct1.html">hw_cau_direct1_t</a> <a class="code" href="struct__hw__cau.html#adb2390900301203661b50af09a50df9f">DIRECT1</a>;          </div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a12dd9b41ee7760f7da58cbd186a69690"> 5109</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct2.html">hw_cau_direct2_t</a> <a class="code" href="struct__hw__cau.html#a12dd9b41ee7760f7da58cbd186a69690">DIRECT2</a>;          </div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a6b2b193ac1edf47d33b27544da8e505d"> 5110</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct3.html">hw_cau_direct3_t</a> <a class="code" href="struct__hw__cau.html#a6b2b193ac1edf47d33b27544da8e505d">DIRECT3</a>;          </div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a543dc9717837533c5b10294e5226a3a4"> 5111</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct4.html">hw_cau_direct4_t</a> <a class="code" href="struct__hw__cau.html#a543dc9717837533c5b10294e5226a3a4">DIRECT4</a>;          </div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a722c01b30411f6c16c483a0038df86c5"> 5112</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct5.html">hw_cau_direct5_t</a> <a class="code" href="struct__hw__cau.html#a722c01b30411f6c16c483a0038df86c5">DIRECT5</a>;          </div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ae031d2acb5b699611229f6c02a1a20ea"> 5113</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct6.html">hw_cau_direct6_t</a> <a class="code" href="struct__hw__cau.html#ae031d2acb5b699611229f6c02a1a20ea">DIRECT6</a>;          </div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a8e4cc81641ee6badbcb442463aa4475e"> 5114</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct7.html">hw_cau_direct7_t</a> <a class="code" href="struct__hw__cau.html#a8e4cc81641ee6badbcb442463aa4475e">DIRECT7</a>;          </div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a7b516182d43b9506b045cec54dd4a8a1"> 5115</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct8.html">hw_cau_direct8_t</a> <a class="code" href="struct__hw__cau.html#a7b516182d43b9506b045cec54dd4a8a1">DIRECT8</a>;          </div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a56737f820a5ff38331424c46c532f049"> 5116</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct9.html">hw_cau_direct9_t</a> <a class="code" href="struct__hw__cau.html#a56737f820a5ff38331424c46c532f049">DIRECT9</a>;          </div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a9f0fc8f6c1f85fba2b75837004ba56a7"> 5117</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct10.html">hw_cau_direct10_t</a> <a class="code" href="struct__hw__cau.html#a9f0fc8f6c1f85fba2b75837004ba56a7">DIRECT10</a>;        </div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a72631fb47910d24e707026d33944f296"> 5118</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct11.html">hw_cau_direct11_t</a> <a class="code" href="struct__hw__cau.html#a72631fb47910d24e707026d33944f296">DIRECT11</a>;        </div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a7accd0a93d54a6a9761740082aab5609"> 5119</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct12.html">hw_cau_direct12_t</a> <a class="code" href="struct__hw__cau.html#a7accd0a93d54a6a9761740082aab5609">DIRECT12</a>;        </div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a14cdb2110b401788e723505695382b65"> 5120</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct13.html">hw_cau_direct13_t</a> <a class="code" href="struct__hw__cau.html#a14cdb2110b401788e723505695382b65">DIRECT13</a>;        </div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#abe0c5ecef424211b435902042555e792"> 5121</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct14.html">hw_cau_direct14_t</a> <a class="code" href="struct__hw__cau.html#abe0c5ecef424211b435902042555e792">DIRECT14</a>;        </div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a4f6384146ac1efdec4a07014dbdc2149"> 5122</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__direct15.html">hw_cau_direct15_t</a> <a class="code" href="struct__hw__cau.html#a4f6384146ac1efdec4a07014dbdc2149">DIRECT15</a>;        </div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;    uint8_t _reserved0[2048];</div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ac893719b742976d5e5dd048eb299b309"> 5124</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__casr.html">hw_cau_ldr_casr_t</a> <a class="code" href="struct__hw__cau.html#ac893719b742976d5e5dd048eb299b309">LDR_CASR</a>;        </div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a59db872e24514d04ffa5e9b7fa66ce0e"> 5125</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__caa.html">hw_cau_ldr_caa_t</a> <a class="code" href="struct__hw__cau.html#a59db872e24514d04ffa5e9b7fa66ce0e">LDR_CAA</a>;          </div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ad53e6210e118eba2a47fc7ef42335ab6"> 5126</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca0.html">hw_cau_ldr_ca0_t</a> <a class="code" href="struct__hw__cau.html#ad53e6210e118eba2a47fc7ef42335ab6">LDR_CA0</a>;          </div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a00ef9f2e5fb680c01b4c5def5c91be12"> 5127</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca1.html">hw_cau_ldr_ca1_t</a> <a class="code" href="struct__hw__cau.html#a00ef9f2e5fb680c01b4c5def5c91be12">LDR_CA1</a>;          </div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#aad4eba0f6636f65ceead99929eff01b3"> 5128</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca2.html">hw_cau_ldr_ca2_t</a> <a class="code" href="struct__hw__cau.html#aad4eba0f6636f65ceead99929eff01b3">LDR_CA2</a>;          </div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a01ae9b748215cdece59e2b4932aeb83b"> 5129</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca3.html">hw_cau_ldr_ca3_t</a> <a class="code" href="struct__hw__cau.html#a01ae9b748215cdece59e2b4932aeb83b">LDR_CA3</a>;          </div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a316ea8bc7c67595473b7d8940970ded0"> 5130</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca4.html">hw_cau_ldr_ca4_t</a> <a class="code" href="struct__hw__cau.html#a316ea8bc7c67595473b7d8940970ded0">LDR_CA4</a>;          </div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#aac421511e8d41832d3d8ec03c924b384"> 5131</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca5.html">hw_cau_ldr_ca5_t</a> <a class="code" href="struct__hw__cau.html#aac421511e8d41832d3d8ec03c924b384">LDR_CA5</a>;          </div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a99f769435ffb2efa2cf6f12defaeeaba"> 5132</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca6.html">hw_cau_ldr_ca6_t</a> <a class="code" href="struct__hw__cau.html#a99f769435ffb2efa2cf6f12defaeeaba">LDR_CA6</a>;          </div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#add472ae5ef2536dd4eca65e9efb474d4"> 5133</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca7.html">hw_cau_ldr_ca7_t</a> <a class="code" href="struct__hw__cau.html#add472ae5ef2536dd4eca65e9efb474d4">LDR_CA7</a>;          </div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#aa491f6e851a611edb7d3628fdb96a4d5"> 5134</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__ldr__ca8.html">hw_cau_ldr_ca8_t</a> <a class="code" href="struct__hw__cau.html#aa491f6e851a611edb7d3628fdb96a4d5">LDR_CA8</a>;          </div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;    uint8_t _reserved1[20];</div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ad7073dfe5070089d5d75dee51bf6410f"> 5136</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__casr.html">hw_cau_str_casr_t</a> <a class="code" href="struct__hw__cau.html#ad7073dfe5070089d5d75dee51bf6410f">STR_CASR</a>;        </div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a1cb36095fd06149823fdd1180df6c7b2"> 5137</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__caa.html">hw_cau_str_caa_t</a> <a class="code" href="struct__hw__cau.html#a1cb36095fd06149823fdd1180df6c7b2">STR_CAA</a>;          </div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#af2f63004d91c1bfdfa0803ca243ad647"> 5138</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca0.html">hw_cau_str_ca0_t</a> <a class="code" href="struct__hw__cau.html#af2f63004d91c1bfdfa0803ca243ad647">STR_CA0</a>;          </div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ac96f8dd6b4f7728e2899d9cab8ccd094"> 5139</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca1.html">hw_cau_str_ca1_t</a> <a class="code" href="struct__hw__cau.html#ac96f8dd6b4f7728e2899d9cab8ccd094">STR_CA1</a>;          </div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#adebbe904a615f2fa151430d58e25e5c9"> 5140</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca2.html">hw_cau_str_ca2_t</a> <a class="code" href="struct__hw__cau.html#adebbe904a615f2fa151430d58e25e5c9">STR_CA2</a>;          </div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a3f24db2006603908802fe0e0f9d99c99"> 5141</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca3.html">hw_cau_str_ca3_t</a> <a class="code" href="struct__hw__cau.html#a3f24db2006603908802fe0e0f9d99c99">STR_CA3</a>;          </div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#afb43f4a454df1ee6d12ca5f6b7bb65fc"> 5142</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca4.html">hw_cau_str_ca4_t</a> <a class="code" href="struct__hw__cau.html#afb43f4a454df1ee6d12ca5f6b7bb65fc">STR_CA4</a>;          </div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a2ea105256516d8b74b7c7498905a0237"> 5143</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca5.html">hw_cau_str_ca5_t</a> <a class="code" href="struct__hw__cau.html#a2ea105256516d8b74b7c7498905a0237">STR_CA5</a>;          </div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a29c4e6f96a1c2bbce5ebba2551c6e0b5"> 5144</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca6.html">hw_cau_str_ca6_t</a> <a class="code" href="struct__hw__cau.html#a29c4e6f96a1c2bbce5ebba2551c6e0b5">STR_CA6</a>;          </div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a94bbb5f61eb9caa24f5c78de79b6b953"> 5145</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca7.html">hw_cau_str_ca7_t</a> <a class="code" href="struct__hw__cau.html#a94bbb5f61eb9caa24f5c78de79b6b953">STR_CA7</a>;          </div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#aac8ee0289c3891e730b41f1d7d7a96d1"> 5146</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__cau__str__ca8.html">hw_cau_str_ca8_t</a> <a class="code" href="struct__hw__cau.html#aac8ee0289c3891e730b41f1d7d7a96d1">STR_CA8</a>;          </div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;    uint8_t _reserved2[20];</div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#afc95808d62c7bfecc0e239c5c82dfb86"> 5148</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__casr.html">hw_cau_adr_casr_t</a> <a class="code" href="struct__hw__cau.html#afc95808d62c7bfecc0e239c5c82dfb86">ADR_CASR</a>;        </div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ad7cd403cbd4fd316a355c388cba84c43"> 5149</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__caa.html">hw_cau_adr_caa_t</a> <a class="code" href="struct__hw__cau.html#ad7cd403cbd4fd316a355c388cba84c43">ADR_CAA</a>;          </div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a9bff4848b9486437f34a8f263c7cba5b"> 5150</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca0.html">hw_cau_adr_ca0_t</a> <a class="code" href="struct__hw__cau.html#a9bff4848b9486437f34a8f263c7cba5b">ADR_CA0</a>;          </div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a67d1e0d65da508592bdaec67f0e0f65a"> 5151</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca1.html">hw_cau_adr_ca1_t</a> <a class="code" href="struct__hw__cau.html#a67d1e0d65da508592bdaec67f0e0f65a">ADR_CA1</a>;          </div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a351be85dd534a6d5191fbe7dc502a1de"> 5152</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca2.html">hw_cau_adr_ca2_t</a> <a class="code" href="struct__hw__cau.html#a351be85dd534a6d5191fbe7dc502a1de">ADR_CA2</a>;          </div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ab83307d33c9d1f89d0ed096e4a10efa1"> 5153</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca3.html">hw_cau_adr_ca3_t</a> <a class="code" href="struct__hw__cau.html#ab83307d33c9d1f89d0ed096e4a10efa1">ADR_CA3</a>;          </div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a31ba60dda9801f68fd2ab8e32eda12df"> 5154</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca4.html">hw_cau_adr_ca4_t</a> <a class="code" href="struct__hw__cau.html#a31ba60dda9801f68fd2ab8e32eda12df">ADR_CA4</a>;          </div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a6599fdf1296f67c1e65d897fc7f044fb"> 5155</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca5.html">hw_cau_adr_ca5_t</a> <a class="code" href="struct__hw__cau.html#a6599fdf1296f67c1e65d897fc7f044fb">ADR_CA5</a>;          </div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ae2b3ad98c35be35293a49a1a7c129107"> 5156</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca6.html">hw_cau_adr_ca6_t</a> <a class="code" href="struct__hw__cau.html#ae2b3ad98c35be35293a49a1a7c129107">ADR_CA6</a>;          </div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ad3c3d4a0da4ca10ef86891a845b281da"> 5157</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca7.html">hw_cau_adr_ca7_t</a> <a class="code" href="struct__hw__cau.html#ad3c3d4a0da4ca10ef86891a845b281da">ADR_CA7</a>;          </div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ad29ba702f8f68a9a62da1e3c993f55cb"> 5158</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__adr__ca8.html">hw_cau_adr_ca8_t</a> <a class="code" href="struct__hw__cau.html#ad29ba702f8f68a9a62da1e3c993f55cb">ADR_CA8</a>;          </div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;    uint8_t _reserved3[20];</div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a8310931408380fe75a6d39e2940c967f"> 5160</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__casr.html">hw_cau_radr_casr_t</a> <a class="code" href="struct__hw__cau.html#a8310931408380fe75a6d39e2940c967f">RADR_CASR</a>;      </div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a3601e709fae72e1d1d7dbfc1be34e594"> 5161</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__caa.html">hw_cau_radr_caa_t</a> <a class="code" href="struct__hw__cau.html#a3601e709fae72e1d1d7dbfc1be34e594">RADR_CAA</a>;        </div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ad3ba91f54a6b2a3c3ff3befaf4e81120"> 5162</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca0.html">hw_cau_radr_ca0_t</a> <a class="code" href="struct__hw__cau.html#ad3ba91f54a6b2a3c3ff3befaf4e81120">RADR_CA0</a>;        </div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#afe2446ad24aa846bfb259a6a7e3316bd"> 5163</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca1.html">hw_cau_radr_ca1_t</a> <a class="code" href="struct__hw__cau.html#afe2446ad24aa846bfb259a6a7e3316bd">RADR_CA1</a>;        </div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a67dd18bb4a0194ae7a737f0dc269c54d"> 5164</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca2.html">hw_cau_radr_ca2_t</a> <a class="code" href="struct__hw__cau.html#a67dd18bb4a0194ae7a737f0dc269c54d">RADR_CA2</a>;        </div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a5117f1425b2477a988de21748ab25523"> 5165</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca3.html">hw_cau_radr_ca3_t</a> <a class="code" href="struct__hw__cau.html#a5117f1425b2477a988de21748ab25523">RADR_CA3</a>;        </div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#af3fb1a684268d62d6593e53f5671583f"> 5166</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca4.html">hw_cau_radr_ca4_t</a> <a class="code" href="struct__hw__cau.html#af3fb1a684268d62d6593e53f5671583f">RADR_CA4</a>;        </div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a28a81d44b7b2abb496f0d06ead6917ca"> 5167</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca5.html">hw_cau_radr_ca5_t</a> <a class="code" href="struct__hw__cau.html#a28a81d44b7b2abb496f0d06ead6917ca">RADR_CA5</a>;        </div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a6ecf85cd735a089ba125df0939f59b0c"> 5168</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca6.html">hw_cau_radr_ca6_t</a> <a class="code" href="struct__hw__cau.html#a6ecf85cd735a089ba125df0939f59b0c">RADR_CA6</a>;        </div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a6aa4c2cb2f3131ec241b6cc89a3684ac"> 5169</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca7.html">hw_cau_radr_ca7_t</a> <a class="code" href="struct__hw__cau.html#a6aa4c2cb2f3131ec241b6cc89a3684ac">RADR_CA7</a>;        </div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a4407689f30d724fba19d05dff4d1f29e"> 5170</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__radr__ca8.html">hw_cau_radr_ca8_t</a> <a class="code" href="struct__hw__cau.html#a4407689f30d724fba19d05dff4d1f29e">RADR_CA8</a>;        </div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;    uint8_t _reserved4[84];</div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a98da69cf54df01a2a119c1aa059abffb"> 5172</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__casr.html">hw_cau_xor_casr_t</a> <a class="code" href="struct__hw__cau.html#a98da69cf54df01a2a119c1aa059abffb">XOR_CASR</a>;        </div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a37d11f4a8ba9934eeb03506410ca92a0"> 5173</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__caa.html">hw_cau_xor_caa_t</a> <a class="code" href="struct__hw__cau.html#a37d11f4a8ba9934eeb03506410ca92a0">XOR_CAA</a>;          </div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a279810969623cec65d7adfceabffd829"> 5174</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca0.html">hw_cau_xor_ca0_t</a> <a class="code" href="struct__hw__cau.html#a279810969623cec65d7adfceabffd829">XOR_CA0</a>;          </div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a8773505f267a5c839095ec77b6d250eb"> 5175</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca1.html">hw_cau_xor_ca1_t</a> <a class="code" href="struct__hw__cau.html#a8773505f267a5c839095ec77b6d250eb">XOR_CA1</a>;          </div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ab985fb4169741972d6d23a022c18d97b"> 5176</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca2.html">hw_cau_xor_ca2_t</a> <a class="code" href="struct__hw__cau.html#ab985fb4169741972d6d23a022c18d97b">XOR_CA2</a>;          </div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a895e0ae9f0f67070292bb705757cad97"> 5177</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca3.html">hw_cau_xor_ca3_t</a> <a class="code" href="struct__hw__cau.html#a895e0ae9f0f67070292bb705757cad97">XOR_CA3</a>;          </div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a688cd8dda6205d518563d3adbd3c1a48"> 5178</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca4.html">hw_cau_xor_ca4_t</a> <a class="code" href="struct__hw__cau.html#a688cd8dda6205d518563d3adbd3c1a48">XOR_CA4</a>;          </div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a163e87e4d0e0297ac83b35262ff82be6"> 5179</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca5.html">hw_cau_xor_ca5_t</a> <a class="code" href="struct__hw__cau.html#a163e87e4d0e0297ac83b35262ff82be6">XOR_CA5</a>;          </div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a99e17ae449c74c9c99772422a350559c"> 5180</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca6.html">hw_cau_xor_ca6_t</a> <a class="code" href="struct__hw__cau.html#a99e17ae449c74c9c99772422a350559c">XOR_CA6</a>;          </div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a62d92f2d73b1baad112666dfa25a74a8"> 5181</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca7.html">hw_cau_xor_ca7_t</a> <a class="code" href="struct__hw__cau.html#a62d92f2d73b1baad112666dfa25a74a8">XOR_CA7</a>;          </div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#af8bff406eaeeebeccc1b984c94caeaa0"> 5182</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__xor__ca8.html">hw_cau_xor_ca8_t</a> <a class="code" href="struct__hw__cau.html#af8bff406eaeeebeccc1b984c94caeaa0">XOR_CA8</a>;          </div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;    uint8_t _reserved5[20];</div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ae6c3793cf15e3fbad47686f699f555a9"> 5184</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__casr.html">hw_cau_rotl_casr_t</a> <a class="code" href="struct__hw__cau.html#ae6c3793cf15e3fbad47686f699f555a9">ROTL_CASR</a>;      </div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a401a2a7c1bdcc1e60960605835947777"> 5185</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__caa.html">hw_cau_rotl_caa_t</a> <a class="code" href="struct__hw__cau.html#a401a2a7c1bdcc1e60960605835947777">ROTL_CAA</a>;        </div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a0ce142eda9819092aca68c23b162509b"> 5186</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca0.html">hw_cau_rotl_ca0_t</a> <a class="code" href="struct__hw__cau.html#a0ce142eda9819092aca68c23b162509b">ROTL_CA0</a>;        </div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a71978550b899cfd1a93b95149dee98a4"> 5187</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca1.html">hw_cau_rotl_ca1_t</a> <a class="code" href="struct__hw__cau.html#a71978550b899cfd1a93b95149dee98a4">ROTL_CA1</a>;        </div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a66339c6d0e1f64ebe5e4814e02dd46fe"> 5188</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca2.html">hw_cau_rotl_ca2_t</a> <a class="code" href="struct__hw__cau.html#a66339c6d0e1f64ebe5e4814e02dd46fe">ROTL_CA2</a>;        </div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#aec68be7f2ff4597aa6f51cd73c6c77b1"> 5189</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca3.html">hw_cau_rotl_ca3_t</a> <a class="code" href="struct__hw__cau.html#aec68be7f2ff4597aa6f51cd73c6c77b1">ROTL_CA3</a>;        </div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a4056ad72ebb592ff6d572fee7294644b"> 5190</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca4.html">hw_cau_rotl_ca4_t</a> <a class="code" href="struct__hw__cau.html#a4056ad72ebb592ff6d572fee7294644b">ROTL_CA4</a>;        </div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a23e39aa871ba535db0edc7e6aaa6dc27"> 5191</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca5.html">hw_cau_rotl_ca5_t</a> <a class="code" href="struct__hw__cau.html#a23e39aa871ba535db0edc7e6aaa6dc27">ROTL_CA5</a>;        </div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ac66f2106f07c30d55377c920b932d5b6"> 5192</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca6.html">hw_cau_rotl_ca6_t</a> <a class="code" href="struct__hw__cau.html#ac66f2106f07c30d55377c920b932d5b6">ROTL_CA6</a>;        </div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#abe3b613e7de4bd1e680838535581da29"> 5193</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca7.html">hw_cau_rotl_ca7_t</a> <a class="code" href="struct__hw__cau.html#abe3b613e7de4bd1e680838535581da29">ROTL_CA7</a>;        </div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a1aece1c897eb57c01ba363191da5609a"> 5194</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__rotl__ca8.html">hw_cau_rotl_ca8_t</a> <a class="code" href="struct__hw__cau.html#a1aece1c897eb57c01ba363191da5609a">ROTL_CA8</a>;        </div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;    uint8_t _reserved6[276];</div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ae339a4ac67679c118a76591bc7b2e932"> 5196</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__casr.html">hw_cau_aesc_casr_t</a> <a class="code" href="struct__hw__cau.html#ae339a4ac67679c118a76591bc7b2e932">AESC_CASR</a>;      </div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a342b57f6f5b1d692698ad00d241699c5"> 5197</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__caa.html">hw_cau_aesc_caa_t</a> <a class="code" href="struct__hw__cau.html#a342b57f6f5b1d692698ad00d241699c5">AESC_CAA</a>;        </div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#af13ff7ad2c8c9054b08d05363509a18a"> 5198</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca0.html">hw_cau_aesc_ca0_t</a> <a class="code" href="struct__hw__cau.html#af13ff7ad2c8c9054b08d05363509a18a">AESC_CA0</a>;        </div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ae866509dcaf0f1a3eac11a921b2fe035"> 5199</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca1.html">hw_cau_aesc_ca1_t</a> <a class="code" href="struct__hw__cau.html#ae866509dcaf0f1a3eac11a921b2fe035">AESC_CA1</a>;        </div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a1f9a09c44103a1060ac1f6a79b6705b0"> 5200</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca2.html">hw_cau_aesc_ca2_t</a> <a class="code" href="struct__hw__cau.html#a1f9a09c44103a1060ac1f6a79b6705b0">AESC_CA2</a>;        </div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a0ca8e371d7763bacb9430e4d63d4ca3e"> 5201</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca3.html">hw_cau_aesc_ca3_t</a> <a class="code" href="struct__hw__cau.html#a0ca8e371d7763bacb9430e4d63d4ca3e">AESC_CA3</a>;        </div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a2f8f6d2d5ad1b7801b7f25a0b769cbf4"> 5202</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca4.html">hw_cau_aesc_ca4_t</a> <a class="code" href="struct__hw__cau.html#a2f8f6d2d5ad1b7801b7f25a0b769cbf4">AESC_CA4</a>;        </div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#af764fbed9dcfcc8762e39cc910afe3dd"> 5203</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca5.html">hw_cau_aesc_ca5_t</a> <a class="code" href="struct__hw__cau.html#af764fbed9dcfcc8762e39cc910afe3dd">AESC_CA5</a>;        </div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a64729bdc5a0280db7df535e9458d9a34"> 5204</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca6.html">hw_cau_aesc_ca6_t</a> <a class="code" href="struct__hw__cau.html#a64729bdc5a0280db7df535e9458d9a34">AESC_CA6</a>;        </div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#af684eda56eda2e1be9d13eb2473ccdd0"> 5205</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca7.html">hw_cau_aesc_ca7_t</a> <a class="code" href="struct__hw__cau.html#af684eda56eda2e1be9d13eb2473ccdd0">AESC_CA7</a>;        </div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a98ad30fc8b5fad738b3af2f92b16f08d"> 5206</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesc__ca8.html">hw_cau_aesc_ca8_t</a> <a class="code" href="struct__hw__cau.html#a98ad30fc8b5fad738b3af2f92b16f08d">AESC_CA8</a>;        </div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;    uint8_t _reserved7[20];</div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a2613fe3563919cfee8b54bbcd866324a"> 5208</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__casr.html">hw_cau_aesic_casr_t</a> <a class="code" href="struct__hw__cau.html#a2613fe3563919cfee8b54bbcd866324a">AESIC_CASR</a>;    </div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a77564683bc581b5aba19895f32863441"> 5209</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__caa.html">hw_cau_aesic_caa_t</a> <a class="code" href="struct__hw__cau.html#a77564683bc581b5aba19895f32863441">AESIC_CAA</a>;      </div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ae890fa860015b85bd371bb1180b3bbf3"> 5210</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca0.html">hw_cau_aesic_ca0_t</a> <a class="code" href="struct__hw__cau.html#ae890fa860015b85bd371bb1180b3bbf3">AESIC_CA0</a>;      </div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a03d58af755b1d40e7215e9d716745bdd"> 5211</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca1.html">hw_cau_aesic_ca1_t</a> <a class="code" href="struct__hw__cau.html#a03d58af755b1d40e7215e9d716745bdd">AESIC_CA1</a>;      </div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a02e899af61dd70e50cd4aa7d47af2521"> 5212</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca2.html">hw_cau_aesic_ca2_t</a> <a class="code" href="struct__hw__cau.html#a02e899af61dd70e50cd4aa7d47af2521">AESIC_CA2</a>;      </div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a4732a719c1bc88bbd0bd4ac4e0d21d76"> 5213</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca3.html">hw_cau_aesic_ca3_t</a> <a class="code" href="struct__hw__cau.html#a4732a719c1bc88bbd0bd4ac4e0d21d76">AESIC_CA3</a>;      </div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a5083ef6637fdba2104634764cdf478e7"> 5214</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca4.html">hw_cau_aesic_ca4_t</a> <a class="code" href="struct__hw__cau.html#a5083ef6637fdba2104634764cdf478e7">AESIC_CA4</a>;      </div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a0f9123ca23f11a84db1ee402c8211270"> 5215</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca5.html">hw_cau_aesic_ca5_t</a> <a class="code" href="struct__hw__cau.html#a0f9123ca23f11a84db1ee402c8211270">AESIC_CA5</a>;      </div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#a6280ae12497a86678819b417bacf9790"> 5216</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca6.html">hw_cau_aesic_ca6_t</a> <a class="code" href="struct__hw__cau.html#a6280ae12497a86678819b417bacf9790">AESIC_CA6</a>;      </div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#aabaf8ec257003dfb01e8d6f7f4001ac4"> 5217</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca7.html">hw_cau_aesic_ca7_t</a> <a class="code" href="struct__hw__cau.html#aabaf8ec257003dfb01e8d6f7f4001ac4">AESIC_CA7</a>;      </div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="struct__hw__cau.html#ae4e6fb5a34b1ccd3b9c963697e7e9ccf"> 5218</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__cau__aesic__ca8.html">hw_cau_aesic_ca8_t</a> <a class="code" href="struct__hw__cau.html#ae4e6fb5a34b1ccd3b9c963697e7e9ccf">AESIC_CA8</a>;      </div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;} <a class="code" href="struct__hw__cau.html">hw_cau_t</a>;</div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;</div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define HW_CAU(x)      (*(hw_cau_t *)(x))</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_CAU_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__cau_html_a7accd0a93d54a6a9761740082aab5609"><div class="ttname"><a href="struct__hw__cau.html#a7accd0a93d54a6a9761740082aab5609">_hw_cau::DIRECT12</a></div><div class="ttdeci">__O hw_cau_direct12_t DIRECT12</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5119</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca7_1_1__hw__cau__adr__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca7_1_1__hw__cau__adr__ca7__bitfields.html">_hw_cau_adr_ca7::_hw_cau_adr_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2402</div></div>
<div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="union__hw__cau__direct13_html"><div class="ttname"><a href="union__hw__cau__direct13.html">_hw_cau_direct13</a></div><div class="ttdoc">HW_CAU_DIRECT13 - Direct access register 13 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:783</div></div>
<div class="ttc" id="struct__hw__cau_html_afc95808d62c7bfecc0e239c5c82dfb86"><div class="ttname"><a href="struct__hw__cau.html#afc95808d62c7bfecc0e239c5c82dfb86">_hw_cau::ADR_CASR</a></div><div class="ttdeci">__O hw_cau_adr_casr_t ADR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5148</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca1_html"><div class="ttname"><a href="union__hw__cau__aesc__ca1.html">_hw_cau_aesc_ca1</a></div><div class="ttdoc">HW_CAU_AESC_CA1 - General Purpose Register 1 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4231</div></div>
<div class="ttc" id="struct__hw__cau_html_a4056ad72ebb592ff6d572fee7294644b"><div class="ttname"><a href="struct__hw__cau.html#a4056ad72ebb592ff6d572fee7294644b">_hw_cau::ROTL_CA4</a></div><div class="ttdeci">__O hw_cau_rotl_ca4_t ROTL_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5190</div></div>
<div class="ttc" id="struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields.html">_hw_cau_direct10::_hw_cau_direct10_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:654</div></div>
<div class="ttc" id="struct__hw__cau_html_a0f9123ca23f11a84db1ee402c8211270"><div class="ttname"><a href="struct__hw__cau.html#a0f9123ca23f11a84db1ee402c8211270">_hw_cau::AESIC_CA5</a></div><div class="ttdeci">__O hw_cau_aesic_ca5_t AESIC_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5215</div></div>
<div class="ttc" id="struct__hw__cau__xor__caa_1_1__hw__cau__xor__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__caa_1_1__hw__cau__xor__caa__bitfields.html">_hw_cau_xor_caa::_hw_cau_xor_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3098</div></div>
<div class="ttc" id="struct__hw__cau_html_ad7cd403cbd4fd316a355c388cba84c43"><div class="ttname"><a href="struct__hw__cau.html#ad7cd403cbd4fd316a355c388cba84c43">_hw_cau::ADR_CAA</a></div><div class="ttdeci">__O hw_cau_adr_caa_t ADR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5149</div></div>
<div class="ttc" id="union__hw__cau__adr__ca6_html"><div class="ttname"><a href="union__hw__cau__adr__ca6.html">_hw_cau_adr_ca6</a></div><div class="ttdoc">HW_CAU_ADR_CA6 - General Purpose Register 6 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2355</div></div>
<div class="ttc" id="struct__hw__cau__str__ca0_1_1__hw__cau__str__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca0_1_1__hw__cau__str__ca0__bitfields.html">_hw_cau_str_ca0::_hw_cau_str_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1570</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca3_1_1__hw__cau__xor__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca3_1_1__hw__cau__xor__ca3__bitfields.html">_hw_cau_xor_ca3::_hw_cau_xor_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3274</div></div>
<div class="ttc" id="struct__hw__cau_html_ab83307d33c9d1f89d0ed096e4a10efa1"><div class="ttname"><a href="struct__hw__cau.html#ab83307d33c9d1f89d0ed096e4a10efa1">_hw_cau::ADR_CA3</a></div><div class="ttdeci">__O hw_cau_adr_ca3_t ADR_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5153</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca3_html"><div class="ttname"><a href="union__hw__cau__aesc__ca3.html">_hw_cau_aesc_ca3</a></div><div class="ttdoc">HW_CAU_AESC_CA3 - General Purpose Register 3 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4319</div></div>
<div class="ttc" id="struct__hw__cau_html_ac96f8dd6b4f7728e2899d9cab8ccd094"><div class="ttname"><a href="struct__hw__cau.html#ac96f8dd6b4f7728e2899d9cab8ccd094">_hw_cau::STR_CA1</a></div><div class="ttdeci">__I hw_cau_str_ca1_t STR_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5139</div></div>
<div class="ttc" id="union__hw__cau__radr__ca2_html"><div class="ttname"><a href="union__hw__cau__radr__ca2.html">_hw_cau_radr_ca2</a></div><div class="ttdoc">HW_CAU_RADR_CA2 - General Purpose Register 2 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2703</div></div>
<div class="ttc" id="struct__hw__cau_html_a5117f1425b2477a988de21748ab25523"><div class="ttname"><a href="struct__hw__cau.html#a5117f1425b2477a988de21748ab25523">_hw_cau::RADR_CA3</a></div><div class="ttdeci">__O hw_cau_radr_ca3_t RADR_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5165</div></div>
<div class="ttc" id="struct__hw__cau_html_a14cdb2110b401788e723505695382b65"><div class="ttname"><a href="struct__hw__cau.html#a14cdb2110b401788e723505695382b65">_hw_cau::DIRECT13</a></div><div class="ttdeci">__O hw_cau_direct13_t DIRECT13</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5120</div></div>
<div class="ttc" id="union__hw__cau__direct1_html"><div class="ttname"><a href="union__hw__cau__direct1.html">_hw_cau_direct1</a></div><div class="ttdoc">HW_CAU_DIRECT1 - Direct access register 1 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:255</div></div>
<div class="ttc" id="struct__hw__cau_html_a02e899af61dd70e50cd4aa7d47af2521"><div class="ttname"><a href="struct__hw__cau.html#a02e899af61dd70e50cd4aa7d47af2521">_hw_cau::AESIC_CA2</a></div><div class="ttdeci">__O hw_cau_aesic_ca2_t AESIC_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5212</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca2_1_1__hw__cau__ldr__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca2_1_1__hw__cau__ldr__ca2__bitfields.html">_hw_cau_ldr_ca2::_hw_cau_ldr_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1134</div></div>
<div class="ttc" id="struct__hw__cau_html_a94bbb5f61eb9caa24f5c78de79b6b953"><div class="ttname"><a href="struct__hw__cau.html#a94bbb5f61eb9caa24f5c78de79b6b953">_hw_cau::STR_CA7</a></div><div class="ttdeci">__I hw_cau_str_ca7_t STR_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5145</div></div>
<div class="ttc" id="struct__hw__cau_html_af684eda56eda2e1be9d13eb2473ccdd0"><div class="ttname"><a href="struct__hw__cau.html#af684eda56eda2e1be9d13eb2473ccdd0">_hw_cau::AESC_CA7</a></div><div class="ttdeci">__O hw_cau_aesc_ca7_t AESC_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5205</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca1_1_1__hw__cau__radr__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca1_1_1__hw__cau__radr__ca1__bitfields.html">_hw_cau_radr_ca1::_hw_cau_radr_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2662</div></div>
<div class="ttc" id="struct__hw__cau_html_adebbe904a615f2fa151430d58e25e5c9"><div class="ttname"><a href="struct__hw__cau.html#adebbe904a615f2fa151430d58e25e5c9">_hw_cau::STR_CA2</a></div><div class="ttdeci">__I hw_cau_str_ca2_t STR_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5140</div></div>
<div class="ttc" id="struct__hw__cau_html_ac893719b742976d5e5dd048eb299b309"><div class="ttname"><a href="struct__hw__cau.html#ac893719b742976d5e5dd048eb299b309">_hw_cau::LDR_CASR</a></div><div class="ttdeci">__O hw_cau_ldr_casr_t LDR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5124</div></div>
<div class="ttc" id="struct__hw__cau_html_a64729bdc5a0280db7df535e9458d9a34"><div class="ttname"><a href="struct__hw__cau.html#a64729bdc5a0280db7df535e9458d9a34">_hw_cau::AESC_CA6</a></div><div class="ttdeci">__O hw_cau_aesc_ca6_t AESC_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5204</div></div>
<div class="ttc" id="struct__hw__cau_html_a2ea105256516d8b74b7c7498905a0237"><div class="ttname"><a href="struct__hw__cau.html#a2ea105256516d8b74b7c7498905a0237">_hw_cau::STR_CA5</a></div><div class="ttdeci">__I hw_cau_str_ca5_t STR_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5143</div></div>
<div class="ttc" id="struct__hw__cau__direct12_1_1__hw__cau__direct12__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct12_1_1__hw__cau__direct12__bitfields.html">_hw_cau_direct12::_hw_cau_direct12_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:742</div></div>
<div class="ttc" id="struct__hw__cau_html_a23e39aa871ba535db0edc7e6aaa6dc27"><div class="ttname"><a href="struct__hw__cau.html#a23e39aa871ba535db0edc7e6aaa6dc27">_hw_cau::ROTL_CA5</a></div><div class="ttdeci">__O hw_cau_rotl_ca5_t ROTL_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5191</div></div>
<div class="ttc" id="struct__hw__cau__direct9_1_1__hw__cau__direct9__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct9_1_1__hw__cau__direct9__bitfields.html">_hw_cau_direct9::_hw_cau_direct9_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:610</div></div>
<div class="ttc" id="struct__hw__cau_html_a163e87e4d0e0297ac83b35262ff82be6"><div class="ttname"><a href="struct__hw__cau.html#a163e87e4d0e0297ac83b35262ff82be6">_hw_cau::XOR_CA5</a></div><div class="ttdeci">__O hw_cau_xor_ca5_t XOR_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5179</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca2_html"><div class="ttname"><a href="union__hw__cau__rotl__ca2.html">_hw_cau_rotl_ca2</a></div><div class="ttdoc">HW_CAU_ROTL_CA2 - General Purpose Register 2 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3751</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca1_html"><div class="ttname"><a href="union__hw__cau__aesic__ca1.html">_hw_cau_aesic_ca1</a></div><div class="ttdoc">HW_CAU_AESIC_CA1 - General Purpose Register 1 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4755</div></div>
<div class="ttc" id="struct__hw__cau_html_a8773505f267a5c839095ec77b6d250eb"><div class="ttname"><a href="struct__hw__cau.html#a8773505f267a5c839095ec77b6d250eb">_hw_cau::XOR_CA1</a></div><div class="ttdeci">__O hw_cau_xor_ca1_t XOR_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5175</div></div>
<div class="ttc" id="struct__hw__cau_html_a895e0ae9f0f67070292bb705757cad97"><div class="ttname"><a href="struct__hw__cau.html#a895e0ae9f0f67070292bb705757cad97">_hw_cau::XOR_CA3</a></div><div class="ttdeci">__O hw_cau_xor_ca3_t XOR_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5177</div></div>
<div class="ttc" id="struct__hw__cau_html_a6ecf85cd735a089ba125df0939f59b0c"><div class="ttname"><a href="struct__hw__cau.html#a6ecf85cd735a089ba125df0939f59b0c">_hw_cau::RADR_CA6</a></div><div class="ttdeci">__O hw_cau_radr_ca6_t RADR_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5168</div></div>
<div class="ttc" id="union__hw__cau__xor__ca1_html"><div class="ttname"><a href="union__hw__cau__xor__ca1.html">_hw_cau_xor_ca1</a></div><div class="ttdoc">HW_CAU_XOR_CA1 - General Purpose Register 1 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3183</div></div>
<div class="ttc" id="struct__hw__cau_html_a98da69cf54df01a2a119c1aa059abffb"><div class="ttname"><a href="struct__hw__cau.html#a98da69cf54df01a2a119c1aa059abffb">_hw_cau::XOR_CASR</a></div><div class="ttdeci">__O hw_cau_xor_casr_t XOR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5172</div></div>
<div class="ttc" id="union__hw__cau__direct4_html"><div class="ttname"><a href="union__hw__cau__direct4.html">_hw_cau_direct4</a></div><div class="ttdoc">HW_CAU_DIRECT4 - Direct access register 4 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:387</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca5_1_1__hw__cau__aesic__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca5_1_1__hw__cau__aesic__ca5__bitfields.html">_hw_cau_aesic_ca5::_hw_cau_aesic_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4934</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca7_1_1__hw__cau__xor__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca7_1_1__hw__cau__xor__ca7__bitfields.html">_hw_cau_xor_ca7::_hw_cau_xor_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3450</div></div>
<div class="ttc" id="struct__hw__cau_html_a67d1e0d65da508592bdaec67f0e0f65a"><div class="ttname"><a href="struct__hw__cau.html#a67d1e0d65da508592bdaec67f0e0f65a">_hw_cau::ADR_CA1</a></div><div class="ttdeci">__O hw_cau_adr_ca1_t ADR_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5151</div></div>
<div class="ttc" id="struct__hw__cau_html_ae031d2acb5b699611229f6c02a1a20ea"><div class="ttname"><a href="struct__hw__cau.html#ae031d2acb5b699611229f6c02a1a20ea">_hw_cau::DIRECT6</a></div><div class="ttdeci">__O hw_cau_direct6_t DIRECT6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5113</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__cau__ldr__casr_html"><div class="ttname"><a href="union__hw__cau__ldr__casr.html">_hw_cau_ldr_casr</a></div><div class="ttdoc">HW_CAU_LDR_CASR - Status register - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:915</div></div>
<div class="ttc" id="union__hw__cau__xor__casr_html"><div class="ttname"><a href="union__hw__cau__xor__casr.html">_hw_cau_xor_casr</a></div><div class="ttdoc">HW_CAU_XOR_CASR - Status register - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3011</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca2_1_1__hw__cau__xor__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca2_1_1__hw__cau__xor__ca2__bitfields.html">_hw_cau_xor_ca2::_hw_cau_xor_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3230</div></div>
<div class="ttc" id="struct__hw__cau_html_ae866509dcaf0f1a3eac11a921b2fe035"><div class="ttname"><a href="struct__hw__cau.html#ae866509dcaf0f1a3eac11a921b2fe035">_hw_cau::AESC_CA1</a></div><div class="ttdeci">__O hw_cau_aesc_ca1_t AESC_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5199</div></div>
<div class="ttc" id="struct__hw__cau_html_a8e4cc81641ee6badbcb442463aa4475e"><div class="ttname"><a href="struct__hw__cau.html#a8e4cc81641ee6badbcb442463aa4475e">_hw_cau::DIRECT7</a></div><div class="ttdeci">__O hw_cau_direct7_t DIRECT7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5114</div></div>
<div class="ttc" id="union__hw__cau__str__ca6_html"><div class="ttname"><a href="union__hw__cau__str__ca6.html">_hw_cau_str_ca6</a></div><div class="ttdoc">HW_CAU_STR_CA6 - General Purpose Register 6 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1831</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca7_html"><div class="ttname"><a href="union__hw__cau__aesc__ca7.html">_hw_cau_aesc_ca7</a></div><div class="ttdoc">HW_CAU_AESC_CA7 - General Purpose Register 7 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4495</div></div>
<div class="ttc" id="struct__hw__cau_html_a12dd9b41ee7760f7da58cbd186a69690"><div class="ttname"><a href="struct__hw__cau.html#a12dd9b41ee7760f7da58cbd186a69690">_hw_cau::DIRECT2</a></div><div class="ttdeci">__O hw_cau_direct2_t DIRECT2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5109</div></div>
<div class="ttc" id="struct__hw__cau__str__caa_1_1__hw__cau__str__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__caa_1_1__hw__cau__str__caa__bitfields.html">_hw_cau_str_caa::_hw_cau_str_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1526</div></div>
<div class="ttc" id="union__hw__cau__adr__casr_html"><div class="ttname"><a href="union__hw__cau__adr__casr.html">_hw_cau_adr_casr</a></div><div class="ttdoc">HW_CAU_ADR_CASR - Status register - Add Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1963</div></div>
<div class="ttc" id="union__hw__cau__str__casr_html"><div class="ttname"><a href="union__hw__cau__str__casr.html">_hw_cau_str_casr</a></div><div class="ttdoc">HW_CAU_STR_CASR - Status register - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1439</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca5_html"><div class="ttname"><a href="union__hw__cau__rotl__ca5.html">_hw_cau_rotl_ca5</a></div><div class="ttdoc">HW_CAU_ROTL_CA5 - General Purpose Register 5 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3883</div></div>
<div class="ttc" id="union__hw__cau__adr__ca0_html"><div class="ttname"><a href="union__hw__cau__adr__ca0.html">_hw_cau_adr_ca0</a></div><div class="ttdoc">HW_CAU_ADR_CA0 - General Purpose Register 0 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2091</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca7_1_1__hw__cau__aesic__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca7_1_1__hw__cau__aesic__ca7__bitfields.html">_hw_cau_aesic_ca7::_hw_cau_aesic_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5022</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca1_1_1__hw__cau__aesic__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca1_1_1__hw__cau__aesic__ca1__bitfields.html">_hw_cau_aesic_ca1::_hw_cau_aesic_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4758</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca2_1_1__hw__cau__aesic__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca2_1_1__hw__cau__aesic__ca2__bitfields.html">_hw_cau_aesic_ca2::_hw_cau_aesic_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4802</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca8_html"><div class="ttname"><a href="union__hw__cau__aesic__ca8.html">_hw_cau_aesic_ca8</a></div><div class="ttdoc">HW_CAU_AESIC_CA8 - General Purpose Register 8 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5063</div></div>
<div class="ttc" id="union__hw__cau__radr__ca4_html"><div class="ttname"><a href="union__hw__cau__radr__ca4.html">_hw_cau_radr_ca4</a></div><div class="ttdoc">HW_CAU_RADR_CA4 - General Purpose Register 4 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2791</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca8_html"><div class="ttname"><a href="union__hw__cau__ldr__ca8.html">_hw_cau_ldr_ca8</a></div><div class="ttdoc">HW_CAU_LDR_CA8 - General Purpose Register 8 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1395</div></div>
<div class="ttc" id="struct__hw__cau__rotl__caa_1_1__hw__cau__rotl__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__caa_1_1__hw__cau__rotl__caa__bitfields.html">_hw_cau_rotl_caa::_hw_cau_rotl_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3622</div></div>
<div class="ttc" id="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html">_hw_cau_str_casr::_hw_cau_str_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1442</div></div>
<div class="ttc" id="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html">_hw_cau_ldr_casr::_hw_cau_ldr_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:918</div></div>
<div class="ttc" id="union__hw__cau__direct7_html"><div class="ttname"><a href="union__hw__cau__direct7.html">_hw_cau_direct7</a></div><div class="ttdoc">HW_CAU_DIRECT7 - Direct access register 7 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:519</div></div>
<div class="ttc" id="union__hw__cau__direct14_html"><div class="ttname"><a href="union__hw__cau__direct14.html">_hw_cau_direct14</a></div><div class="ttdoc">HW_CAU_DIRECT14 - Direct access register 14 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:827</div></div>
<div class="ttc" id="struct__hw__cau__direct14_1_1__hw__cau__direct14__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct14_1_1__hw__cau__direct14__bitfields.html">_hw_cau_direct14::_hw_cau_direct14_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:830</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca3_1_1__hw__cau__ldr__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca3_1_1__hw__cau__ldr__ca3__bitfields.html">_hw_cau_ldr_ca3::_hw_cau_ldr_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1178</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca0_html"><div class="ttname"><a href="union__hw__cau__aesc__ca0.html">_hw_cau_aesc_ca0</a></div><div class="ttdoc">HW_CAU_AESC_CA0 - General Purpose Register 0 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4187</div></div>
<div class="ttc" id="struct__hw__cau_html_a1cb36095fd06149823fdd1180df6c7b2"><div class="ttname"><a href="struct__hw__cau.html#a1cb36095fd06149823fdd1180df6c7b2">_hw_cau::STR_CAA</a></div><div class="ttdeci">__I hw_cau_str_caa_t STR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5137</div></div>
<div class="ttc" id="struct__hw__cau_html_aabaf8ec257003dfb01e8d6f7f4001ac4"><div class="ttname"><a href="struct__hw__cau.html#aabaf8ec257003dfb01e8d6f7f4001ac4">_hw_cau::AESIC_CA7</a></div><div class="ttdeci">__O hw_cau_aesic_ca7_t AESIC_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5217</div></div>
<div class="ttc" id="struct__hw__cau_html_a56737f820a5ff38331424c46c532f049"><div class="ttname"><a href="struct__hw__cau.html#a56737f820a5ff38331424c46c532f049">_hw_cau::DIRECT9</a></div><div class="ttdeci">__O hw_cau_direct9_t DIRECT9</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5116</div></div>
<div class="ttc" id="union__hw__cau__adr__ca5_html"><div class="ttname"><a href="union__hw__cau__adr__ca5.html">_hw_cau_adr_ca5</a></div><div class="ttdoc">HW_CAU_ADR_CA5 - General Purpose Register 5 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2311</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca3_1_1__hw__cau__aesic__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca3_1_1__hw__cau__aesic__ca3__bitfields.html">_hw_cau_aesic_ca3::_hw_cau_aesic_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4846</div></div>
<div class="ttc" id="union__hw__cau__radr__ca1_html"><div class="ttname"><a href="union__hw__cau__radr__ca1.html">_hw_cau_radr_ca1</a></div><div class="ttdoc">HW_CAU_RADR_CA1 - General Purpose Register 1 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2659</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca8_html"><div class="ttname"><a href="union__hw__cau__rotl__ca8.html">_hw_cau_rotl_ca8</a></div><div class="ttdoc">HW_CAU_ROTL_CA8 - General Purpose Register 8 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4015</div></div>
<div class="ttc" id="union__hw__cau__direct0_html"><div class="ttname"><a href="union__hw__cau__direct0.html">_hw_cau_direct0</a></div><div class="ttdoc">HW_CAU_DIRECT0 - Direct access register 0 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:211</div></div>
<div class="ttc" id="struct__hw__cau_html_a3f24db2006603908802fe0e0f9d99c99"><div class="ttname"><a href="struct__hw__cau.html#a3f24db2006603908802fe0e0f9d99c99">_hw_cau::STR_CA3</a></div><div class="ttdeci">__I hw_cau_str_ca3_t STR_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5141</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca7_1_1__hw__cau__ldr__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca7_1_1__hw__cau__ldr__ca7__bitfields.html">_hw_cau_ldr_ca7::_hw_cau_ldr_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1354</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca4_1_1__hw__cau__ldr__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca4_1_1__hw__cau__ldr__ca4__bitfields.html">_hw_cau_ldr_ca4::_hw_cau_ldr_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1222</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca5_1_1__hw__cau__rotl__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca5_1_1__hw__cau__rotl__ca5__bitfields.html">_hw_cau_rotl_ca5::_hw_cau_rotl_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3886</div></div>
<div class="ttc" id="union__hw__cau__xor__ca3_html"><div class="ttname"><a href="union__hw__cau__xor__ca3.html">_hw_cau_xor_ca3</a></div><div class="ttdoc">HW_CAU_XOR_CA3 - General Purpose Register 3 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3271</div></div>
<div class="ttc" id="union__hw__cau__adr__caa_html"><div class="ttname"><a href="union__hw__cau__adr__caa.html">_hw_cau_adr_caa</a></div><div class="ttdoc">HW_CAU_ADR_CAA - Accumulator register - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2047</div></div>
<div class="ttc" id="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields_html_a27adf12dcbddc7690ef22e422d38a416"><div class="ttname"><a href="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields.html#a27adf12dcbddc7690ef22e422d38a416">_hw_cau_direct0::_hw_cau_direct0_bitfields::CAU_DIRECT0b</a></div><div class="ttdeci">uint32_t CAU_DIRECT0b</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:216</div></div>
<div class="ttc" id="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html">_hw_cau_adr_casr::_hw_cau_adr_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1966</div></div>
<div class="ttc" id="struct__hw__cau_html_a0ce142eda9819092aca68c23b162509b"><div class="ttname"><a href="struct__hw__cau.html#a0ce142eda9819092aca68c23b162509b">_hw_cau::ROTL_CA0</a></div><div class="ttdeci">__O hw_cau_rotl_ca0_t ROTL_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5186</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca5_1_1__hw__cau__ldr__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca5_1_1__hw__cau__ldr__ca5__bitfields.html">_hw_cau_ldr_ca5::_hw_cau_ldr_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1266</div></div>
<div class="ttc" id="union__hw__cau__str__ca0_html"><div class="ttname"><a href="union__hw__cau__str__ca0.html">_hw_cau_str_ca0</a></div><div class="ttdoc">HW_CAU_STR_CA0 - General Purpose Register 0 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1567</div></div>
<div class="ttc" id="union__hw__cau__str__caa_html"><div class="ttname"><a href="union__hw__cau__str__caa.html">_hw_cau_str_caa</a></div><div class="ttdoc">HW_CAU_STR_CAA - Accumulator register - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1523</div></div>
<div class="ttc" id="struct__hw__cau_html_a28a81d44b7b2abb496f0d06ead6917ca"><div class="ttname"><a href="struct__hw__cau.html#a28a81d44b7b2abb496f0d06ead6917ca">_hw_cau::RADR_CA5</a></div><div class="ttdeci">__O hw_cau_radr_ca5_t RADR_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5167</div></div>
<div class="ttc" id="struct__hw__cau_html_a66339c6d0e1f64ebe5e4814e02dd46fe"><div class="ttname"><a href="struct__hw__cau.html#a66339c6d0e1f64ebe5e4814e02dd46fe">_hw_cau::ROTL_CA2</a></div><div class="ttdeci">__O hw_cau_rotl_ca2_t ROTL_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5188</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca1_html"><div class="ttname"><a href="union__hw__cau__rotl__ca1.html">_hw_cau_rotl_ca1</a></div><div class="ttdoc">HW_CAU_ROTL_CA1 - General Purpose Register 1 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3707</div></div>
<div class="ttc" id="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html">_hw_cau_radr_casr::_hw_cau_radr_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2490</div></div>
<div class="ttc" id="struct__hw__cau__direct1_1_1__hw__cau__direct1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct1_1_1__hw__cau__direct1__bitfields.html">_hw_cau_direct1::_hw_cau_direct1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:258</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca4_html"><div class="ttname"><a href="union__hw__cau__aesic__ca4.html">_hw_cau_aesic_ca4</a></div><div class="ttdoc">HW_CAU_AESIC_CA4 - General Purpose Register 4 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4887</div></div>
<div class="ttc" id="union__hw__cau__radr__ca8_html"><div class="ttname"><a href="union__hw__cau__radr__ca8.html">_hw_cau_radr_ca8</a></div><div class="ttdoc">HW_CAU_RADR_CA8 - General Purpose Register 8 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2967</div></div>
<div class="ttc" id="struct__hw__cau_html_af13ff7ad2c8c9054b08d05363509a18a"><div class="ttname"><a href="struct__hw__cau.html#af13ff7ad2c8c9054b08d05363509a18a">_hw_cau::AESC_CA0</a></div><div class="ttdeci">__O hw_cau_aesc_ca0_t AESC_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5198</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca4_html"><div class="ttname"><a href="union__hw__cau__ldr__ca4.html">_hw_cau_ldr_ca4</a></div><div class="ttdoc">HW_CAU_LDR_CA4 - General Purpose Register 4 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1219</div></div>
<div class="ttc" id="union__hw__cau__xor__ca2_html"><div class="ttname"><a href="union__hw__cau__xor__ca2.html">_hw_cau_xor_ca2</a></div><div class="ttdoc">HW_CAU_XOR_CA2 - General Purpose Register 2 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3227</div></div>
<div class="ttc" id="struct__hw__cau_html_a543dc9717837533c5b10294e5226a3a4"><div class="ttname"><a href="struct__hw__cau.html#a543dc9717837533c5b10294e5226a3a4">_hw_cau::DIRECT4</a></div><div class="ttdeci">__O hw_cau_direct4_t DIRECT4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5111</div></div>
<div class="ttc" id="union__hw__cau__direct3_html"><div class="ttname"><a href="union__hw__cau__direct3.html">_hw_cau_direct3</a></div><div class="ttdoc">HW_CAU_DIRECT3 - Direct access register 3 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:343</div></div>
<div class="ttc" id="struct__hw__cau_html_ad7073dfe5070089d5d75dee51bf6410f"><div class="ttname"><a href="struct__hw__cau.html#ad7073dfe5070089d5d75dee51bf6410f">_hw_cau::STR_CASR</a></div><div class="ttdeci">__I hw_cau_str_casr_t STR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5136</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca2_html"><div class="ttname"><a href="union__hw__cau__ldr__ca2.html">_hw_cau_ldr_ca2</a></div><div class="ttdoc">HW_CAU_LDR_CA2 - General Purpose Register 2 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1131</div></div>
<div class="ttc" id="union__hw__cau__direct10_html"><div class="ttname"><a href="union__hw__cau__direct10.html">_hw_cau_direct10</a></div><div class="ttdoc">HW_CAU_DIRECT10 - Direct access register 10 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:651</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca8_1_1__hw__cau__ldr__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca8_1_1__hw__cau__ldr__ca8__bitfields.html">_hw_cau_ldr_ca8::_hw_cau_ldr_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1398</div></div>
<div class="ttc" id="struct__hw__cau_html_a62d92f2d73b1baad112666dfa25a74a8"><div class="ttname"><a href="struct__hw__cau.html#a62d92f2d73b1baad112666dfa25a74a8">_hw_cau::XOR_CA7</a></div><div class="ttdeci">__O hw_cau_xor_ca7_t XOR_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5181</div></div>
<div class="ttc" id="struct__hw__cau_html_a316ea8bc7c67595473b7d8940970ded0"><div class="ttname"><a href="struct__hw__cau.html#a316ea8bc7c67595473b7d8940970ded0">_hw_cau::LDR_CA4</a></div><div class="ttdeci">__O hw_cau_ldr_ca4_t LDR_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5130</div></div>
<div class="ttc" id="union__hw__cau__str__ca5_html"><div class="ttname"><a href="union__hw__cau__str__ca5.html">_hw_cau_str_ca5</a></div><div class="ttdoc">HW_CAU_STR_CA5 - General Purpose Register 5 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1787</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca6_html"><div class="ttname"><a href="union__hw__cau__aesc__ca6.html">_hw_cau_aesc_ca6</a></div><div class="ttdoc">HW_CAU_AESC_CA6 - General Purpose Register 6 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4451</div></div>
<div class="ttc" id="struct__hw__cau__str__ca2_1_1__hw__cau__str__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca2_1_1__hw__cau__str__ca2__bitfields.html">_hw_cau_str_ca2::_hw_cau_str_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1658</div></div>
<div class="ttc" id="struct__hw__cau__str__ca7_1_1__hw__cau__str__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca7_1_1__hw__cau__str__ca7__bitfields.html">_hw_cau_str_ca7::_hw_cau_str_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1878</div></div>
<div class="ttc" id="struct__hw__cau_html_a29c4e6f96a1c2bbce5ebba2551c6e0b5"><div class="ttname"><a href="struct__hw__cau.html#a29c4e6f96a1c2bbce5ebba2551c6e0b5">_hw_cau::STR_CA6</a></div><div class="ttdeci">__I hw_cau_str_ca6_t STR_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5144</div></div>
<div class="ttc" id="union__hw__cau__aesic__casr_html"><div class="ttname"><a href="union__hw__cau__aesic__casr.html">_hw_cau_aesic_casr</a></div><div class="ttdoc">HW_CAU_AESIC_CASR - Status register - AES Inverse Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4583</div></div>
<div class="ttc" id="struct__hw__cau_html_ae6c3793cf15e3fbad47686f699f555a9"><div class="ttname"><a href="struct__hw__cau.html#ae6c3793cf15e3fbad47686f699f555a9">_hw_cau::ROTL_CASR</a></div><div class="ttdeci">__O hw_cau_rotl_casr_t ROTL_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5184</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca4_html"><div class="ttname"><a href="union__hw__cau__rotl__ca4.html">_hw_cau_rotl_ca4</a></div><div class="ttdoc">HW_CAU_ROTL_CA4 - General Purpose Register 4 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3839</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca5_1_1__hw__cau__aesc__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca5_1_1__hw__cau__aesc__ca5__bitfields.html">_hw_cau_aesc_ca5::_hw_cau_aesc_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4410</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca1_1_1__hw__cau__aesc__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca1_1_1__hw__cau__aesc__ca1__bitfields.html">_hw_cau_aesc_ca1::_hw_cau_aesc_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4234</div></div>
<div class="ttc" id="struct__hw__cau_html_a37d11f4a8ba9934eeb03506410ca92a0"><div class="ttname"><a href="struct__hw__cau.html#a37d11f4a8ba9934eeb03506410ca92a0">_hw_cau::XOR_CAA</a></div><div class="ttdeci">__O hw_cau_xor_caa_t XOR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5173</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca7_html"><div class="ttname"><a href="union__hw__cau__aesic__ca7.html">_hw_cau_aesic_ca7</a></div><div class="ttdoc">HW_CAU_AESIC_CA7 - General Purpose Register 7 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5019</div></div>
<div class="ttc" id="union__hw__cau__radr__ca3_html"><div class="ttname"><a href="union__hw__cau__radr__ca3.html">_hw_cau_radr_ca3</a></div><div class="ttdoc">HW_CAU_RADR_CA3 - General Purpose Register 3 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2747</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca7_html"><div class="ttname"><a href="union__hw__cau__ldr__ca7.html">_hw_cau_ldr_ca7</a></div><div class="ttdoc">HW_CAU_LDR_CA7 - General Purpose Register 7 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1351</div></div>
<div class="ttc" id="union__hw__cau__xor__ca7_html"><div class="ttname"><a href="union__hw__cau__xor__ca7.html">_hw_cau_xor_ca7</a></div><div class="ttdoc">HW_CAU_XOR_CA7 - General Purpose Register 7 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3447</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca4_1_1__hw__cau__xor__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca4_1_1__hw__cau__xor__ca4__bitfields.html">_hw_cau_xor_ca4::_hw_cau_xor_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3318</div></div>
<div class="ttc" id="struct__hw__cau_html_af2f63004d91c1bfdfa0803ca243ad647"><div class="ttname"><a href="struct__hw__cau.html#af2f63004d91c1bfdfa0803ca243ad647">_hw_cau::STR_CA0</a></div><div class="ttdeci">__I hw_cau_str_ca0_t STR_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5138</div></div>
<div class="ttc" id="struct__hw__cau_html_ab985fb4169741972d6d23a022c18d97b"><div class="ttname"><a href="struct__hw__cau.html#ab985fb4169741972d6d23a022c18d97b">_hw_cau::XOR_CA2</a></div><div class="ttdeci">__O hw_cau_xor_ca2_t XOR_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5176</div></div>
<div class="ttc" id="struct__hw__cau__str__ca6_1_1__hw__cau__str__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca6_1_1__hw__cau__str__ca6__bitfields.html">_hw_cau_str_ca6::_hw_cau_str_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1834</div></div>
<div class="ttc" id="struct__hw__cau__direct8_1_1__hw__cau__direct8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct8_1_1__hw__cau__direct8__bitfields.html">_hw_cau_direct8::_hw_cau_direct8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:566</div></div>
<div class="ttc" id="struct__hw__cau_html_a4f6384146ac1efdec4a07014dbdc2149"><div class="ttname"><a href="struct__hw__cau.html#a4f6384146ac1efdec4a07014dbdc2149">_hw_cau::DIRECT15</a></div><div class="ttdeci">__O hw_cau_direct15_t DIRECT15</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5122</div></div>
<div class="ttc" id="struct__hw__cau_html_ad29ba702f8f68a9a62da1e3c993f55cb"><div class="ttname"><a href="struct__hw__cau.html#ad29ba702f8f68a9a62da1e3c993f55cb">_hw_cau::ADR_CA8</a></div><div class="ttdeci">__O hw_cau_adr_ca8_t ADR_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5158</div></div>
<div class="ttc" id="struct__hw__cau_html_a77564683bc581b5aba19895f32863441"><div class="ttname"><a href="struct__hw__cau.html#a77564683bc581b5aba19895f32863441">_hw_cau::AESIC_CAA</a></div><div class="ttdeci">__O hw_cau_aesic_caa_t AESIC_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5209</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca5_1_1__hw__cau__radr__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca5_1_1__hw__cau__radr__ca5__bitfields.html">_hw_cau_radr_ca5::_hw_cau_radr_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2838</div></div>
<div class="ttc" id="union__hw__cau__adr__ca8_html"><div class="ttname"><a href="union__hw__cau__adr__ca8.html">_hw_cau_adr_ca8</a></div><div class="ttdoc">HW_CAU_ADR_CA8 - General Purpose Register 8 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2443</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca0_html"><div class="ttname"><a href="union__hw__cau__aesic__ca0.html">_hw_cau_aesic_ca0</a></div><div class="ttdoc">HW_CAU_AESIC_CA0 - General Purpose Register 0 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4711</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca1_1_1__hw__cau__ldr__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca1_1_1__hw__cau__ldr__ca1__bitfields.html">_hw_cau_ldr_ca1::_hw_cau_ldr_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1090</div></div>
<div class="ttc" id="struct__hw__cau__adr__caa_1_1__hw__cau__adr__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__caa_1_1__hw__cau__adr__caa__bitfields.html">_hw_cau_adr_caa::_hw_cau_adr_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2050</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca7_html"><div class="ttname"><a href="union__hw__cau__rotl__ca7.html">_hw_cau_rotl_ca7</a></div><div class="ttdoc">HW_CAU_ROTL_CA7 - General Purpose Register 7 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3971</div></div>
<div class="ttc" id="struct__hw__cau_html_a03d58af755b1d40e7215e9d716745bdd"><div class="ttname"><a href="struct__hw__cau.html#a03d58af755b1d40e7215e9d716745bdd">_hw_cau::AESIC_CA1</a></div><div class="ttdeci">__O hw_cau_aesic_ca1_t AESIC_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5211</div></div>
<div class="ttc" id="struct__hw__cau__direct6_1_1__hw__cau__direct6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct6_1_1__hw__cau__direct6__bitfields.html">_hw_cau_direct6::_hw_cau_direct6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:478</div></div>
<div class="ttc" id="struct__hw__cau__aesic__caa_1_1__hw__cau__aesic__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__caa_1_1__hw__cau__aesic__caa__bitfields.html">_hw_cau_aesic_caa::_hw_cau_aesic_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4670</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca2_1_1__hw__cau__adr__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca2_1_1__hw__cau__adr__ca2__bitfields.html">_hw_cau_adr_ca2::_hw_cau_adr_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2182</div></div>
<div class="ttc" id="struct__hw__cau_html_ad53e6210e118eba2a47fc7ef42335ab6"><div class="ttname"><a href="struct__hw__cau.html#ad53e6210e118eba2a47fc7ef42335ab6">_hw_cau::LDR_CA0</a></div><div class="ttdeci">__O hw_cau_ldr_ca0_t LDR_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5126</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca8_1_1__hw__cau__rotl__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca8_1_1__hw__cau__rotl__ca8__bitfields.html">_hw_cau_rotl_ca8::_hw_cau_rotl_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4018</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca7_1_1__hw__cau__rotl__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca7_1_1__hw__cau__rotl__ca7__bitfields.html">_hw_cau_rotl_ca7::_hw_cau_rotl_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3974</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca6_1_1__hw__cau__rotl__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca6_1_1__hw__cau__rotl__ca6__bitfields.html">_hw_cau_rotl_ca6::_hw_cau_rotl_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3930</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca4_1_1__hw__cau__rotl__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca4_1_1__hw__cau__rotl__ca4__bitfields.html">_hw_cau_rotl_ca4::_hw_cau_rotl_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3842</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca3_1_1__hw__cau__rotl__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca3_1_1__hw__cau__rotl__ca3__bitfields.html">_hw_cau_rotl_ca3::_hw_cau_rotl_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3798</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca2_1_1__hw__cau__rotl__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca2_1_1__hw__cau__rotl__ca2__bitfields.html">_hw_cau_rotl_ca2::_hw_cau_rotl_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3754</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca1_1_1__hw__cau__rotl__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca1_1_1__hw__cau__rotl__ca1__bitfields.html">_hw_cau_rotl_ca1::_hw_cau_rotl_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3710</div></div>
<div class="ttc" id="struct__hw__cau__rotl__ca0_1_1__hw__cau__rotl__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__ca0_1_1__hw__cau__rotl__ca0__bitfields.html">_hw_cau_rotl_ca0::_hw_cau_rotl_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3666</div></div>
<div class="ttc" id="union__hw__cau__xor__ca4_html"><div class="ttname"><a href="union__hw__cau__xor__ca4.html">_hw_cau_xor_ca4</a></div><div class="ttdoc">HW_CAU_XOR_CA4 - General Purpose Register 4 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3315</div></div>
<div class="ttc" id="struct__hw__cau__radr__caa_1_1__hw__cau__radr__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__caa_1_1__hw__cau__radr__caa__bitfields.html">_hw_cau_radr_caa::_hw_cau_radr_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2574</div></div>
<div class="ttc" id="struct__hw__cau_html_a342b57f6f5b1d692698ad00d241699c5"><div class="ttname"><a href="struct__hw__cau.html#a342b57f6f5b1d692698ad00d241699c5">_hw_cau::AESC_CAA</a></div><div class="ttdeci">__O hw_cau_aesc_caa_t AESC_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5197</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca8_1_1__hw__cau__aesc__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca8_1_1__hw__cau__aesc__ca8__bitfields.html">_hw_cau_aesc_ca8::_hw_cau_aesc_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4542</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca6_1_1__hw__cau__aesc__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca6_1_1__hw__cau__aesc__ca6__bitfields.html">_hw_cau_aesc_ca6::_hw_cau_aesc_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4454</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca4_1_1__hw__cau__aesc__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca4_1_1__hw__cau__aesc__ca4__bitfields.html">_hw_cau_aesc_ca4::_hw_cau_aesc_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4366</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca2_1_1__hw__cau__aesc__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca2_1_1__hw__cau__aesc__ca2__bitfields.html">_hw_cau_aesc_ca2::_hw_cau_aesc_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4278</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca0_1_1__hw__cau__aesc__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca0_1_1__hw__cau__aesc__ca0__bitfields.html">_hw_cau_aesc_ca0::_hw_cau_aesc_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4190</div></div>
<div class="ttc" id="struct__hw__cau_html_a3601e709fae72e1d1d7dbfc1be34e594"><div class="ttname"><a href="struct__hw__cau.html#a3601e709fae72e1d1d7dbfc1be34e594">_hw_cau::RADR_CAA</a></div><div class="ttdeci">__O hw_cau_radr_caa_t RADR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5161</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca4_1_1__hw__cau__adr__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca4_1_1__hw__cau__adr__ca4__bitfields.html">_hw_cau_adr_ca4::_hw_cau_adr_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2270</div></div>
<div class="ttc" id="struct__hw__cau__direct11_1_1__hw__cau__direct11__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct11_1_1__hw__cau__direct11__bitfields.html">_hw_cau_direct11::_hw_cau_direct11_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:698</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca4_1_1__hw__cau__aesic__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca4_1_1__hw__cau__aesic__ca4__bitfields.html">_hw_cau_aesic_ca4::_hw_cau_aesic_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4890</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca0_html"><div class="ttname"><a href="union__hw__cau__rotl__ca0.html">_hw_cau_rotl_ca0</a></div><div class="ttdoc">HW_CAU_ROTL_CA0 - General Purpose Register 0 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3663</div></div>
<div class="ttc" id="struct__hw__cau_html_ae890fa860015b85bd371bb1180b3bbf3"><div class="ttname"><a href="struct__hw__cau.html#ae890fa860015b85bd371bb1180b3bbf3">_hw_cau::AESIC_CA0</a></div><div class="ttdeci">__O hw_cau_aesic_ca0_t AESIC_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5210</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca3_html"><div class="ttname"><a href="union__hw__cau__aesic__ca3.html">_hw_cau_aesic_ca3</a></div><div class="ttdoc">HW_CAU_AESIC_CA3 - General Purpose Register 3 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4843</div></div>
<div class="ttc" id="struct__hw__cau_html_ae4e6fb5a34b1ccd3b9c963697e7e9ccf"><div class="ttname"><a href="struct__hw__cau.html#ae4e6fb5a34b1ccd3b9c963697e7e9ccf">_hw_cau::AESIC_CA8</a></div><div class="ttdeci">__O hw_cau_aesic_ca8_t AESIC_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5218</div></div>
<div class="ttc" id="union__hw__cau__radr__ca7_html"><div class="ttname"><a href="union__hw__cau__radr__ca7.html">_hw_cau_radr_ca7</a></div><div class="ttdoc">HW_CAU_RADR_CA7 - General Purpose Register 7 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2923</div></div>
<div class="ttc" id="struct__hw__cau__direct13_1_1__hw__cau__direct13__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct13_1_1__hw__cau__direct13__bitfields.html">_hw_cau_direct13::_hw_cau_direct13_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:786</div></div>
<div class="ttc" id="struct__hw__cau_html_abe0c5ecef424211b435902042555e792"><div class="ttname"><a href="struct__hw__cau.html#abe0c5ecef424211b435902042555e792">_hw_cau::DIRECT14</a></div><div class="ttdeci">__O hw_cau_direct14_t DIRECT14</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5121</div></div>
<div class="ttc" id="struct__hw__cau_html_a4407689f30d724fba19d05dff4d1f29e"><div class="ttname"><a href="struct__hw__cau.html#a4407689f30d724fba19d05dff4d1f29e">_hw_cau::RADR_CA8</a></div><div class="ttdeci">__O hw_cau_radr_ca8_t RADR_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5170</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca3_html"><div class="ttname"><a href="union__hw__cau__ldr__ca3.html">_hw_cau_ldr_ca3</a></div><div class="ttdoc">HW_CAU_LDR_CA3 - General Purpose Register 3 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1175</div></div>
<div class="ttc" id="union__hw__cau__aesc__caa_html"><div class="ttname"><a href="union__hw__cau__aesc__caa.html">_hw_cau_aesc_caa</a></div><div class="ttdoc">HW_CAU_AESC_CAA - Accumulator register - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4143</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca3_1_1__hw__cau__adr__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca3_1_1__hw__cau__adr__ca3__bitfields.html">_hw_cau_adr_ca3::_hw_cau_adr_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2226</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca1_html"><div class="ttname"><a href="union__hw__cau__ldr__ca1.html">_hw_cau_ldr_ca1</a></div><div class="ttdoc">HW_CAU_LDR_CA1 - General Purpose Register 1 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1087</div></div>
<div class="ttc" id="union__hw__cau__direct15_html"><div class="ttname"><a href="union__hw__cau__direct15.html">_hw_cau_direct15</a></div><div class="ttdoc">HW_CAU_DIRECT15 - Direct access register 15 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:871</div></div>
<div class="ttc" id="struct__hw__cau_html_ad3c3d4a0da4ca10ef86891a845b281da"><div class="ttname"><a href="struct__hw__cau.html#ad3c3d4a0da4ca10ef86891a845b281da">_hw_cau::ADR_CA7</a></div><div class="ttdeci">__O hw_cau_adr_ca7_t ADR_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5157</div></div>
<div class="ttc" id="struct__hw__cau_html_aa491f6e851a611edb7d3628fdb96a4d5"><div class="ttname"><a href="struct__hw__cau.html#aa491f6e851a611edb7d3628fdb96a4d5">_hw_cau::LDR_CA8</a></div><div class="ttdeci">__O hw_cau_ldr_ca8_t LDR_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5134</div></div>
<div class="ttc" id="struct__hw__cau_html_ad3ba91f54a6b2a3c3ff3befaf4e81120"><div class="ttname"><a href="struct__hw__cau.html#ad3ba91f54a6b2a3c3ff3befaf4e81120">_hw_cau::RADR_CA0</a></div><div class="ttdeci">__O hw_cau_radr_ca0_t RADR_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5162</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca5_1_1__hw__cau__xor__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca5_1_1__hw__cau__xor__ca5__bitfields.html">_hw_cau_xor_ca5::_hw_cau_xor_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3362</div></div>
<div class="ttc" id="union__hw__cau__str__ca8_html"><div class="ttname"><a href="union__hw__cau__str__ca8.html">_hw_cau_str_ca8</a></div><div class="ttdoc">HW_CAU_STR_CA8 - General Purpose Register 8 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1919</div></div>
<div class="ttc" id="union__hw__cau__adr__ca4_html"><div class="ttname"><a href="union__hw__cau__adr__ca4.html">_hw_cau_adr_ca4</a></div><div class="ttdoc">HW_CAU_ADR_CA4 - General Purpose Register 4 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2267</div></div>
<div class="ttc" id="struct__hw__cau_html_a6aa4c2cb2f3131ec241b6cc89a3684ac"><div class="ttname"><a href="struct__hw__cau.html#a6aa4c2cb2f3131ec241b6cc89a3684ac">_hw_cau::RADR_CA7</a></div><div class="ttdeci">__O hw_cau_radr_ca7_t RADR_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5169</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca7_1_1__hw__cau__aesc__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca7_1_1__hw__cau__aesc__ca7__bitfields.html">_hw_cau_aesc_ca7::_hw_cau_aesc_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4498</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca5_html"><div class="ttname"><a href="union__hw__cau__aesc__ca5.html">_hw_cau_aesc_ca5</a></div><div class="ttdoc">HW_CAU_AESC_CA5 - General Purpose Register 5 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4407</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca8_1_1__hw__cau__adr__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca8_1_1__hw__cau__adr__ca8__bitfields.html">_hw_cau_adr_ca8::_hw_cau_adr_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2446</div></div>
<div class="ttc" id="union__hw__cau__radr__ca0_html"><div class="ttname"><a href="union__hw__cau__radr__ca0.html">_hw_cau_radr_ca0</a></div><div class="ttdoc">HW_CAU_RADR_CA0 - General Purpose Register 0 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2615</div></div>
<div class="ttc" id="struct__hw__cau_html_a351be85dd534a6d5191fbe7dc502a1de"><div class="ttname"><a href="struct__hw__cau.html#a351be85dd534a6d5191fbe7dc502a1de">_hw_cau::ADR_CA2</a></div><div class="ttdeci">__O hw_cau_adr_ca2_t ADR_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5152</div></div>
<div class="ttc" id="struct__hw__cau__direct5_1_1__hw__cau__direct5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct5_1_1__hw__cau__direct5__bitfields.html">_hw_cau_direct5::_hw_cau_direct5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:434</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca1_1_1__hw__cau__adr__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca1_1_1__hw__cau__adr__ca1__bitfields.html">_hw_cau_adr_ca1::_hw_cau_adr_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2138</div></div>
<div class="ttc" id="struct__hw__cau_html_af3fb1a684268d62d6593e53f5671583f"><div class="ttname"><a href="struct__hw__cau.html#af3fb1a684268d62d6593e53f5671583f">_hw_cau::RADR_CA4</a></div><div class="ttdeci">__O hw_cau_radr_ca4_t RADR_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5166</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca3_html"><div class="ttname"><a href="union__hw__cau__rotl__ca3.html">_hw_cau_rotl_ca3</a></div><div class="ttdoc">HW_CAU_ROTL_CA3 - General Purpose Register 3 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3795</div></div>
<div class="ttc" id="union__hw__cau__adr__ca2_html"><div class="ttname"><a href="union__hw__cau__adr__ca2.html">_hw_cau_adr_ca2</a></div><div class="ttdoc">HW_CAU_ADR_CA2 - General Purpose Register 2 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2179</div></div>
<div class="ttc" id="union__hw__cau__radr__ca6_html"><div class="ttname"><a href="union__hw__cau__radr__ca6.html">_hw_cau_radr_ca6</a></div><div class="ttdoc">HW_CAU_RADR_CA6 - General Purpose Register 6 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2879</div></div>
<div class="ttc" id="struct__hw__cau_html_a67dd18bb4a0194ae7a737f0dc269c54d"><div class="ttname"><a href="struct__hw__cau.html#a67dd18bb4a0194ae7a737f0dc269c54d">_hw_cau::RADR_CA2</a></div><div class="ttdeci">__O hw_cau_radr_ca2_t RADR_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5164</div></div>
<div class="ttc" id="struct__hw__cau__direct15_1_1__hw__cau__direct15__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct15_1_1__hw__cau__direct15__bitfields.html">_hw_cau_direct15::_hw_cau_direct15_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:874</div></div>
<div class="ttc" id="union__hw__cau__xor__ca8_html"><div class="ttname"><a href="union__hw__cau__xor__ca8.html">_hw_cau_xor_ca8</a></div><div class="ttdoc">HW_CAU_XOR_CA8 - General Purpose Register 8 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3491</div></div>
<div class="ttc" id="union__hw__cau__aesc__casr_html"><div class="ttname"><a href="union__hw__cau__aesc__casr.html">_hw_cau_aesc_casr</a></div><div class="ttdoc">HW_CAU_AESC_CASR - Status register - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4059</div></div>
<div class="ttc" id="struct__hw__cau_html_a7b516182d43b9506b045cec54dd4a8a1"><div class="ttname"><a href="struct__hw__cau.html#a7b516182d43b9506b045cec54dd4a8a1">_hw_cau::DIRECT8</a></div><div class="ttdeci">__O hw_cau_direct8_t DIRECT8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5115</div></div>
<div class="ttc" id="struct__hw__cau_html_ac66f2106f07c30d55377c920b932d5b6"><div class="ttname"><a href="struct__hw__cau.html#ac66f2106f07c30d55377c920b932d5b6">_hw_cau::ROTL_CA6</a></div><div class="ttdeci">__O hw_cau_rotl_ca6_t ROTL_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5192</div></div>
<div class="ttc" id="struct__hw__cau_html"><div class="ttname"><a href="struct__hw__cau.html">_hw_cau</a></div><div class="ttdoc">All CAU module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5105</div></div>
<div class="ttc" id="union__hw__cau__rotl__casr_html"><div class="ttname"><a href="union__hw__cau__rotl__casr.html">_hw_cau_rotl_casr</a></div><div class="ttdoc">HW_CAU_ROTL_CASR - Status register - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3535</div></div>
<div class="ttc" id="struct__hw__cau_html_a99f769435ffb2efa2cf6f12defaeeaba"><div class="ttname"><a href="struct__hw__cau.html#a99f769435ffb2efa2cf6f12defaeeaba">_hw_cau::LDR_CA6</a></div><div class="ttdeci">__O hw_cau_ldr_ca6_t LDR_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5132</div></div>
<div class="ttc" id="struct__hw__cau_html_a2613fe3563919cfee8b54bbcd866324a"><div class="ttname"><a href="struct__hw__cau.html#a2613fe3563919cfee8b54bbcd866324a">_hw_cau::AESIC_CASR</a></div><div class="ttdeci">__O hw_cau_aesic_casr_t AESIC_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5208</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca1_1_1__hw__cau__xor__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca1_1_1__hw__cau__xor__ca1__bitfields.html">_hw_cau_xor_ca1::_hw_cau_xor_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3186</div></div>
<div class="ttc" id="union__hw__cau__adr__ca7_html"><div class="ttname"><a href="union__hw__cau__adr__ca7.html">_hw_cau_adr_ca7</a></div><div class="ttdoc">HW_CAU_ADR_CA7 - General Purpose Register 7 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2399</div></div>
<div class="ttc" id="struct__hw__cau_html_a279810969623cec65d7adfceabffd829"><div class="ttname"><a href="struct__hw__cau.html#a279810969623cec65d7adfceabffd829">_hw_cau::XOR_CA0</a></div><div class="ttdeci">__O hw_cau_xor_ca0_t XOR_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5174</div></div>
<div class="ttc" id="union__hw__cau__rotl__caa_html"><div class="ttname"><a href="union__hw__cau__rotl__caa.html">_hw_cau_rotl_caa</a></div><div class="ttdoc">HW_CAU_ROTL_CAA - Accumulator register - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3619</div></div>
<div class="ttc" id="struct__hw__cau_html_ae339a4ac67679c118a76591bc7b2e932"><div class="ttname"><a href="struct__hw__cau.html#ae339a4ac67679c118a76591bc7b2e932">_hw_cau::AESC_CASR</a></div><div class="ttdeci">__O hw_cau_aesc_casr_t AESC_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5196</div></div>
<div class="ttc" id="struct__hw__cau_html_a1aece1c897eb57c01ba363191da5609a"><div class="ttname"><a href="struct__hw__cau.html#a1aece1c897eb57c01ba363191da5609a">_hw_cau::ROTL_CA8</a></div><div class="ttdeci">__O hw_cau_rotl_ca8_t ROTL_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5194</div></div>
<div class="ttc" id="union__hw__cau__radr__casr_html"><div class="ttname"><a href="union__hw__cau__radr__casr.html">_hw_cau_radr_casr</a></div><div class="ttdoc">HW_CAU_RADR_CASR - Status register - Reverse and Add to Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2487</div></div>
<div class="ttc" id="struct__hw__cau_html_a4732a719c1bc88bbd0bd4ac4e0d21d76"><div class="ttname"><a href="struct__hw__cau.html#a4732a719c1bc88bbd0bd4ac4e0d21d76">_hw_cau::AESIC_CA3</a></div><div class="ttdeci">__O hw_cau_aesic_ca3_t AESIC_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5213</div></div>
<div class="ttc" id="struct__hw__cau_html_a401a2a7c1bdcc1e60960605835947777"><div class="ttname"><a href="struct__hw__cau.html#a401a2a7c1bdcc1e60960605835947777">_hw_cau::ROTL_CAA</a></div><div class="ttdeci">__O hw_cau_rotl_caa_t ROTL_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5185</div></div>
<div class="ttc" id="union__hw__cau__direct6_html"><div class="ttname"><a href="union__hw__cau__direct6.html">_hw_cau_direct6</a></div><div class="ttdoc">HW_CAU_DIRECT6 - Direct access register 6 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:475</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca0_1_1__hw__cau__ldr__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca0_1_1__hw__cau__ldr__ca0__bitfields.html">_hw_cau_ldr_ca0::_hw_cau_ldr_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1046</div></div>
<div class="ttc" id="union__hw__cau__radr__caa_html"><div class="ttname"><a href="union__hw__cau__radr__caa.html">_hw_cau_radr_caa</a></div><div class="ttdoc">HW_CAU_RADR_CAA - Accumulator register - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2571</div></div>
<div class="ttc" id="struct__hw__cau_html_a6280ae12497a86678819b417bacf9790"><div class="ttname"><a href="struct__hw__cau.html#a6280ae12497a86678819b417bacf9790">_hw_cau::AESIC_CA6</a></div><div class="ttdeci">__O hw_cau_aesic_ca6_t AESIC_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5216</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca6_1_1__hw__cau__xor__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca6_1_1__hw__cau__xor__ca6__bitfields.html">_hw_cau_xor_ca6::_hw_cau_xor_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3406</div></div>
<div class="ttc" id="union__hw__cau__direct11_html"><div class="ttname"><a href="union__hw__cau__direct11.html">_hw_cau_direct11</a></div><div class="ttdoc">HW_CAU_DIRECT11 - Direct access register 11 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:695</div></div>
<div class="ttc" id="struct__hw__cau_html_a2f8f6d2d5ad1b7801b7f25a0b769cbf4"><div class="ttname"><a href="struct__hw__cau.html#a2f8f6d2d5ad1b7801b7f25a0b769cbf4">_hw_cau::AESC_CA4</a></div><div class="ttdeci">__O hw_cau_aesc_ca4_t AESC_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5202</div></div>
<div class="ttc" id="union__hw__cau__xor__ca5_html"><div class="ttname"><a href="union__hw__cau__xor__ca5.html">_hw_cau_xor_ca5</a></div><div class="ttdoc">HW_CAU_XOR_CA5 - General Purpose Register 5 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3359</div></div>
<div class="ttc" id="struct__hw__cau_html_a0ca8e371d7763bacb9430e4d63d4ca3e"><div class="ttname"><a href="struct__hw__cau.html#a0ca8e371d7763bacb9430e4d63d4ca3e">_hw_cau::AESC_CA3</a></div><div class="ttdeci">__O hw_cau_aesc_ca3_t AESC_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5201</div></div>
<div class="ttc" id="union__hw__cau__str__ca2_html"><div class="ttname"><a href="union__hw__cau__str__ca2.html">_hw_cau_str_ca2</a></div><div class="ttdoc">HW_CAU_STR_CA2 - General Purpose Register 2 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1655</div></div>
<div class="ttc" id="struct__hw__cau__direct4_1_1__hw__cau__direct4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct4_1_1__hw__cau__direct4__bitfields.html">_hw_cau_direct4::_hw_cau_direct4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:390</div></div>
<div class="ttc" id="struct__hw__cau_html_aac421511e8d41832d3d8ec03c924b384"><div class="ttname"><a href="struct__hw__cau.html#aac421511e8d41832d3d8ec03c924b384">_hw_cau::LDR_CA5</a></div><div class="ttdeci">__O hw_cau_ldr_ca5_t LDR_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5131</div></div>
<div class="ttc" id="union__hw__cau__aesic__caa_html"><div class="ttname"><a href="union__hw__cau__aesic__caa.html">_hw_cau_aesic_caa</a></div><div class="ttdoc">HW_CAU_AESIC_CAA - Accumulator register - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4667</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca8_1_1__hw__cau__aesic__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca8_1_1__hw__cau__aesic__ca8__bitfields.html">_hw_cau_aesic_ca8::_hw_cau_aesic_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5066</div></div>
<div class="ttc" id="struct__hw__cau_html_a5083ef6637fdba2104634764cdf478e7"><div class="ttname"><a href="struct__hw__cau.html#a5083ef6637fdba2104634764cdf478e7">_hw_cau::AESIC_CA4</a></div><div class="ttdeci">__O hw_cau_aesic_ca4_t AESIC_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5214</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca6_html"><div class="ttname"><a href="union__hw__cau__aesic__ca6.html">_hw_cau_aesic_ca6</a></div><div class="ttdoc">HW_CAU_AESIC_CA6 - General Purpose Register 6 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4975</div></div>
<div class="ttc" id="struct__hw__cau_html_a31ba60dda9801f68fd2ab8e32eda12df"><div class="ttname"><a href="struct__hw__cau.html#a31ba60dda9801f68fd2ab8e32eda12df">_hw_cau::ADR_CA4</a></div><div class="ttdeci">__O hw_cau_adr_ca4_t ADR_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5154</div></div>
<div class="ttc" id="struct__hw__cau__direct7_1_1__hw__cau__direct7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct7_1_1__hw__cau__direct7__bitfields.html">_hw_cau_direct7::_hw_cau_direct7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:522</div></div>
<div class="ttc" id="union__hw__cau__xor__caa_html"><div class="ttname"><a href="union__hw__cau__xor__caa.html">_hw_cau_xor_caa</a></div><div class="ttdoc">HW_CAU_XOR_CAA - Accumulator register - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3095</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca6_html"><div class="ttname"><a href="union__hw__cau__ldr__ca6.html">_hw_cau_ldr_ca6</a></div><div class="ttdoc">HW_CAU_LDR_CA6 - General Purpose Register 6 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1307</div></div>
<div class="ttc" id="struct__hw__cau__str__ca3_1_1__hw__cau__str__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca3_1_1__hw__cau__str__ca3__bitfields.html">_hw_cau_str_ca3::_hw_cau_str_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1702</div></div>
<div class="ttc" id="union__hw__cau__direct9_html"><div class="ttname"><a href="union__hw__cau__direct9.html">_hw_cau_direct9</a></div><div class="ttdoc">HW_CAU_DIRECT9 - Direct access register 9 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:607</div></div>
<div class="ttc" id="struct__hw__cau_html_a6b2b193ac1edf47d33b27544da8e505d"><div class="ttname"><a href="struct__hw__cau.html#a6b2b193ac1edf47d33b27544da8e505d">_hw_cau::DIRECT3</a></div><div class="ttdeci">__O hw_cau_direct3_t DIRECT3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5110</div></div>
<div class="ttc" id="struct__hw__cau__direct2_1_1__hw__cau__direct2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct2_1_1__hw__cau__direct2__bitfields.html">_hw_cau_direct2::_hw_cau_direct2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:302</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca2_html"><div class="ttname"><a href="union__hw__cau__aesc__ca2.html">_hw_cau_aesc_ca2</a></div><div class="ttdoc">HW_CAU_AESC_CA2 - General Purpose Register 2 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4275</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca0_1_1__hw__cau__aesic__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca0_1_1__hw__cau__aesic__ca0__bitfields.html">_hw_cau_aesic_ca0::_hw_cau_aesic_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4714</div></div>
<div class="ttc" id="struct__hw__cau_html_a722c01b30411f6c16c483a0038df86c5"><div class="ttname"><a href="struct__hw__cau.html#a722c01b30411f6c16c483a0038df86c5">_hw_cau::DIRECT5</a></div><div class="ttdeci">__O hw_cau_direct5_t DIRECT5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5112</div></div>
<div class="ttc" id="union__hw__cau__str__ca7_html"><div class="ttname"><a href="union__hw__cau__str__ca7.html">_hw_cau_str_ca7</a></div><div class="ttdoc">HW_CAU_STR_CA7 - General Purpose Register 7 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1875</div></div>
<div class="ttc" id="struct__hw__cau__str__ca1_1_1__hw__cau__str__ca1__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca1_1_1__hw__cau__str__ca1__bitfields.html">_hw_cau_str_ca1::_hw_cau_str_ca1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1614</div></div>
<div class="ttc" id="struct__hw__cau_html_a59db872e24514d04ffa5e9b7fa66ce0e"><div class="ttname"><a href="struct__hw__cau.html#a59db872e24514d04ffa5e9b7fa66ce0e">_hw_cau::LDR_CAA</a></div><div class="ttdeci">__O hw_cau_ldr_caa_t LDR_CAA</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5125</div></div>
<div class="ttc" id="union__hw__cau__adr__ca3_html"><div class="ttname"><a href="union__hw__cau__adr__ca3.html">_hw_cau_adr_ca3</a></div><div class="ttdoc">HW_CAU_ADR_CA3 - General Purpose Register 3 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2223</div></div>
<div class="ttc" id="struct__hw__cau_html_afe2446ad24aa846bfb259a6a7e3316bd"><div class="ttname"><a href="struct__hw__cau.html#afe2446ad24aa846bfb259a6a7e3316bd">_hw_cau::RADR_CA1</a></div><div class="ttdeci">__O hw_cau_radr_ca1_t RADR_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5163</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca4_html"><div class="ttname"><a href="union__hw__cau__aesc__ca4.html">_hw_cau_aesc_ca4</a></div><div class="ttdoc">HW_CAU_AESC_CA4 - General Purpose Register 4 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4363</div></div>
<div class="ttc" id="struct__hw__cau_html_abe3b613e7de4bd1e680838535581da29"><div class="ttname"><a href="struct__hw__cau.html#abe3b613e7de4bd1e680838535581da29">_hw_cau::ROTL_CA7</a></div><div class="ttdeci">__O hw_cau_rotl_ca7_t ROTL_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5193</div></div>
<div class="ttc" id="struct__hw__cau__str__ca4_1_1__hw__cau__str__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca4_1_1__hw__cau__str__ca4__bitfields.html">_hw_cau_str_ca4::_hw_cau_str_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1746</div></div>
<div class="ttc" id="struct__hw__cau_html_aec68be7f2ff4597aa6f51cd73c6c77b1"><div class="ttname"><a href="struct__hw__cau.html#aec68be7f2ff4597aa6f51cd73c6c77b1">_hw_cau::ROTL_CA3</a></div><div class="ttdeci">__O hw_cau_rotl_ca3_t ROTL_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5189</div></div>
<div class="ttc" id="union__hw__cau__adr__ca1_html"><div class="ttname"><a href="union__hw__cau__adr__ca1.html">_hw_cau_adr_ca1</a></div><div class="ttdoc">HW_CAU_ADR_CA1 - General Purpose Register 1 - Add to register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2135</div></div>
<div class="ttc" id="union__hw__cau__direct2_html"><div class="ttname"><a href="union__hw__cau__direct2.html">_hw_cau_direct2</a></div><div class="ttdoc">HW_CAU_DIRECT2 - Direct access register 2 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:299</div></div>
<div class="ttc" id="union__hw__cau__radr__ca5_html"><div class="ttname"><a href="union__hw__cau__radr__ca5.html">_hw_cau_radr_ca5</a></div><div class="ttdoc">HW_CAU_RADR_CA5 - General Purpose Register 5 - Reverse and Add to Register command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2835</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca5_1_1__hw__cau__adr__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca5_1_1__hw__cau__adr__ca5__bitfields.html">_hw_cau_adr_ca5::_hw_cau_adr_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2314</div></div>
<div class="ttc" id="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields.html">_hw_cau_direct0::_hw_cau_direct0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:214</div></div>
<div class="ttc" id="struct__hw__cau__str__ca5_1_1__hw__cau__str__ca5__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca5_1_1__hw__cau__str__ca5__bitfields.html">_hw_cau_str_ca5::_hw_cau_str_ca5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1790</div></div>
<div class="ttc" id="struct__hw__cau__direct3_1_1__hw__cau__direct3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__direct3_1_1__hw__cau__direct3__bitfields.html">_hw_cau_direct3::_hw_cau_direct3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:346</div></div>
<div class="ttc" id="struct__hw__cau_html_aad4eba0f6636f65ceead99929eff01b3"><div class="ttname"><a href="struct__hw__cau.html#aad4eba0f6636f65ceead99929eff01b3">_hw_cau::LDR_CA2</a></div><div class="ttdeci">__O hw_cau_ldr_ca2_t LDR_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5128</div></div>
<div class="ttc" id="struct__hw__cau_html_a00ef9f2e5fb680c01b4c5def5c91be12"><div class="ttname"><a href="struct__hw__cau.html#a00ef9f2e5fb680c01b4c5def5c91be12">_hw_cau::LDR_CA1</a></div><div class="ttdeci">__O hw_cau_ldr_ca1_t LDR_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5127</div></div>
<div class="ttc" id="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html">_hw_cau_aesic_casr::_hw_cau_aesic_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4586</div></div>
<div class="ttc" id="struct__hw__cau_html_af764fbed9dcfcc8762e39cc910afe3dd"><div class="ttname"><a href="struct__hw__cau.html#af764fbed9dcfcc8762e39cc910afe3dd">_hw_cau::AESC_CA5</a></div><div class="ttdeci">__O hw_cau_aesc_ca5_t AESC_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5203</div></div>
<div class="ttc" id="struct__hw__cau_html_a99e17ae449c74c9c99772422a350559c"><div class="ttname"><a href="struct__hw__cau.html#a99e17ae449c74c9c99772422a350559c">_hw_cau::XOR_CA6</a></div><div class="ttdeci">__O hw_cau_xor_ca6_t XOR_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5180</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca0_1_1__hw__cau__xor__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca0_1_1__hw__cau__xor__ca0__bitfields.html">_hw_cau_xor_ca0::_hw_cau_xor_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3142</div></div>
<div class="ttc" id="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html">_hw_cau_rotl_casr::_hw_cau_rotl_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3538</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca7_1_1__hw__cau__radr__ca7__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca7_1_1__hw__cau__radr__ca7__bitfields.html">_hw_cau_radr_ca7::_hw_cau_radr_ca7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2926</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca3_1_1__hw__cau__radr__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca3_1_1__hw__cau__radr__ca3__bitfields.html">_hw_cau_radr_ca3::_hw_cau_radr_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2750</div></div>
<div class="ttc" id="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html">_hw_cau_xor_casr::_hw_cau_xor_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3014</div></div>
<div class="ttc" id="struct__hw__cau__ldr__ca6_1_1__hw__cau__ldr__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__ca6_1_1__hw__cau__ldr__ca6__bitfields.html">_hw_cau_ldr_ca6::_hw_cau_ldr_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1310</div></div>
<div class="ttc" id="struct__hw__cau_html_a9f0fc8f6c1f85fba2b75837004ba56a7"><div class="ttname"><a href="struct__hw__cau.html#a9f0fc8f6c1f85fba2b75837004ba56a7">_hw_cau::DIRECT10</a></div><div class="ttdeci">__O hw_cau_direct10_t DIRECT10</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5117</div></div>
<div class="ttc" id="struct__hw__cau_html_ae2b3ad98c35be35293a49a1a7c129107"><div class="ttname"><a href="struct__hw__cau.html#ae2b3ad98c35be35293a49a1a7c129107">_hw_cau::ADR_CA6</a></div><div class="ttdeci">__O hw_cau_adr_ca6_t ADR_CA6</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5156</div></div>
<div class="ttc" id="struct__hw__cau_html_a1f9a09c44103a1060ac1f6a79b6705b0"><div class="ttname"><a href="struct__hw__cau.html#a1f9a09c44103a1060ac1f6a79b6705b0">_hw_cau::AESC_CA2</a></div><div class="ttdeci">__O hw_cau_aesc_ca2_t AESC_CA2</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5200</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca2_html"><div class="ttname"><a href="union__hw__cau__aesic__ca2.html">_hw_cau_aesic_ca2</a></div><div class="ttdoc">HW_CAU_AESIC_CA2 - General Purpose Register 2 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4799</div></div>
<div class="ttc" id="struct__hw__cau_html_afb43f4a454df1ee6d12ca5f6b7bb65fc"><div class="ttname"><a href="struct__hw__cau.html#afb43f4a454df1ee6d12ca5f6b7bb65fc">_hw_cau::STR_CA4</a></div><div class="ttdeci">__I hw_cau_str_ca4_t STR_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5142</div></div>
<div class="ttc" id="struct__hw__cau_html_a688cd8dda6205d518563d3adbd3c1a48"><div class="ttname"><a href="struct__hw__cau.html#a688cd8dda6205d518563d3adbd3c1a48">_hw_cau::XOR_CA4</a></div><div class="ttdeci">__O hw_cau_xor_ca4_t XOR_CA4</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5178</div></div>
<div class="ttc" id="union__hw__cau__xor__ca0_html"><div class="ttname"><a href="union__hw__cau__xor__ca0.html">_hw_cau_xor_ca0</a></div><div class="ttdoc">HW_CAU_XOR_CA0 - General Purpose Register 0 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3139</div></div>
<div class="ttc" id="struct__hw__cau__str__ca8_1_1__hw__cau__str__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__str__ca8_1_1__hw__cau__str__ca8__bitfields.html">_hw_cau_str_ca8::_hw_cau_str_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1922</div></div>
<div class="ttc" id="struct__hw__cau_html_a9bff4848b9486437f34a8f263c7cba5b"><div class="ttname"><a href="struct__hw__cau.html#a9bff4848b9486437f34a8f263c7cba5b">_hw_cau::ADR_CA0</a></div><div class="ttdeci">__O hw_cau_adr_ca0_t ADR_CA0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5150</div></div>
<div class="ttc" id="struct__hw__cau_html_a8310931408380fe75a6d39e2940c967f"><div class="ttname"><a href="struct__hw__cau.html#a8310931408380fe75a6d39e2940c967f">_hw_cau::RADR_CASR</a></div><div class="ttdeci">__O hw_cau_radr_casr_t RADR_CASR</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5160</div></div>
<div class="ttc" id="union__hw__cau__direct5_html"><div class="ttname"><a href="union__hw__cau__direct5.html">_hw_cau_direct5</a></div><div class="ttdoc">HW_CAU_DIRECT5 - Direct access register 5 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:431</div></div>
<div class="ttc" id="struct__hw__cau__aesic__ca6_1_1__hw__cau__aesic__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesic__ca6_1_1__hw__cau__aesic__ca6__bitfields.html">_hw_cau_aesic_ca6::_hw_cau_aesic_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4978</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca0_html"><div class="ttname"><a href="union__hw__cau__ldr__ca0.html">_hw_cau_ldr_ca0</a></div><div class="ttdoc">HW_CAU_LDR_CA0 - General Purpose Register 0 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1043</div></div>
<div class="ttc" id="union__hw__cau__direct12_html"><div class="ttname"><a href="union__hw__cau__direct12.html">_hw_cau_direct12</a></div><div class="ttdoc">HW_CAU_DIRECT12 - Direct access register 12 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:739</div></div>
<div class="ttc" id="union__hw__cau__xor__ca6_html"><div class="ttname"><a href="union__hw__cau__xor__ca6.html">_hw_cau_xor_ca6</a></div><div class="ttdoc">HW_CAU_XOR_CA6 - General Purpose Register 6 - Exclusive Or command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3403</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca6_1_1__hw__cau__adr__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca6_1_1__hw__cau__adr__ca6__bitfields.html">_hw_cau_adr_ca6::_hw_cau_adr_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2358</div></div>
<div class="ttc" id="union__hw__cau__ldr__caa_html"><div class="ttname"><a href="union__hw__cau__ldr__caa.html">_hw_cau_ldr_caa</a></div><div class="ttdoc">HW_CAU_LDR_CAA - Accumulator register - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:999</div></div>
<div class="ttc" id="struct__hw__cau_html_aac8ee0289c3891e730b41f1d7d7a96d1"><div class="ttname"><a href="struct__hw__cau.html#aac8ee0289c3891e730b41f1d7d7a96d1">_hw_cau::STR_CA8</a></div><div class="ttdeci">__I hw_cau_str_ca8_t STR_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5146</div></div>
<div class="ttc" id="struct__hw__cau__adr__ca0_1_1__hw__cau__adr__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__adr__ca0_1_1__hw__cau__adr__ca0__bitfields.html">_hw_cau_adr_ca0::_hw_cau_adr_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2094</div></div>
<div class="ttc" id="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html">_hw_cau_aesc_casr::_hw_cau_aesc_casr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4062</div></div>
<div class="ttc" id="union__hw__cau__str__ca3_html"><div class="ttname"><a href="union__hw__cau__str__ca3.html">_hw_cau_str_ca3</a></div><div class="ttdoc">HW_CAU_STR_CA3 - General Purpose Register 3 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1699</div></div>
<div class="ttc" id="struct__hw__cau_html_a72631fb47910d24e707026d33944f296"><div class="ttname"><a href="struct__hw__cau.html#a72631fb47910d24e707026d33944f296">_hw_cau::DIRECT11</a></div><div class="ttdeci">__O hw_cau_direct11_t DIRECT11</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5118</div></div>
<div class="ttc" id="struct__hw__cau_html_add472ae5ef2536dd4eca65e9efb474d4"><div class="ttname"><a href="struct__hw__cau.html#add472ae5ef2536dd4eca65e9efb474d4">_hw_cau::LDR_CA7</a></div><div class="ttdeci">__O hw_cau_ldr_ca7_t LDR_CA7</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5133</div></div>
<div class="ttc" id="union__hw__cau__aesc__ca8_html"><div class="ttname"><a href="union__hw__cau__aesc__ca8.html">_hw_cau_aesc_ca8</a></div><div class="ttdoc">HW_CAU_AESC_CA8 - General Purpose Register 8 - AES Column Operation command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4539</div></div>
<div class="ttc" id="struct__hw__cau_html_a0678085a1eb5ee8ca79b1d0e0aa6a6c9"><div class="ttname"><a href="struct__hw__cau.html#a0678085a1eb5ee8ca79b1d0e0aa6a6c9">_hw_cau::DIRECT0</a></div><div class="ttdeci">__O hw_cau_direct0_t DIRECT0</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5107</div></div>
<div class="ttc" id="union__hw__cau__str__ca4_html"><div class="ttname"><a href="union__hw__cau__str__ca4.html">_hw_cau_str_ca4</a></div><div class="ttdoc">HW_CAU_STR_CA4 - General Purpose Register 4 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1743</div></div>
<div class="ttc" id="union__hw__cau__str__ca1_html"><div class="ttname"><a href="union__hw__cau__str__ca1.html">_hw_cau_str_ca1</a></div><div class="ttdoc">HW_CAU_STR_CA1 - General Purpose Register 1 - Store Register command (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1611</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca8_1_1__hw__cau__radr__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca8_1_1__hw__cau__radr__ca8__bitfields.html">_hw_cau_radr_ca8::_hw_cau_radr_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2970</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca6_1_1__hw__cau__radr__ca6__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca6_1_1__hw__cau__radr__ca6__bitfields.html">_hw_cau_radr_ca6::_hw_cau_radr_ca6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2882</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca4_1_1__hw__cau__radr__ca4__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca4_1_1__hw__cau__radr__ca4__bitfields.html">_hw_cau_radr_ca4::_hw_cau_radr_ca4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2794</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca2_1_1__hw__cau__radr__ca2__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca2_1_1__hw__cau__radr__ca2__bitfields.html">_hw_cau_radr_ca2::_hw_cau_radr_ca2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2706</div></div>
<div class="ttc" id="struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields_html"><div class="ttname"><a href="struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields.html">_hw_cau_radr_ca0::_hw_cau_radr_ca0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:2618</div></div>
<div class="ttc" id="union__hw__cau__rotl__ca6_html"><div class="ttname"><a href="union__hw__cau__rotl__ca6.html">_hw_cau_rotl_ca6</a></div><div class="ttdoc">HW_CAU_ROTL_CA6 - General Purpose Register 6 - Rotate Left command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3927</div></div>
<div class="ttc" id="struct__hw__cau__aesc__caa_1_1__hw__cau__aesc__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__caa_1_1__hw__cau__aesc__caa__bitfields.html">_hw_cau_aesc_caa::_hw_cau_aesc_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4146</div></div>
<div class="ttc" id="struct__hw__cau_html_a71978550b899cfd1a93b95149dee98a4"><div class="ttname"><a href="struct__hw__cau.html#a71978550b899cfd1a93b95149dee98a4">_hw_cau::ROTL_CA1</a></div><div class="ttdeci">__O hw_cau_rotl_ca1_t ROTL_CA1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5187</div></div>
<div class="ttc" id="union__hw__cau__aesic__ca5_html"><div class="ttname"><a href="union__hw__cau__aesic__ca5.html">_hw_cau_aesic_ca5</a></div><div class="ttdoc">HW_CAU_AESIC_CA5 - General Purpose Register 5 - AES Inverse Column Operation command (WO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4931</div></div>
<div class="ttc" id="struct__hw__cau_html_af8bff406eaeeebeccc1b984c94caeaa0"><div class="ttname"><a href="struct__hw__cau.html#af8bff406eaeeebeccc1b984c94caeaa0">_hw_cau::XOR_CA8</a></div><div class="ttdeci">__O hw_cau_xor_ca8_t XOR_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5182</div></div>
<div class="ttc" id="struct__hw__cau_html_a6599fdf1296f67c1e65d897fc7f044fb"><div class="ttname"><a href="struct__hw__cau.html#a6599fdf1296f67c1e65d897fc7f044fb">_hw_cau::ADR_CA5</a></div><div class="ttdeci">__O hw_cau_adr_ca5_t ADR_CA5</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5155</div></div>
<div class="ttc" id="struct__hw__cau_html_a98ad30fc8b5fad738b3af2f92b16f08d"><div class="ttname"><a href="struct__hw__cau.html#a98ad30fc8b5fad738b3af2f92b16f08d">_hw_cau::AESC_CA8</a></div><div class="ttdeci">__O hw_cau_aesc_ca8_t AESC_CA8</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5206</div></div>
<div class="ttc" id="struct__hw__cau__ldr__caa_1_1__hw__cau__ldr__caa__bitfields_html"><div class="ttname"><a href="struct__hw__cau__ldr__caa_1_1__hw__cau__ldr__caa__bitfields.html">_hw_cau_ldr_caa::_hw_cau_ldr_caa_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1002</div></div>
<div class="ttc" id="union__hw__cau__ldr__ca5_html"><div class="ttname"><a href="union__hw__cau__ldr__ca5.html">_hw_cau_ldr_ca5</a></div><div class="ttdoc">HW_CAU_LDR_CA5 - General Purpose Register 5 - Load Register command (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:1263</div></div>
<div class="ttc" id="struct__hw__cau_html_adb2390900301203661b50af09a50df9f"><div class="ttname"><a href="struct__hw__cau.html#adb2390900301203661b50af09a50df9f">_hw_cau::DIRECT1</a></div><div class="ttdeci">__O hw_cau_direct1_t DIRECT1</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5108</div></div>
<div class="ttc" id="struct__hw__cau__xor__ca8_1_1__hw__cau__xor__ca8__bitfields_html"><div class="ttname"><a href="struct__hw__cau__xor__ca8_1_1__hw__cau__xor__ca8__bitfields.html">_hw_cau_xor_ca8::_hw_cau_xor_ca8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:3494</div></div>
<div class="ttc" id="struct__hw__cau__aesc__ca3_1_1__hw__cau__aesc__ca3__bitfields_html"><div class="ttname"><a href="struct__hw__cau__aesc__ca3_1_1__hw__cau__aesc__ca3__bitfields.html">_hw_cau_aesc_ca3::_hw_cau_aesc_ca3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:4322</div></div>
<div class="ttc" id="struct__hw__cau_html_a01ae9b748215cdece59e2b4932aeb83b"><div class="ttname"><a href="struct__hw__cau.html#a01ae9b748215cdece59e2b4932aeb83b">_hw_cau::LDR_CA3</a></div><div class="ttdeci">__O hw_cau_ldr_ca3_t LDR_CA3</div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:5129</div></div>
<div class="ttc" id="union__hw__cau__direct8_html"><div class="ttname"><a href="union__hw__cau__direct8.html">_hw_cau_direct8</a></div><div class="ttdoc">HW_CAU_DIRECT8 - Direct access register 8 (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_cau.h:563</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
