\doxysubsubsection{EFM32\+GG990\+F1024 Peripheral Declarations}
\hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration}{}\label{group___e_f_m32_g_g990_f1024___peripheral___declaration}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga137c9e7c0bc9e12f455df0a6e41c0287}{DMA}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5412ac9ff64f4ab68c289a0da739eaef}{AES}}~((\mbox{\hyperlink{struct_a_e_s___type_def}{AES\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga779bf099075a999d1074357fccbd466b}{USB}}~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga543ff1594e55db162ab50232e7db483e}{MSC}}~((\mbox{\hyperlink{struct_m_s_c___type_def}{MSC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga629b03a1fa09ca0b2358175a16b5ff51}{MSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga15d2c2b1e853b541f1d74797b62c8ac0}{EMU}}~((\mbox{\hyperlink{struct_e_m_u___type_def}{EMU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga61fd6590fabeb9f46d757e426bef70b4}{EMU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gae61c7bfebd19ce246f292313d9d15ed5}{RMU}}~((\mbox{\hyperlink{struct_r_m_u___type_def}{RMU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gad9042aa68a6230303bcfa83275e2012e}{RMU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}~((\mbox{\hyperlink{struct_c_m_u___type_def}{CMU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2c124644784e7939e5f1c1bf917f4c8c}{CMU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga2fba86c15164350cb62cc0bddfa2cb5c}{LESENSE}}~((\mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def}{LESENSE\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga086990f4c4fa8b685fc204752278b7a4}{LESENSE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gad4f49a106307e160c1c8c99aefc73da8}{LETIMER0}}~((\mbox{\hyperlink{struct_l_e_t_i_m_e_r___type_def}{LETIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga9aaf5d0e92efb654a628aa8519e8ad30}{LETIMER0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab534c0fc7902a85b9d85e8917705bdc3}{EBI}}~((\mbox{\hyperlink{struct_e_b_i___type_def}{EBI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga3be6c12e68d7fb624dbe792805295160}{EBI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaff8eb8989518e5d5bc5410d3fcba9138}{USART0}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gac0876dab14e1a1017ec198c230ada762}{USART0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0508661f121639ffdee7de2353a0def2}{UART0}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a07348b4332ff6b88abf6092347deba}{UART0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga383bf0c4670c3a7fa72df80f66331a46}{UART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaf1b746ba5ab7d0ab657156ebda0f290c}{TIMER0}}~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a5c55fc79dee34c91502b0503404375}{TIMER0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga63bf4f24c85f26e838f55701a5e69831}{TIMER1}}~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a4bd01d91a70285f0bec70f4e9e88bb}{TIMER1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaca904d0e4ebb6d643c349f7f05613995}{TIMER2}}~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga933376d74e94dae8f42e17c09bd91faa}{TIMER2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga6d4063b72c434f0e7afa8eb2a0e7ee00}{TIMER3}}~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2bcbc0fe8296511a1a9d12caff242819}{TIMER3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga07af77bdc71801553e581ddc858d7656}{ACMP0}}~((\mbox{\hyperlink{struct_a_c_m_p___type_def}{ACMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga5e3f07f21dd6ab0682363834112ce5b5}{ACMP0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga11c0ac9aab56e3eea735704ecc0039f9}{ACMP1}}~((\mbox{\hyperlink{struct_a_c_m_p___type_def}{ACMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gab734ffd231a27d74c1fc687eb1344fe9}{ACMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga1037b18e2d226fe7d327d4a6f17a21c1}{GPIO}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gacce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga2df0e11fc4a10e1e7ea0e83042a5c77d}{VCMP}}~((\mbox{\hyperlink{struct_v_c_m_p___type_def}{VCMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gabcff97511217e428406a65b322e8faee}{VCMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga8397acedb06c1832f583d8660807e826}{PRS}}~((\mbox{\hyperlink{struct_p_r_s___type_def}{PRS\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaf990e90715f44cf04d3f5934ee20866c}{PRS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab1eac25b2f0c2d4cf1e46d642608ea3c}{LEUART0}}~((\mbox{\hyperlink{struct_l_e_u_a_r_t___type_def}{LEUART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga9cd124cc5e901df78c62cba2a6e92b55}{LEUART0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gad9c073b2be41e498262c333e37e605c5}{LEUART1}}~((\mbox{\hyperlink{struct_l_e_u_a_r_t___type_def}{LEUART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga4596b99b328b8ec7e565ee7853e819d7}{LEUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga95956643760aaed275e2701151027327}{PCNT0}}~((\mbox{\hyperlink{struct_p_c_n_t___type_def}{PCNT\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaa1387bc9a00adbd17f6c324249d45d37}{PCNT0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5e0d102eae560fc77ae9a4c07aa5f845}{PCNT1}}~((\mbox{\hyperlink{struct_p_c_n_t___type_def}{PCNT\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga1f0cdf5b47b3ede1f0e36e133d78dab0}{PCNT1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga7fa6867dae4cc62313ed0cbce44beace}{PCNT2}}~((\mbox{\hyperlink{struct_p_c_n_t___type_def}{PCNT\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga3ecd04197021c4a4032ee7fb6bac9407}{PCNT2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{ADC0}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gadfe0025fe66918c644e110c3b055c955}{DAC0}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gada12ca8452e773fd8f38041872934efc}{DAC0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gabf2d80992dcfabfd1668184c3dff2733}{LCD}}~((\mbox{\hyperlink{struct_l_c_d___type_def}{LCD\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga017749aad23300240ef5ac4c3d5ca750}{LCD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaa5eade2ab5b4e11defada7b7e7af3158}{BURTC}}~((\mbox{\hyperlink{struct_b_u_r_t_c___type_def}{BURTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2027efa1242ffa207e3c91a265faba1a}{BURTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab938901a5fa5443253fc293ebd0399e3}{WDOG}}~((\mbox{\hyperlink{struct_w_d_o_g___type_def}{WDOG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga0c092d77d4599871d1ebda1a3a28e887}{WDOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0c9f8ac491a1f0ee3073dc97265137d6}{ETM}}~((\mbox{\hyperlink{struct_e_t_m___type_def}{ETM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga459d4e90daa71cded7e3d9fddf3545c2}{ETM\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_gadacf4c0ec79d1e8779e6bad70ddf1ee9}{CALIBRATE}}~((\mbox{\hyperlink{struct_c_a_l_i_b_r_a_t_e___type_def}{CALIBRATE\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga265306c2f0207563b672356abd3fcd6a}{CALIBRATE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0fcf54e71ec010df38f8b7a9c1166f1f}{DEVINFO}}~((\mbox{\hyperlink{struct_d_e_v_i_n_f_o___type_def}{DEVINFO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga38e879f0d121817461f0b329b96614e7}{DEVINFO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga6ad88ce503ff5777d641e1ed15c0d550}{ROMTABLE}}~((\mbox{\hyperlink{struct_r_o_m_t_a_b_l_e___type_def}{ROMTABLE\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga43a55e4b2cd4f6da2bf35f25313cb0d3}{ROMTABLE\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga07af77bdc71801553e581ddc858d7656}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!ACMP0@{ACMP0}}
\index{ACMP0@{ACMP0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{ACMP0}{ACMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga07af77bdc71801553e581ddc858d7656} 
\#define ACMP0~((\mbox{\hyperlink{struct_a_c_m_p___type_def}{ACMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga5e3f07f21dd6ab0682363834112ce5b5}{ACMP0\+\_\+\+BASE}})}

ACMP0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga11c0ac9aab56e3eea735704ecc0039f9}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!ACMP1@{ACMP1}}
\index{ACMP1@{ACMP1}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{ACMP1}{ACMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga11c0ac9aab56e3eea735704ecc0039f9} 
\#define ACMP1~((\mbox{\hyperlink{struct_a_c_m_p___type_def}{ACMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gab734ffd231a27d74c1fc687eb1344fe9}{ACMP1\+\_\+\+BASE}})}

ACMP1 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!ADC0@{ADC0}}
\index{ADC0@{ADC0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{ADC0}{ADC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0d2ea0f4a8dd17bf08e69d05deacbcb5} 
\#define ADC0~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga0aa6c0c068af7a61c770bc6d4322d63e}{ADC0\+\_\+\+BASE}})}

ADC0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5412ac9ff64f4ab68c289a0da739eaef}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!AES@{AES}}
\index{AES@{AES}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{AES}{AES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5412ac9ff64f4ab68c289a0da739eaef} 
\#define AES~((\mbox{\hyperlink{struct_a_e_s___type_def}{AES\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gad099ae8679538f6c00294639d67528bf}{AES\+\_\+\+BASE}})}

AES base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaa5eade2ab5b4e11defada7b7e7af3158}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!BURTC@{BURTC}}
\index{BURTC@{BURTC}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{BURTC}{BURTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaa5eade2ab5b4e11defada7b7e7af3158} 
\#define BURTC~((\mbox{\hyperlink{struct_b_u_r_t_c___type_def}{BURTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2027efa1242ffa207e3c91a265faba1a}{BURTC\+\_\+\+BASE}})}

BURTC base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gadacf4c0ec79d1e8779e6bad70ddf1ee9}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!CALIBRATE@{CALIBRATE}}
\index{CALIBRATE@{CALIBRATE}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{CALIBRATE}{CALIBRATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gadacf4c0ec79d1e8779e6bad70ddf1ee9} 
\#define CALIBRATE~((\mbox{\hyperlink{struct_c_a_l_i_b_r_a_t_e___type_def}{CALIBRATE\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga265306c2f0207563b672356abd3fcd6a}{CALIBRATE\+\_\+\+BASE}})}

CALIBRATE base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!CMU@{CMU}}
\index{CMU@{CMU}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{CMU}{CMU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750} 
\#define CMU~((\mbox{\hyperlink{struct_c_m_u___type_def}{CMU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2c124644784e7939e5f1c1bf917f4c8c}{CMU\+\_\+\+BASE}})}

CMU base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gadfe0025fe66918c644e110c3b055c955}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!DAC0@{DAC0}}
\index{DAC0@{DAC0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{DAC0}{DAC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gadfe0025fe66918c644e110c3b055c955} 
\#define DAC0~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gada12ca8452e773fd8f38041872934efc}{DAC0\+\_\+\+BASE}})}

DAC0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0fcf54e71ec010df38f8b7a9c1166f1f}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!DEVINFO@{DEVINFO}}
\index{DEVINFO@{DEVINFO}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{DEVINFO}{DEVINFO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0fcf54e71ec010df38f8b7a9c1166f1f} 
\#define DEVINFO~((\mbox{\hyperlink{struct_d_e_v_i_n_f_o___type_def}{DEVINFO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga38e879f0d121817461f0b329b96614e7}{DEVINFO\+\_\+\+BASE}})}

DEVINFO base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga137c9e7c0bc9e12f455df0a6e41c0287}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!DMA@{DMA}}
\index{DMA@{DMA}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{DMA}{DMA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga137c9e7c0bc9e12f455df0a6e41c0287} 
\#define DMA~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gab04dd812f37907dc8bd6ed82e346b563}{DMA\+\_\+\+BASE}})}

DMA base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab534c0fc7902a85b9d85e8917705bdc3}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!EBI@{EBI}}
\index{EBI@{EBI}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{EBI}{EBI}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab534c0fc7902a85b9d85e8917705bdc3} 
\#define EBI~((\mbox{\hyperlink{struct_e_b_i___type_def}{EBI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga3be6c12e68d7fb624dbe792805295160}{EBI\+\_\+\+BASE}})}

EBI base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga15d2c2b1e853b541f1d74797b62c8ac0}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!EMU@{EMU}}
\index{EMU@{EMU}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{EMU}{EMU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga15d2c2b1e853b541f1d74797b62c8ac0} 
\#define EMU~((\mbox{\hyperlink{struct_e_m_u___type_def}{EMU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga61fd6590fabeb9f46d757e426bef70b4}{EMU\+\_\+\+BASE}})}

EMU base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0c9f8ac491a1f0ee3073dc97265137d6}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!ETM@{ETM}}
\index{ETM@{ETM}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{ETM}{ETM}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0c9f8ac491a1f0ee3073dc97265137d6} 
\#define ETM~((\mbox{\hyperlink{struct_e_t_m___type_def}{ETM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga459d4e90daa71cded7e3d9fddf3545c2}{ETM\+\_\+\+BASE}})}

ETM base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga1037b18e2d226fe7d327d4a6f17a21c1}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!GPIO@{GPIO}}
\index{GPIO@{GPIO}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO}{GPIO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga1037b18e2d226fe7d327d4a6f17a21c1} 
\#define GPIO~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gacce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}})}

GPIO base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga86abb2e8858d177c04e60c41e9242045}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!I2C0@{I2C0}}
\index{I2C0@{I2C0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{I2C0}{I2C0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga86abb2e8858d177c04e60c41e9242045} 
\#define I2\+C0~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+BASE}})}

I2\+C0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}

I2\+C1 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gabf2d80992dcfabfd1668184c3dff2733}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!LCD@{LCD}}
\index{LCD@{LCD}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{LCD}{LCD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gabf2d80992dcfabfd1668184c3dff2733} 
\#define LCD~((\mbox{\hyperlink{struct_l_c_d___type_def}{LCD\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga017749aad23300240ef5ac4c3d5ca750}{LCD\+\_\+\+BASE}})}

LCD base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga2fba86c15164350cb62cc0bddfa2cb5c}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!LESENSE@{LESENSE}}
\index{LESENSE@{LESENSE}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{LESENSE}{LESENSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga2fba86c15164350cb62cc0bddfa2cb5c} 
\#define LESENSE~((\mbox{\hyperlink{struct_l_e_s_e_n_s_e___type_def}{LESENSE\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga086990f4c4fa8b685fc204752278b7a4}{LESENSE\+\_\+\+BASE}})}

LESENSE base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gad4f49a106307e160c1c8c99aefc73da8}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!LETIMER0@{LETIMER0}}
\index{LETIMER0@{LETIMER0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{LETIMER0}{LETIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gad4f49a106307e160c1c8c99aefc73da8} 
\#define LETIMER0~((\mbox{\hyperlink{struct_l_e_t_i_m_e_r___type_def}{LETIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga9aaf5d0e92efb654a628aa8519e8ad30}{LETIMER0\+\_\+\+BASE}})}

LETIMER0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab1eac25b2f0c2d4cf1e46d642608ea3c}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!LEUART0@{LEUART0}}
\index{LEUART0@{LEUART0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{LEUART0}{LEUART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab1eac25b2f0c2d4cf1e46d642608ea3c} 
\#define LEUART0~((\mbox{\hyperlink{struct_l_e_u_a_r_t___type_def}{LEUART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga9cd124cc5e901df78c62cba2a6e92b55}{LEUART0\+\_\+\+BASE}})}

LEUART0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gad9c073b2be41e498262c333e37e605c5}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!LEUART1@{LEUART1}}
\index{LEUART1@{LEUART1}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{LEUART1}{LEUART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gad9c073b2be41e498262c333e37e605c5} 
\#define LEUART1~((\mbox{\hyperlink{struct_l_e_u_a_r_t___type_def}{LEUART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga4596b99b328b8ec7e565ee7853e819d7}{LEUART1\+\_\+\+BASE}})}

LEUART1 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga543ff1594e55db162ab50232e7db483e}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!MSC@{MSC}}
\index{MSC@{MSC}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{MSC}{MSC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga543ff1594e55db162ab50232e7db483e} 
\#define MSC~((\mbox{\hyperlink{struct_m_s_c___type_def}{MSC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga629b03a1fa09ca0b2358175a16b5ff51}{MSC\+\_\+\+BASE}})}

MSC base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga95956643760aaed275e2701151027327}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!PCNT0@{PCNT0}}
\index{PCNT0@{PCNT0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{PCNT0}{PCNT0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga95956643760aaed275e2701151027327} 
\#define PCNT0~((\mbox{\hyperlink{struct_p_c_n_t___type_def}{PCNT\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaa1387bc9a00adbd17f6c324249d45d37}{PCNT0\+\_\+\+BASE}})}

PCNT0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5e0d102eae560fc77ae9a4c07aa5f845}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!PCNT1@{PCNT1}}
\index{PCNT1@{PCNT1}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{PCNT1}{PCNT1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5e0d102eae560fc77ae9a4c07aa5f845} 
\#define PCNT1~((\mbox{\hyperlink{struct_p_c_n_t___type_def}{PCNT\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga1f0cdf5b47b3ede1f0e36e133d78dab0}{PCNT1\+\_\+\+BASE}})}

PCNT1 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga7fa6867dae4cc62313ed0cbce44beace}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!PCNT2@{PCNT2}}
\index{PCNT2@{PCNT2}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{PCNT2}{PCNT2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga7fa6867dae4cc62313ed0cbce44beace} 
\#define PCNT2~((\mbox{\hyperlink{struct_p_c_n_t___type_def}{PCNT\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga3ecd04197021c4a4032ee7fb6bac9407}{PCNT2\+\_\+\+BASE}})}

PCNT2 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga8397acedb06c1832f583d8660807e826}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!PRS@{PRS}}
\index{PRS@{PRS}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{PRS}{PRS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga8397acedb06c1832f583d8660807e826} 
\#define PRS~((\mbox{\hyperlink{struct_p_r_s___type_def}{PRS\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaf990e90715f44cf04d3f5934ee20866c}{PRS\+\_\+\+BASE}})}

PRS base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gae61c7bfebd19ce246f292313d9d15ed5}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!RMU@{RMU}}
\index{RMU@{RMU}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{RMU}{RMU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gae61c7bfebd19ce246f292313d9d15ed5} 
\#define RMU~((\mbox{\hyperlink{struct_r_m_u___type_def}{RMU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gad9042aa68a6230303bcfa83275e2012e}{RMU\+\_\+\+BASE}})}

RMU base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga6ad88ce503ff5777d641e1ed15c0d550}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!ROMTABLE@{ROMTABLE}}
\index{ROMTABLE@{ROMTABLE}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{ROMTABLE}{ROMTABLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga6ad88ce503ff5777d641e1ed15c0d550} 
\#define ROMTABLE~((\mbox{\hyperlink{struct_r_o_m_t_a_b_l_e___type_def}{ROMTABLE\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga43a55e4b2cd4f6da2bf35f25313cb0d3}{ROMTABLE\+\_\+\+BASE}})}

ROMTABLE base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5359a088f5d8b20ce74d920e46059304}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!RTC@{RTC}}
\index{RTC@{RTC}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}

RTC base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaf1b746ba5ab7d0ab657156ebda0f290c}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!TIMER0@{TIMER0}}
\index{TIMER0@{TIMER0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER0}{TIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaf1b746ba5ab7d0ab657156ebda0f290c} 
\#define TIMER0~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a5c55fc79dee34c91502b0503404375}{TIMER0\+\_\+\+BASE}})}

TIMER0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga63bf4f24c85f26e838f55701a5e69831}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!TIMER1@{TIMER1}}
\index{TIMER1@{TIMER1}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER1}{TIMER1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga63bf4f24c85f26e838f55701a5e69831} 
\#define TIMER1~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a4bd01d91a70285f0bec70f4e9e88bb}{TIMER1\+\_\+\+BASE}})}

TIMER1 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaca904d0e4ebb6d643c349f7f05613995}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!TIMER2@{TIMER2}}
\index{TIMER2@{TIMER2}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER2}{TIMER2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaca904d0e4ebb6d643c349f7f05613995} 
\#define TIMER2~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga933376d74e94dae8f42e17c09bd91faa}{TIMER2\+\_\+\+BASE}})}

TIMER2 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga6d4063b72c434f0e7afa8eb2a0e7ee00}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!TIMER3@{TIMER3}}
\index{TIMER3@{TIMER3}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{TIMER3}{TIMER3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga6d4063b72c434f0e7afa8eb2a0e7ee00} 
\#define TIMER3~((\mbox{\hyperlink{struct_t_i_m_e_r___type_def}{TIMER\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga2bcbc0fe8296511a1a9d12caff242819}{TIMER3\+\_\+\+BASE}})}

TIMER3 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0508661f121639ffdee7de2353a0def2}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!UART0@{UART0}}
\index{UART0@{UART0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{UART0}{UART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0508661f121639ffdee7de2353a0def2} 
\#define UART0~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga7a07348b4332ff6b88abf6092347deba}{UART0\+\_\+\+BASE}})}

UART0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga8d69bf04d07af4fbbab5a8bd291f65ff}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!UART1@{UART1}}
\index{UART1@{UART1}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{UART1}{UART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga8d69bf04d07af4fbbab5a8bd291f65ff} 
\#define UART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga383bf0c4670c3a7fa72df80f66331a46}{UART1\+\_\+\+BASE}})}

UART1 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaff8eb8989518e5d5bc5410d3fcba9138}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!USART0@{USART0}}
\index{USART0@{USART0}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{USART0}{USART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaff8eb8989518e5d5bc5410d3fcba9138} 
\#define USART0~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gac0876dab14e1a1017ec198c230ada762}{USART0\+\_\+\+BASE}})}

USART0 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga92871691058ff7ccffd7635930cb08da}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!USART1@{USART1}}
\index{USART1@{USART1}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}

USART1 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaf114a9eab03ca08a6fb720e511595930}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!USART2@{USART2}}
\index{USART2@{USART2}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}

USART2 base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga779bf099075a999d1074357fccbd466b}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!USB@{USB}}
\index{USB@{USB}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{USB}{USB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga779bf099075a999d1074357fccbd466b} 
\#define USB~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})}

USB base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga2df0e11fc4a10e1e7ea0e83042a5c77d}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!VCMP@{VCMP}}
\index{VCMP@{VCMP}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{VCMP}{VCMP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga2df0e11fc4a10e1e7ea0e83042a5c77d} 
\#define VCMP~((\mbox{\hyperlink{struct_v_c_m_p___type_def}{VCMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_gabcff97511217e428406a65b322e8faee}{VCMP\+\_\+\+BASE}})}

VCMP base pointer \Hypertarget{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab938901a5fa5443253fc293ebd0399e3}\index{EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}!WDOG@{WDOG}}
\index{WDOG@{WDOG}!EFM32GG990F1024 Peripheral Declarations@{EFM32GG990F1024 Peripheral Declarations}}
\doxysubsubsubsubsection{\texorpdfstring{WDOG}{WDOG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g990_f1024___peripheral___declaration_gab938901a5fa5443253fc293ebd0399e3} 
\#define WDOG~((\mbox{\hyperlink{struct_w_d_o_g___type_def}{WDOG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___base_ga0c092d77d4599871d1ebda1a3a28e887}{WDOG\+\_\+\+BASE}})}

WDOG base pointer 