Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Aug  5 15:41:14 2018
| Host             : fabrice-VirtualBox running 64-bit Ubuntu 18.04 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 52.346 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 51.553                           |
| Device Static (W)        | 0.793                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.483 |      417 |       --- |             --- |
|   LUT as Logic          |     1.048 |       91 |     63400 |            0.14 |
|   Register              |     0.226 |      243 |    126800 |            0.19 |
|   LUT as Shift Register |     0.141 |       11 |     19000 |            0.06 |
|   CARRY4                |     0.062 |        8 |     15850 |            0.05 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |       35 |       --- |             --- |
| Signals                 |     2.786 |      321 |       --- |             --- |
| Block RAM               |     1.803 |      7.5 |       135 |            5.56 |
| I/O                     |    45.481 |       84 |       210 |           40.00 |
| Static Power            |     0.793 |          |           |                 |
| Total                   |    52.346 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.620 |       6.056 |      0.564 |
| Vccaux    |       1.800 |     3.805 |       3.712 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    21.486 |      21.482 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.167 |       0.147 |      0.019 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                 |    51.553 |
|   design_1_i                                                                     |     5.923 |
|     dds_compiler_0                                                               |     5.923 |
|       U0                                                                         |     5.923 |
|         i_synth                                                                  |     5.923 |
|           i_dds                                                                  |     5.869 |
|             I_PHASEGEN.i_conventional_accum.i_accum                              |     0.346 |
|               i_common.i_stream_poff_gen.poff_channel_in                         |     0.024 |
|               i_fabric.i_common.i_phase_acc                                      |     0.221 |
|               i_fabric.i_one_channel.i_accum                                     |     0.101 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |     0.429 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |     0.104 |
|             I_SINCOS.i_std_rom.i_rom                                             |     4.407 |
|               i_rtl.i_quarter_table.i_addr_reg_c                                 |     0.346 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |     0.097 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |     0.105 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |     0.109 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |     0.135 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |     0.054 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |     0.060 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |     0.098 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |     0.050 |
|               i_rtl.i_quarter_table.i_rom_reg_a                                  |     0.234 |
|               i_rtl.i_quarter_table.i_rom_reg_b                                  |     0.281 |
|             i_phase_out.del                                                      |     0.583 |
|           i_has_nd_rdy_pipe.valid_phase_read_del                                 |     0.000 |
+----------------------------------------------------------------------------------+-----------+


