Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_tb_behav xil_defaultlib.CNN_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/rohitmathurs/eel7210/eel7210-bonus/CNN.v" Line 19. Module CNN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/rohitmathurs/eel7210/eel7210-bonus/CNN.v" Line 19. Module CNN doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionStage1
Compiling module xil_defaultlib.adderStage2
Compiling module xil_defaultlib.adderStage3
Compiling module xil_defaultlib.adderStage4
Compiling module xil_defaultlib.ConvolutionStage2
Compiling module xil_defaultlib.adderStage2_2
Compiling module xil_defaultlib.adderStage3_2
Compiling module xil_defaultlib.adderStage4_2
Compiling module xil_defaultlib.adderStage5_2
Compiling module xil_defaultlib.maxPooling
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.CNN_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_tb_behav
