v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 45500 48750 1 0 0 pwr-gnd.sym
{
T 45790 49410 5 10 0 0 0 0 1
value=GND
T 45780 49800 5 10 0 0 0 0 1
device=SYMBOL
}
C 42350 49050 1 0 0 pwr-gnd.sym
{
T 42640 49710 5 10 0 0 0 0 1
value=GND
T 42630 50100 5 10 0 0 0 0 1
device=SYMBOL
}
N 42350 49250 42350 49350 4
N 46650 50550 46650 50850 4
T 49350 40950 9 14 1 0 0 0 2
1251 Parametric AC Analysis
Notch filter
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
091208 PF
T 49450 40600 9 8 1 0 0 0 1
1251_circ.sch
C 42050 49350 1 0 0 spice-vac.sym
{
T 42750 49850 5 10 1 1 0 0 1
refdes=V1
T 42750 50200 5 10 0 0 0 0 1
device=spice
T 42750 50400 5 10 0 0 0 0 1
footprint=none
T 42000 48750 5 10 1 1 0 0 1
value=dc 0 ac 1
}
C 51200 46900 1 0 0 spice-directive.sym
{
T 51200 47600 5 10 0 0 0 0 1
device=directive
T 51300 47300 5 10 1 1 0 0 1
refdes=A1
T 51150 47000 5 10 1 1 0 0 1
value=.AC DEC 1000 1Hz 1000kHz
}
N 47200 50850 46000 50850 4
N 44350 50450 44350 50850 4
N 45750 49750 46650 49750 4
N 46650 49150 46650 50050 4
N 46500 49150 46650 49150 4
N 44500 49150 44350 49150 4
N 44350 49150 44350 49950 4
N 44350 49750 45250 49750 4
N 45400 49150 45600 49150 4
N 45500 48950 45500 49150 4
C 47200 50750 1 0 0 port-out.sym
{
T 47450 50850 5 10 1 1 0 1 1
net=OUT1:1
T 47400 51500 5 10 0 0 0 0 1
device=none
T 47450 50650 5 10 0 1 0 1 1
value=OUTPUT
}
C 51200 46000 1 0 0 spice-directive.sym
{
T 51200 46700 5 10 0 0 0 0 1
device=directive
T 51300 46400 5 10 1 1 0 0 1
refdes=A2
T 51150 46100 5 10 1 1 0 0 1
value=.PARAM R=10K C=0.1uF
}
C 51200 45200 1 0 0 spice-directive.sym
{
T 51200 45900 5 10 0 0 0 0 1
device=directive
T 51300 45600 5 10 1 1 0 0 1
refdes=A3
T 51150 45300 5 10 1 1 0 0 1
value=.PARAM w=0.0005 q=0.005 u=0.05 z=0.5
}
C 45500 46050 1 0 0 pwr-gnd.sym
{
T 45790 46710 5 10 0 0 0 0 1
value=GND
T 45780 47100 5 10 0 0 0 0 1
device=SYMBOL
}
N 46650 47850 46650 48150 4
N 47200 48150 46000 48150 4
N 44350 47850 44350 48150 4
N 45750 47050 46650 47050 4
N 46650 46450 46650 47350 4
N 46500 46450 46650 46450 4
N 44500 46450 44350 46450 4
N 44350 46450 44350 47350 4
N 44350 47050 45250 47050 4
N 45400 46450 45600 46450 4
N 45500 46250 45500 46450 4
C 47200 48050 1 0 0 port-out.sym
{
T 47450 48150 5 10 1 1 0 1 1
net=OUT2:1
T 47400 48800 5 10 0 0 0 0 1
device=none
T 47450 47950 5 10 0 1 0 1 1
value=OUTPUT
}
C 45600 43400 1 0 0 pwr-gnd.sym
{
T 45890 44060 5 10 0 0 0 0 1
value=GND
T 45880 44450 5 10 0 0 0 0 1
device=SYMBOL
}
N 46750 45200 46750 45500 4
N 47300 45500 46100 45500 4
N 44450 45200 44450 45500 4
N 45850 44400 46750 44400 4
N 46750 43800 46750 44700 4
N 46600 43800 46750 43800 4
N 44600 43800 44450 43800 4
N 44450 43800 44450 44700 4
N 44450 44400 45350 44400 4
N 45500 43800 45700 43800 4
N 45600 43600 45600 43800 4
C 47300 45400 1 0 0 port-out.sym
{
T 47550 45500 5 10 1 1 0 1 1
net=OUT3:1
T 47500 46150 5 10 0 0 0 0 1
device=none
T 47550 45300 5 10 0 1 0 1 1
value=OUTPUT
}
C 45600 40700 1 0 0 pwr-gnd.sym
{
T 45890 41360 5 10 0 0 0 0 1
value=GND
T 45880 41750 5 10 0 0 0 0 1
device=SYMBOL
}
N 46750 42500 46750 42800 4
N 47300 42800 46100 42800 4
N 44450 42500 44450 42800 4
N 45850 41700 46750 41700 4
N 46750 41100 46750 42000 4
N 46600 41100 46750 41100 4
N 44600 41100 44450 41100 4
N 44450 41100 44450 42000 4
N 44450 41700 45350 41700 4
N 45500 41100 45700 41100 4
N 45600 40900 45600 41100 4
C 47300 42700 1 0 0 port-out.sym
{
T 47550 42800 5 10 1 1 0 1 1
net=OUT4:1
T 47500 43450 5 10 0 0 0 0 1
device=none
T 47550 42600 5 10 0 1 0 1 1
value=OUTPUT
}
N 42350 50850 45100 50850 4
N 43500 48150 45100 48150 4
N 43500 45500 45200 45500 4
N 43500 42800 43500 50850 4
N 43500 42800 45200 42800 4
N 42350 50550 42350 50850 4
C 44550 49750 1 90 0 cap.sym
{
T 43850 49950 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 50200 5 10 1 1 0 0 1
refdes=C1
T 43650 49950 5 10 0 0 90 0 1
symversion=0.1
T 43800 50000 5 10 1 1 0 0 1
value={C}
T 43050 49950 5 10 0 0 90 0 1
footprint=NONE
}
C 45100 50750 1 0 0 res.sym
{
T 45200 51350 5 10 0 0 0 0 1
device=RESISTOR
T 45400 51000 5 10 1 1 0 0 1
refdes=R1
T 45350 50550 5 10 1 1 0 0 1
value={6*R}
}
C 46850 49850 1 90 0 cap.sym
{
T 46150 50050 5 10 0 0 90 0 1
device=CAPACITOR
T 46100 50300 5 10 1 1 0 0 1
refdes=C4
T 45950 50050 5 10 0 0 90 0 1
symversion=0.1
T 46100 50100 5 10 1 1 0 0 1
value={C}
T 45350 50050 5 10 0 0 90 0 1
footprint=NONE
}
C 45950 49950 1 180 0 cap.sym
{
T 45750 49250 5 10 0 0 180 0 1
device=CAPACITOR
T 45600 50150 5 10 1 1 180 0 1
refdes=C3
T 45750 49050 5 10 0 0 180 0 1
symversion=0.1
T 45600 49500 5 10 1 1 180 0 1
value={C}
T 45750 48450 5 10 0 0 180 0 1
footprint=NONE
}
C 45600 49050 1 0 0 res.sym
{
T 45700 49650 5 10 0 0 0 0 1
device=RESISTOR
T 45900 49300 5 10 1 1 0 0 1
refdes=R3
T 45850 48850 5 10 1 1 0 0 1
value={(1-w)*R}
}
C 44500 49050 1 0 0 res.sym
{
T 44600 49650 5 10 0 0 0 0 1
device=RESISTOR
T 44800 49300 5 10 1 1 0 0 1
refdes=R2
T 44750 48850 5 10 1 1 0 0 1
value={w*R}
}
C 44550 47150 1 90 0 cap.sym
{
T 43850 47350 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 47600 5 10 1 1 0 0 1
refdes=C5
T 43650 47350 5 10 0 0 90 0 1
symversion=0.1
T 43800 47400 5 10 1 1 0 0 1
value={C}
T 43050 47350 5 10 0 0 90 0 1
footprint=NONE
}
C 46850 47150 1 90 0 cap.sym
{
T 46150 47350 5 10 0 0 90 0 1
device=CAPACITOR
T 46100 47600 5 10 1 1 0 0 1
refdes=C7
T 45950 47350 5 10 0 0 90 0 1
symversion=0.1
T 46100 47400 5 10 1 1 0 0 1
value={C}
T 45350 47350 5 10 0 0 90 0 1
footprint=NONE
}
C 45100 48050 1 0 0 res.sym
{
T 45200 48650 5 10 0 0 0 0 1
device=RESISTOR
T 45400 48300 5 10 1 1 0 0 1
refdes=R4
T 45350 47850 5 10 1 1 0 0 1
value={6*R}
}
C 45600 46350 1 0 0 res.sym
{
T 45700 46950 5 10 0 0 0 0 1
device=RESISTOR
T 45900 46600 5 10 1 1 0 0 1
refdes=R6
T 45850 46150 5 10 1 1 0 0 1
value={(1-q)*R}
}
C 44500 46350 1 0 0 res.sym
{
T 44600 46950 5 10 0 0 0 0 1
device=RESISTOR
T 44800 46600 5 10 1 1 0 0 1
refdes=R5
T 44750 46150 5 10 1 1 0 0 1
value={q*R}
}
C 45950 47250 1 180 0 cap.sym
{
T 45750 46550 5 10 0 0 180 0 1
device=CAPACITOR
T 45600 47450 5 10 1 1 180 0 1
refdes=C6
T 45750 46350 5 10 0 0 180 0 1
symversion=0.1
T 45600 46800 5 10 1 1 180 0 1
value={C}
T 45750 45750 5 10 0 0 180 0 1
footprint=NONE
}
C 45200 45400 1 0 0 res.sym
{
T 45300 46000 5 10 0 0 0 0 1
device=RESISTOR
T 45500 45650 5 10 1 1 0 0 1
refdes=R7
T 45450 45200 5 10 1 1 0 0 1
value={6*R}
}
C 44650 44500 1 90 0 cap.sym
{
T 43950 44700 5 10 0 0 90 0 1
device=CAPACITOR
T 43900 44950 5 10 1 1 0 0 1
refdes=C8
T 43750 44700 5 10 0 0 90 0 1
symversion=0.1
T 43900 44750 5 10 1 1 0 0 1
value={C}
T 43150 44700 5 10 0 0 90 0 1
footprint=NONE
}
C 46950 44500 1 90 0 cap.sym
{
T 46250 44700 5 10 0 0 90 0 1
device=CAPACITOR
T 46200 44950 5 10 1 1 0 0 1
refdes=C10
T 46050 44700 5 10 0 0 90 0 1
symversion=0.1
T 46200 44750 5 10 1 1 0 0 1
value={C}
T 45450 44700 5 10 0 0 90 0 1
footprint=NONE
}
C 46050 44600 1 180 0 cap.sym
{
T 45850 43900 5 10 0 0 180 0 1
device=CAPACITOR
T 45700 44800 5 10 1 1 180 0 1
refdes=C9
T 45850 43700 5 10 0 0 180 0 1
symversion=0.1
T 45700 44150 5 10 1 1 180 0 1
value={C}
T 45850 43100 5 10 0 0 180 0 1
footprint=NONE
}
C 45700 43700 1 0 0 res.sym
{
T 45800 44300 5 10 0 0 0 0 1
device=RESISTOR
T 46000 43950 5 10 1 1 0 0 1
refdes=R9
T 45950 43500 5 10 1 1 0 0 1
value={(1-u)*R}
}
C 44600 43700 1 0 0 res.sym
{
T 44700 44300 5 10 0 0 0 0 1
device=RESISTOR
T 44900 43950 5 10 1 1 0 0 1
refdes=R8
T 44850 43500 5 10 1 1 0 0 1
value={u*R}
}
C 45200 42700 1 0 0 res.sym
{
T 45300 43300 5 10 0 0 0 0 1
device=RESISTOR
T 45500 42950 5 10 1 1 0 0 1
refdes=R10
T 45450 42500 5 10 1 1 0 0 1
value={6*R}
}
C 44650 41800 1 90 0 cap.sym
{
T 43950 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 43900 42250 5 10 1 1 0 0 1
refdes=C11
T 43750 42000 5 10 0 0 90 0 1
symversion=0.1
T 43900 42050 5 10 1 1 0 0 1
value={C}
T 43150 42000 5 10 0 0 90 0 1
footprint=NONE
}
C 46950 41800 1 90 0 cap.sym
{
T 46250 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 46200 42250 5 10 1 1 0 0 1
refdes=C13
T 46050 42000 5 10 0 0 90 0 1
symversion=0.1
T 46200 42050 5 10 1 1 0 0 1
value={C}
T 45450 42000 5 10 0 0 90 0 1
footprint=NONE
}
C 46050 41900 1 180 0 cap.sym
{
T 45850 41200 5 10 0 0 180 0 1
device=CAPACITOR
T 45700 42100 5 10 1 1 180 0 1
refdes=C12
T 45850 41000 5 10 0 0 180 0 1
symversion=0.1
T 45700 41450 5 10 1 1 180 0 1
value={C}
T 45850 40400 5 10 0 0 180 0 1
footprint=NONE
}
C 45700 41000 1 0 0 res.sym
{
T 45800 41600 5 10 0 0 0 0 1
device=RESISTOR
T 46000 41250 5 10 1 1 0 0 1
refdes=R12
T 45950 40800 5 10 1 1 0 0 1
value={(1-z)*R}
}
C 44600 41000 1 0 0 res.sym
{
T 44700 41600 5 10 0 0 0 0 1
device=RESISTOR
T 44900 41250 5 10 1 1 0 0 1
refdes=R11
T 44850 40800 5 10 1 1 0 0 1
value={z*R}
}
