ISim log file
Running: C:\Users\chang\Documents\Verilog\Lab3\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/chang/Documents/Verilog/Lab3/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
r0 = 25700, r1 = 0, r2 = 0, r3 = 0, 
r4 = 0, r5 = 0, r6 = 4, r7 = 5, 
r8 = 7, r9 = 11, r10 = 0, r11 = 0
