\hypertarget{hw__gpio_8h}{}\doxysection{inc/hw\+\_\+gpio.h File Reference}
\label{hw__gpio_8h}\index{inc/hw\_gpio.h@{inc/hw\_gpio.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_afec7a49879521295f43c0f4509fae442}{GPIO\+\_\+\+O\+\_\+\+DATA}}~0x00000000
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a606ca85585e72a18aed5c9f835555053}{GPIO\+\_\+\+O\+\_\+\+DIR}}~0x00000400
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a48ff9b5cc4585e6b10328982896e260a}{GPIO\+\_\+\+O\+\_\+\+IS}}~0x00000404
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ad99a3f50c6c2491aa8e3968bd66ffd48}{GPIO\+\_\+\+O\+\_\+\+IBE}}~0x00000408
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ac659d58793e931033ef58f0f5ed28e4c}{GPIO\+\_\+\+O\+\_\+\+IEV}}~0x0000040C
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a2b7801c7e5712dc926bb518642dbe9e2}{GPIO\+\_\+\+O\+\_\+\+IM}}~0x00000410
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aee4ef2d11bf8b42d580510d9e23f6f89}{GPIO\+\_\+\+O\+\_\+\+RIS}}~0x00000414
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a6516d418a237d3dbc11cdfa5d2a78f0f}{GPIO\+\_\+\+O\+\_\+\+MIS}}~0x00000418
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ac513055bbf7354950f6050eef895694b}{GPIO\+\_\+\+O\+\_\+\+ICR}}~0x0000041C
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ad00a8a9c3d93085249c1b110fb13ab08}{GPIO\+\_\+\+O\+\_\+\+AFSEL}}~0x00000420
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ae6fb6ed9a5aa0d5cbe5251c0b10aaff2}{GPIO\+\_\+\+O\+\_\+\+DR2R}}~0x00000500
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a0b977929df6d31a8abb1468dd1ae0701}{GPIO\+\_\+\+O\+\_\+\+DR4R}}~0x00000504
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a223dc3e29c966825a721434fe5cf8f06}{GPIO\+\_\+\+O\+\_\+\+DR8R}}~0x00000508
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a05073783e402cf429bae3f7c4914374a}{GPIO\+\_\+\+O\+\_\+\+ODR}}~0x0000050C
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_afa0dc05d29c9c3687abded1532a70bac}{GPIO\+\_\+\+O\+\_\+\+PUR}}~0x00000510
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a89fa7569bb828fbff7a6901b848a80ed}{GPIO\+\_\+\+O\+\_\+\+PDR}}~0x00000514
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a6821884035e741a0fad213af86458689}{GPIO\+\_\+\+O\+\_\+\+SLR}}~0x00000518
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a7b0e959789f00f7aaefab21e3fdaccfb}{GPIO\+\_\+\+O\+\_\+\+DEN}}~0x0000051C
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ae17653e91303d0211c59b392cb8412ec}{GPIO\+\_\+\+O\+\_\+\+LOCK}}~0x00000520
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_adb2e5fa7c8e70617b4487851c5c9abc2}{GPIO\+\_\+\+O\+\_\+\+CR}}~0x00000524
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aa41083c05a3a8f0ab220cc4c25a569b5}{GPIO\+\_\+\+O\+\_\+\+AMSEL}}~0x00000528
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a0f60aec0d6e0d6e86357c5d579bf463c}{GPIO\+\_\+\+O\+\_\+\+PCTL}}~0x0000052C
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a55cb18e8438c9c477191472ae69effac}{GPIO\+\_\+\+O\+\_\+\+ADCCTL}}~0x00000530
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a67c843ba91dd274905f0aee41ec72d8e}{GPIO\+\_\+\+O\+\_\+\+DMACTL}}~0x00000534
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ae2cb3c5e4841da4ba679b44b1cb81704}{GPIO\+\_\+\+O\+\_\+\+SI}}~0x00000538
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ab1914c98bdfa387a18161c3c3237799c}{GPIO\+\_\+\+O\+\_\+\+DR12R}}~0x0000053C
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a12156228e85a139a4cafec3fb36f9b26}{GPIO\+\_\+\+O\+\_\+\+WAKEPEN}}~0x00000540
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_adfbc0cf5eba000f784a6d16f67447125}{GPIO\+\_\+\+O\+\_\+\+WAKELVL}}~0x00000544
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aad231fea4ac788059404c42b72a87333}{GPIO\+\_\+\+O\+\_\+\+WAKESTAT}}~0x00000548
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aaa799bb5d8bc0b7bdac50a2911d1cdf4}{GPIO\+\_\+\+O\+\_\+\+PP}}~0x00000\+FC0
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ada302c7b926c1d851075424975f0ad9a}{GPIO\+\_\+\+O\+\_\+\+PC}}~0x00000\+FC4
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a10c37b013bede96d1da8e070d25f2440}{GPIO\+\_\+\+IM\+\_\+\+DMAIME}}~0x00000100
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ac414474a67d745509b5760a7688b77f4}{GPIO\+\_\+\+IM\+\_\+\+GPIO\+\_\+M}}~0x000000\+FF
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a7e84f82718eece0a49072e98b3b3b8b2}{GPIO\+\_\+\+IM\+\_\+\+GPIO\+\_\+S}}~0
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aec723a47a1b1546999cb4ad79392c53d}{GPIO\+\_\+\+RIS\+\_\+\+DMARIS}}~0x00000100
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aa41f96080d4d8fcdf1ce8d56da9ac630}{GPIO\+\_\+\+RIS\+\_\+\+GPIO\+\_\+M}}~0x000000\+FF
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a2f2ed58c944c3a65f4f25df94e962b57}{GPIO\+\_\+\+RIS\+\_\+\+GPIO\+\_\+S}}~0
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_adddfa5d1b0822027aacc5f06a9b24bd9}{GPIO\+\_\+\+MIS\+\_\+\+DMAMIS}}~0x00000100
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aca45e2c4712cced6e59d8480ea779591}{GPIO\+\_\+\+MIS\+\_\+\+GPIO\+\_\+M}}~0x000000\+FF
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a4ce86ec79be6c0fc85d2b0a088a1913a}{GPIO\+\_\+\+MIS\+\_\+\+GPIO\+\_\+S}}~0
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a5bafad5897a28cde00fcdda1920d402d}{GPIO\+\_\+\+ICR\+\_\+\+DMAIC}}~0x00000100
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ae1209846f9e43d432553e5f9466ca36b}{GPIO\+\_\+\+ICR\+\_\+\+GPIO\+\_\+M}}~0x000000\+FF
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ab209a5b0c8ce5ae94809d81a57ee96f5}{GPIO\+\_\+\+ICR\+\_\+\+GPIO\+\_\+S}}~0
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a2729303fb14917085444ca7ea9950de0}{GPIO\+\_\+\+LOCK\+\_\+M}}~0x\+FFFFFFFF
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_af305885d06875b30bb291f1112dae07a}{GPIO\+\_\+\+LOCK\+\_\+\+UNLOCKED}}~0x00000000
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a7a8d24da26e9cd83edd54f3e55ecfdfd}{GPIO\+\_\+\+LOCK\+\_\+\+LOCKED}}~0x00000001
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ab2f3b972378d6e51b86530c38fa62e24}{GPIO\+\_\+\+LOCK\+\_\+\+KEY}}~0x4\+C4\+F434B
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ae4458ec8e9bad7e504c0ef8166bad8e9}{GPIO\+\_\+\+SI\+\_\+\+SUM}}~0x00000001
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a18d03de61960e035d24c74c3da6381e9}{GPIO\+\_\+\+DR12\+R\+\_\+\+DRV12\+\_\+M}}~0x000000\+FF
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a8be17c1bb3e8771c13676a2a2dbb8a9e}{GPIO\+\_\+\+DR12\+R\+\_\+\+DRV12\+\_\+12\+MA}}~0x00000001
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a1642682d898635184f8afc690aa748dd}{GPIO\+\_\+\+WAKEPEN\+\_\+\+WAKEP4}}~0x00000010
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ac76fecef013fef18d30075fa6ac0f3ef}{GPIO\+\_\+\+WAKELVL\+\_\+\+WAKELVL4}}~0x00000010
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a32016151bfa5ef3705e1dfb48393a104}{GPIO\+\_\+\+WAKESTAT\+\_\+\+STAT4}}~0x00000010
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aeec3a9857fb302d3219f8d71c08e2001}{GPIO\+\_\+\+PP\+\_\+\+EDE}}~0x00000001
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ac2ea54d3ae7c90ceacfee76864befc55}{GPIO\+\_\+\+PC\+\_\+\+EDM7\+\_\+M}}~0x0000\+C000
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a84431b7bc35346884aa22468dafcc9fc}{GPIO\+\_\+\+PC\+\_\+\+EDM6\+\_\+M}}~0x00003000
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_af3ac89b9107776e52b45b59a251cf489}{GPIO\+\_\+\+PC\+\_\+\+EDM5\+\_\+M}}~0x00000\+C00
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a5d38c41f41e2f51e1d985321fce19977}{GPIO\+\_\+\+PC\+\_\+\+EDM4\+\_\+M}}~0x00000300
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ae7016a06122a1cf753da3c246ccc7d37}{GPIO\+\_\+\+PC\+\_\+\+EDM3\+\_\+M}}~0x000000\+C0
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aafb541ec13a1744d5f39be385d562ce8}{GPIO\+\_\+\+PC\+\_\+\+EDM2\+\_\+M}}~0x00000030
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a37d4c73574c4c905d95aaf5dedba8989}{GPIO\+\_\+\+PC\+\_\+\+EDM1\+\_\+M}}~0x0000000C
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a04e495ff97a1aecb77f75258ab7198c6}{GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+M}}~0x00000003
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a150fb7a88950d9408e802d291f5b4ce3}{GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+\+DISABLE}}~0x00000000
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a691814a84b5db02105f8d5fb8c4cee9c}{GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+6\+MA}}~0x00000001
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aabbb935049d5c13fec8249dd0bc3f1a0}{GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+\+PLUS2\+MA}}~0x00000003
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_aad582a9a2ffbf7f2227bf7944472a9e1}{GPIO\+\_\+\+PC\+\_\+\+EDM7\+\_\+S}}~14
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a5d42d925e043a213b3c92bdb371431d5}{GPIO\+\_\+\+PC\+\_\+\+EDM6\+\_\+S}}~12
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a65dacf8b67818116d4819faa5844f7bb}{GPIO\+\_\+\+PC\+\_\+\+EDM5\+\_\+S}}~10
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ad01f561aa0dce2fe6bad4e1688169ab1}{GPIO\+\_\+\+PC\+\_\+\+EDM4\+\_\+S}}~8
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_ac83a1f4ac432eba5d5568b9266e5f40f}{GPIO\+\_\+\+PC\+\_\+\+EDM3\+\_\+S}}~6
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_af205c86ea73e8c0ee016f4a30ccf1573}{GPIO\+\_\+\+PC\+\_\+\+EDM2\+\_\+S}}~4
\item 
\#define \mbox{\hyperlink{hw__gpio_8h_a2a1968b96b7dffb079ebb7837017e992}{GPIO\+\_\+\+PC\+\_\+\+EDM1\+\_\+S}}~2
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{hw__gpio_8h_a8be17c1bb3e8771c13676a2a2dbb8a9e}\label{hw__gpio_8h_a8be17c1bb3e8771c13676a2a2dbb8a9e}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_DR12R\_DRV12\_12MA@{GPIO\_DR12R\_DRV12\_12MA}}
\index{GPIO\_DR12R\_DRV12\_12MA@{GPIO\_DR12R\_DRV12\_12MA}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DR12R\_DRV12\_12MA}{GPIO\_DR12R\_DRV12\_12MA}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DR12\+R\+\_\+\+DRV12\+\_\+12\+MA~0x00000001}

\mbox{\Hypertarget{hw__gpio_8h_a18d03de61960e035d24c74c3da6381e9}\label{hw__gpio_8h_a18d03de61960e035d24c74c3da6381e9}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_DR12R\_DRV12\_M@{GPIO\_DR12R\_DRV12\_M}}
\index{GPIO\_DR12R\_DRV12\_M@{GPIO\_DR12R\_DRV12\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_DR12R\_DRV12\_M}{GPIO\_DR12R\_DRV12\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+DR12\+R\+\_\+\+DRV12\+\_\+M~0x000000\+FF}

\mbox{\Hypertarget{hw__gpio_8h_a5bafad5897a28cde00fcdda1920d402d}\label{hw__gpio_8h_a5bafad5897a28cde00fcdda1920d402d}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_ICR\_DMAIC@{GPIO\_ICR\_DMAIC}}
\index{GPIO\_ICR\_DMAIC@{GPIO\_ICR\_DMAIC}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ICR\_DMAIC}{GPIO\_ICR\_DMAIC}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ICR\+\_\+\+DMAIC~0x00000100}

\mbox{\Hypertarget{hw__gpio_8h_ae1209846f9e43d432553e5f9466ca36b}\label{hw__gpio_8h_ae1209846f9e43d432553e5f9466ca36b}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_ICR\_GPIO\_M@{GPIO\_ICR\_GPIO\_M}}
\index{GPIO\_ICR\_GPIO\_M@{GPIO\_ICR\_GPIO\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ICR\_GPIO\_M}{GPIO\_ICR\_GPIO\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ICR\+\_\+\+GPIO\+\_\+M~0x000000\+FF}

\mbox{\Hypertarget{hw__gpio_8h_ab209a5b0c8ce5ae94809d81a57ee96f5}\label{hw__gpio_8h_ab209a5b0c8ce5ae94809d81a57ee96f5}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_ICR\_GPIO\_S@{GPIO\_ICR\_GPIO\_S}}
\index{GPIO\_ICR\_GPIO\_S@{GPIO\_ICR\_GPIO\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_ICR\_GPIO\_S}{GPIO\_ICR\_GPIO\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ICR\+\_\+\+GPIO\+\_\+S~0}

\mbox{\Hypertarget{hw__gpio_8h_a10c37b013bede96d1da8e070d25f2440}\label{hw__gpio_8h_a10c37b013bede96d1da8e070d25f2440}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_IM\_DMAIME@{GPIO\_IM\_DMAIME}}
\index{GPIO\_IM\_DMAIME@{GPIO\_IM\_DMAIME}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IM\_DMAIME}{GPIO\_IM\_DMAIME}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IM\+\_\+\+DMAIME~0x00000100}

\mbox{\Hypertarget{hw__gpio_8h_ac414474a67d745509b5760a7688b77f4}\label{hw__gpio_8h_ac414474a67d745509b5760a7688b77f4}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_IM\_GPIO\_M@{GPIO\_IM\_GPIO\_M}}
\index{GPIO\_IM\_GPIO\_M@{GPIO\_IM\_GPIO\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IM\_GPIO\_M}{GPIO\_IM\_GPIO\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IM\+\_\+\+GPIO\+\_\+M~0x000000\+FF}

\mbox{\Hypertarget{hw__gpio_8h_a7e84f82718eece0a49072e98b3b3b8b2}\label{hw__gpio_8h_a7e84f82718eece0a49072e98b3b3b8b2}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_IM\_GPIO\_S@{GPIO\_IM\_GPIO\_S}}
\index{GPIO\_IM\_GPIO\_S@{GPIO\_IM\_GPIO\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_IM\_GPIO\_S}{GPIO\_IM\_GPIO\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IM\+\_\+\+GPIO\+\_\+S~0}

\mbox{\Hypertarget{hw__gpio_8h_ab2f3b972378d6e51b86530c38fa62e24}\label{hw__gpio_8h_ab2f3b972378d6e51b86530c38fa62e24}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_LOCK\_KEY@{GPIO\_LOCK\_KEY}}
\index{GPIO\_LOCK\_KEY@{GPIO\_LOCK\_KEY}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LOCK\_KEY}{GPIO\_LOCK\_KEY}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LOCK\+\_\+\+KEY~0x4\+C4\+F434B}

\mbox{\Hypertarget{hw__gpio_8h_a7a8d24da26e9cd83edd54f3e55ecfdfd}\label{hw__gpio_8h_a7a8d24da26e9cd83edd54f3e55ecfdfd}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_LOCK\_LOCKED@{GPIO\_LOCK\_LOCKED}}
\index{GPIO\_LOCK\_LOCKED@{GPIO\_LOCK\_LOCKED}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LOCK\_LOCKED}{GPIO\_LOCK\_LOCKED}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LOCK\+\_\+\+LOCKED~0x00000001}

\mbox{\Hypertarget{hw__gpio_8h_a2729303fb14917085444ca7ea9950de0}\label{hw__gpio_8h_a2729303fb14917085444ca7ea9950de0}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_LOCK\_M@{GPIO\_LOCK\_M}}
\index{GPIO\_LOCK\_M@{GPIO\_LOCK\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LOCK\_M}{GPIO\_LOCK\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LOCK\+\_\+M~0x\+FFFFFFFF}

\mbox{\Hypertarget{hw__gpio_8h_af305885d06875b30bb291f1112dae07a}\label{hw__gpio_8h_af305885d06875b30bb291f1112dae07a}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_LOCK\_UNLOCKED@{GPIO\_LOCK\_UNLOCKED}}
\index{GPIO\_LOCK\_UNLOCKED@{GPIO\_LOCK\_UNLOCKED}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_LOCK\_UNLOCKED}{GPIO\_LOCK\_UNLOCKED}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LOCK\+\_\+\+UNLOCKED~0x00000000}

\mbox{\Hypertarget{hw__gpio_8h_adddfa5d1b0822027aacc5f06a9b24bd9}\label{hw__gpio_8h_adddfa5d1b0822027aacc5f06a9b24bd9}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_MIS\_DMAMIS@{GPIO\_MIS\_DMAMIS}}
\index{GPIO\_MIS\_DMAMIS@{GPIO\_MIS\_DMAMIS}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_MIS\_DMAMIS}{GPIO\_MIS\_DMAMIS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MIS\+\_\+\+DMAMIS~0x00000100}

\mbox{\Hypertarget{hw__gpio_8h_aca45e2c4712cced6e59d8480ea779591}\label{hw__gpio_8h_aca45e2c4712cced6e59d8480ea779591}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_MIS\_GPIO\_M@{GPIO\_MIS\_GPIO\_M}}
\index{GPIO\_MIS\_GPIO\_M@{GPIO\_MIS\_GPIO\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_MIS\_GPIO\_M}{GPIO\_MIS\_GPIO\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MIS\+\_\+\+GPIO\+\_\+M~0x000000\+FF}

\mbox{\Hypertarget{hw__gpio_8h_a4ce86ec79be6c0fc85d2b0a088a1913a}\label{hw__gpio_8h_a4ce86ec79be6c0fc85d2b0a088a1913a}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_MIS\_GPIO\_S@{GPIO\_MIS\_GPIO\_S}}
\index{GPIO\_MIS\_GPIO\_S@{GPIO\_MIS\_GPIO\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_MIS\_GPIO\_S}{GPIO\_MIS\_GPIO\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MIS\+\_\+\+GPIO\+\_\+S~0}

\mbox{\Hypertarget{hw__gpio_8h_a55cb18e8438c9c477191472ae69effac}\label{hw__gpio_8h_a55cb18e8438c9c477191472ae69effac}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_ADCCTL@{GPIO\_O\_ADCCTL}}
\index{GPIO\_O\_ADCCTL@{GPIO\_O\_ADCCTL}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_ADCCTL}{GPIO\_O\_ADCCTL}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+ADCCTL~0x00000530}

\mbox{\Hypertarget{hw__gpio_8h_ad00a8a9c3d93085249c1b110fb13ab08}\label{hw__gpio_8h_ad00a8a9c3d93085249c1b110fb13ab08}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_AFSEL@{GPIO\_O\_AFSEL}}
\index{GPIO\_O\_AFSEL@{GPIO\_O\_AFSEL}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_AFSEL}{GPIO\_O\_AFSEL}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+AFSEL~0x00000420}

\mbox{\Hypertarget{hw__gpio_8h_aa41083c05a3a8f0ab220cc4c25a569b5}\label{hw__gpio_8h_aa41083c05a3a8f0ab220cc4c25a569b5}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_AMSEL@{GPIO\_O\_AMSEL}}
\index{GPIO\_O\_AMSEL@{GPIO\_O\_AMSEL}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_AMSEL}{GPIO\_O\_AMSEL}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+AMSEL~0x00000528}

\mbox{\Hypertarget{hw__gpio_8h_adb2e5fa7c8e70617b4487851c5c9abc2}\label{hw__gpio_8h_adb2e5fa7c8e70617b4487851c5c9abc2}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_CR@{GPIO\_O\_CR}}
\index{GPIO\_O\_CR@{GPIO\_O\_CR}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_CR}{GPIO\_O\_CR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+CR~0x00000524}

\mbox{\Hypertarget{hw__gpio_8h_afec7a49879521295f43c0f4509fae442}\label{hw__gpio_8h_afec7a49879521295f43c0f4509fae442}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DATA@{GPIO\_O\_DATA}}
\index{GPIO\_O\_DATA@{GPIO\_O\_DATA}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DATA}{GPIO\_O\_DATA}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DATA~0x00000000}

\mbox{\Hypertarget{hw__gpio_8h_a7b0e959789f00f7aaefab21e3fdaccfb}\label{hw__gpio_8h_a7b0e959789f00f7aaefab21e3fdaccfb}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DEN@{GPIO\_O\_DEN}}
\index{GPIO\_O\_DEN@{GPIO\_O\_DEN}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DEN}{GPIO\_O\_DEN}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DEN~0x0000051C}

\mbox{\Hypertarget{hw__gpio_8h_a606ca85585e72a18aed5c9f835555053}\label{hw__gpio_8h_a606ca85585e72a18aed5c9f835555053}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DIR@{GPIO\_O\_DIR}}
\index{GPIO\_O\_DIR@{GPIO\_O\_DIR}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DIR}{GPIO\_O\_DIR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DIR~0x00000400}

\mbox{\Hypertarget{hw__gpio_8h_a67c843ba91dd274905f0aee41ec72d8e}\label{hw__gpio_8h_a67c843ba91dd274905f0aee41ec72d8e}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DMACTL@{GPIO\_O\_DMACTL}}
\index{GPIO\_O\_DMACTL@{GPIO\_O\_DMACTL}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DMACTL}{GPIO\_O\_DMACTL}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DMACTL~0x00000534}

\mbox{\Hypertarget{hw__gpio_8h_ab1914c98bdfa387a18161c3c3237799c}\label{hw__gpio_8h_ab1914c98bdfa387a18161c3c3237799c}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DR12R@{GPIO\_O\_DR12R}}
\index{GPIO\_O\_DR12R@{GPIO\_O\_DR12R}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DR12R}{GPIO\_O\_DR12R}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DR12R~0x0000053C}

\mbox{\Hypertarget{hw__gpio_8h_ae6fb6ed9a5aa0d5cbe5251c0b10aaff2}\label{hw__gpio_8h_ae6fb6ed9a5aa0d5cbe5251c0b10aaff2}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DR2R@{GPIO\_O\_DR2R}}
\index{GPIO\_O\_DR2R@{GPIO\_O\_DR2R}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DR2R}{GPIO\_O\_DR2R}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DR2R~0x00000500}

\mbox{\Hypertarget{hw__gpio_8h_a0b977929df6d31a8abb1468dd1ae0701}\label{hw__gpio_8h_a0b977929df6d31a8abb1468dd1ae0701}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DR4R@{GPIO\_O\_DR4R}}
\index{GPIO\_O\_DR4R@{GPIO\_O\_DR4R}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DR4R}{GPIO\_O\_DR4R}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DR4R~0x00000504}

\mbox{\Hypertarget{hw__gpio_8h_a223dc3e29c966825a721434fe5cf8f06}\label{hw__gpio_8h_a223dc3e29c966825a721434fe5cf8f06}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_DR8R@{GPIO\_O\_DR8R}}
\index{GPIO\_O\_DR8R@{GPIO\_O\_DR8R}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_DR8R}{GPIO\_O\_DR8R}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+DR8R~0x00000508}

\mbox{\Hypertarget{hw__gpio_8h_ad99a3f50c6c2491aa8e3968bd66ffd48}\label{hw__gpio_8h_ad99a3f50c6c2491aa8e3968bd66ffd48}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_IBE@{GPIO\_O\_IBE}}
\index{GPIO\_O\_IBE@{GPIO\_O\_IBE}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_IBE}{GPIO\_O\_IBE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+IBE~0x00000408}

\mbox{\Hypertarget{hw__gpio_8h_ac513055bbf7354950f6050eef895694b}\label{hw__gpio_8h_ac513055bbf7354950f6050eef895694b}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_ICR@{GPIO\_O\_ICR}}
\index{GPIO\_O\_ICR@{GPIO\_O\_ICR}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_ICR}{GPIO\_O\_ICR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+ICR~0x0000041C}

\mbox{\Hypertarget{hw__gpio_8h_ac659d58793e931033ef58f0f5ed28e4c}\label{hw__gpio_8h_ac659d58793e931033ef58f0f5ed28e4c}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_IEV@{GPIO\_O\_IEV}}
\index{GPIO\_O\_IEV@{GPIO\_O\_IEV}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_IEV}{GPIO\_O\_IEV}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+IEV~0x0000040C}

\mbox{\Hypertarget{hw__gpio_8h_a2b7801c7e5712dc926bb518642dbe9e2}\label{hw__gpio_8h_a2b7801c7e5712dc926bb518642dbe9e2}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_IM@{GPIO\_O\_IM}}
\index{GPIO\_O\_IM@{GPIO\_O\_IM}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_IM}{GPIO\_O\_IM}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+IM~0x00000410}

\mbox{\Hypertarget{hw__gpio_8h_a48ff9b5cc4585e6b10328982896e260a}\label{hw__gpio_8h_a48ff9b5cc4585e6b10328982896e260a}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_IS@{GPIO\_O\_IS}}
\index{GPIO\_O\_IS@{GPIO\_O\_IS}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_IS}{GPIO\_O\_IS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+IS~0x00000404}

\mbox{\Hypertarget{hw__gpio_8h_ae17653e91303d0211c59b392cb8412ec}\label{hw__gpio_8h_ae17653e91303d0211c59b392cb8412ec}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_LOCK@{GPIO\_O\_LOCK}}
\index{GPIO\_O\_LOCK@{GPIO\_O\_LOCK}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_LOCK}{GPIO\_O\_LOCK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+LOCK~0x00000520}

\mbox{\Hypertarget{hw__gpio_8h_a6516d418a237d3dbc11cdfa5d2a78f0f}\label{hw__gpio_8h_a6516d418a237d3dbc11cdfa5d2a78f0f}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_MIS@{GPIO\_O\_MIS}}
\index{GPIO\_O\_MIS@{GPIO\_O\_MIS}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_MIS}{GPIO\_O\_MIS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+MIS~0x00000418}

\mbox{\Hypertarget{hw__gpio_8h_a05073783e402cf429bae3f7c4914374a}\label{hw__gpio_8h_a05073783e402cf429bae3f7c4914374a}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_ODR@{GPIO\_O\_ODR}}
\index{GPIO\_O\_ODR@{GPIO\_O\_ODR}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_ODR}{GPIO\_O\_ODR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+ODR~0x0000050C}

\mbox{\Hypertarget{hw__gpio_8h_ada302c7b926c1d851075424975f0ad9a}\label{hw__gpio_8h_ada302c7b926c1d851075424975f0ad9a}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_PC@{GPIO\_O\_PC}}
\index{GPIO\_O\_PC@{GPIO\_O\_PC}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_PC}{GPIO\_O\_PC}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+PC~0x00000\+FC4}

\mbox{\Hypertarget{hw__gpio_8h_a0f60aec0d6e0d6e86357c5d579bf463c}\label{hw__gpio_8h_a0f60aec0d6e0d6e86357c5d579bf463c}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_PCTL@{GPIO\_O\_PCTL}}
\index{GPIO\_O\_PCTL@{GPIO\_O\_PCTL}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_PCTL}{GPIO\_O\_PCTL}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+PCTL~0x0000052C}

\mbox{\Hypertarget{hw__gpio_8h_a89fa7569bb828fbff7a6901b848a80ed}\label{hw__gpio_8h_a89fa7569bb828fbff7a6901b848a80ed}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_PDR@{GPIO\_O\_PDR}}
\index{GPIO\_O\_PDR@{GPIO\_O\_PDR}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_PDR}{GPIO\_O\_PDR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+PDR~0x00000514}

\mbox{\Hypertarget{hw__gpio_8h_aaa799bb5d8bc0b7bdac50a2911d1cdf4}\label{hw__gpio_8h_aaa799bb5d8bc0b7bdac50a2911d1cdf4}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_PP@{GPIO\_O\_PP}}
\index{GPIO\_O\_PP@{GPIO\_O\_PP}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_PP}{GPIO\_O\_PP}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+PP~0x00000\+FC0}

\mbox{\Hypertarget{hw__gpio_8h_afa0dc05d29c9c3687abded1532a70bac}\label{hw__gpio_8h_afa0dc05d29c9c3687abded1532a70bac}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_PUR@{GPIO\_O\_PUR}}
\index{GPIO\_O\_PUR@{GPIO\_O\_PUR}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_PUR}{GPIO\_O\_PUR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+PUR~0x00000510}

\mbox{\Hypertarget{hw__gpio_8h_aee4ef2d11bf8b42d580510d9e23f6f89}\label{hw__gpio_8h_aee4ef2d11bf8b42d580510d9e23f6f89}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_RIS@{GPIO\_O\_RIS}}
\index{GPIO\_O\_RIS@{GPIO\_O\_RIS}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_RIS}{GPIO\_O\_RIS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+RIS~0x00000414}

\mbox{\Hypertarget{hw__gpio_8h_ae2cb3c5e4841da4ba679b44b1cb81704}\label{hw__gpio_8h_ae2cb3c5e4841da4ba679b44b1cb81704}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_SI@{GPIO\_O\_SI}}
\index{GPIO\_O\_SI@{GPIO\_O\_SI}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_SI}{GPIO\_O\_SI}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+SI~0x00000538}

\mbox{\Hypertarget{hw__gpio_8h_a6821884035e741a0fad213af86458689}\label{hw__gpio_8h_a6821884035e741a0fad213af86458689}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_SLR@{GPIO\_O\_SLR}}
\index{GPIO\_O\_SLR@{GPIO\_O\_SLR}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_SLR}{GPIO\_O\_SLR}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+SLR~0x00000518}

\mbox{\Hypertarget{hw__gpio_8h_adfbc0cf5eba000f784a6d16f67447125}\label{hw__gpio_8h_adfbc0cf5eba000f784a6d16f67447125}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_WAKELVL@{GPIO\_O\_WAKELVL}}
\index{GPIO\_O\_WAKELVL@{GPIO\_O\_WAKELVL}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_WAKELVL}{GPIO\_O\_WAKELVL}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+WAKELVL~0x00000544}

\mbox{\Hypertarget{hw__gpio_8h_a12156228e85a139a4cafec3fb36f9b26}\label{hw__gpio_8h_a12156228e85a139a4cafec3fb36f9b26}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_WAKEPEN@{GPIO\_O\_WAKEPEN}}
\index{GPIO\_O\_WAKEPEN@{GPIO\_O\_WAKEPEN}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_WAKEPEN}{GPIO\_O\_WAKEPEN}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+WAKEPEN~0x00000540}

\mbox{\Hypertarget{hw__gpio_8h_aad231fea4ac788059404c42b72a87333}\label{hw__gpio_8h_aad231fea4ac788059404c42b72a87333}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_O\_WAKESTAT@{GPIO\_O\_WAKESTAT}}
\index{GPIO\_O\_WAKESTAT@{GPIO\_O\_WAKESTAT}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_O\_WAKESTAT}{GPIO\_O\_WAKESTAT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+O\+\_\+\+WAKESTAT~0x00000548}

\mbox{\Hypertarget{hw__gpio_8h_a691814a84b5db02105f8d5fb8c4cee9c}\label{hw__gpio_8h_a691814a84b5db02105f8d5fb8c4cee9c}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM0\_6MA@{GPIO\_PC\_EDM0\_6MA}}
\index{GPIO\_PC\_EDM0\_6MA@{GPIO\_PC\_EDM0\_6MA}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM0\_6MA}{GPIO\_PC\_EDM0\_6MA}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+6\+MA~0x00000001}

\mbox{\Hypertarget{hw__gpio_8h_a150fb7a88950d9408e802d291f5b4ce3}\label{hw__gpio_8h_a150fb7a88950d9408e802d291f5b4ce3}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM0\_DISABLE@{GPIO\_PC\_EDM0\_DISABLE}}
\index{GPIO\_PC\_EDM0\_DISABLE@{GPIO\_PC\_EDM0\_DISABLE}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM0\_DISABLE}{GPIO\_PC\_EDM0\_DISABLE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+\+DISABLE~0x00000000}

\mbox{\Hypertarget{hw__gpio_8h_a04e495ff97a1aecb77f75258ab7198c6}\label{hw__gpio_8h_a04e495ff97a1aecb77f75258ab7198c6}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM0\_M@{GPIO\_PC\_EDM0\_M}}
\index{GPIO\_PC\_EDM0\_M@{GPIO\_PC\_EDM0\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM0\_M}{GPIO\_PC\_EDM0\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+M~0x00000003}

\mbox{\Hypertarget{hw__gpio_8h_aabbb935049d5c13fec8249dd0bc3f1a0}\label{hw__gpio_8h_aabbb935049d5c13fec8249dd0bc3f1a0}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM0\_PLUS2MA@{GPIO\_PC\_EDM0\_PLUS2MA}}
\index{GPIO\_PC\_EDM0\_PLUS2MA@{GPIO\_PC\_EDM0\_PLUS2MA}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM0\_PLUS2MA}{GPIO\_PC\_EDM0\_PLUS2MA}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM0\+\_\+\+PLUS2\+MA~0x00000003}

\mbox{\Hypertarget{hw__gpio_8h_a37d4c73574c4c905d95aaf5dedba8989}\label{hw__gpio_8h_a37d4c73574c4c905d95aaf5dedba8989}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM1\_M@{GPIO\_PC\_EDM1\_M}}
\index{GPIO\_PC\_EDM1\_M@{GPIO\_PC\_EDM1\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM1\_M}{GPIO\_PC\_EDM1\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM1\+\_\+M~0x0000000C}

\mbox{\Hypertarget{hw__gpio_8h_a2a1968b96b7dffb079ebb7837017e992}\label{hw__gpio_8h_a2a1968b96b7dffb079ebb7837017e992}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM1\_S@{GPIO\_PC\_EDM1\_S}}
\index{GPIO\_PC\_EDM1\_S@{GPIO\_PC\_EDM1\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM1\_S}{GPIO\_PC\_EDM1\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM1\+\_\+S~2}

\mbox{\Hypertarget{hw__gpio_8h_aafb541ec13a1744d5f39be385d562ce8}\label{hw__gpio_8h_aafb541ec13a1744d5f39be385d562ce8}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM2\_M@{GPIO\_PC\_EDM2\_M}}
\index{GPIO\_PC\_EDM2\_M@{GPIO\_PC\_EDM2\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM2\_M}{GPIO\_PC\_EDM2\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM2\+\_\+M~0x00000030}

\mbox{\Hypertarget{hw__gpio_8h_af205c86ea73e8c0ee016f4a30ccf1573}\label{hw__gpio_8h_af205c86ea73e8c0ee016f4a30ccf1573}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM2\_S@{GPIO\_PC\_EDM2\_S}}
\index{GPIO\_PC\_EDM2\_S@{GPIO\_PC\_EDM2\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM2\_S}{GPIO\_PC\_EDM2\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM2\+\_\+S~4}

\mbox{\Hypertarget{hw__gpio_8h_ae7016a06122a1cf753da3c246ccc7d37}\label{hw__gpio_8h_ae7016a06122a1cf753da3c246ccc7d37}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM3\_M@{GPIO\_PC\_EDM3\_M}}
\index{GPIO\_PC\_EDM3\_M@{GPIO\_PC\_EDM3\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM3\_M}{GPIO\_PC\_EDM3\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM3\+\_\+M~0x000000\+C0}

\mbox{\Hypertarget{hw__gpio_8h_ac83a1f4ac432eba5d5568b9266e5f40f}\label{hw__gpio_8h_ac83a1f4ac432eba5d5568b9266e5f40f}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM3\_S@{GPIO\_PC\_EDM3\_S}}
\index{GPIO\_PC\_EDM3\_S@{GPIO\_PC\_EDM3\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM3\_S}{GPIO\_PC\_EDM3\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM3\+\_\+S~6}

\mbox{\Hypertarget{hw__gpio_8h_a5d38c41f41e2f51e1d985321fce19977}\label{hw__gpio_8h_a5d38c41f41e2f51e1d985321fce19977}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM4\_M@{GPIO\_PC\_EDM4\_M}}
\index{GPIO\_PC\_EDM4\_M@{GPIO\_PC\_EDM4\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM4\_M}{GPIO\_PC\_EDM4\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM4\+\_\+M~0x00000300}

\mbox{\Hypertarget{hw__gpio_8h_ad01f561aa0dce2fe6bad4e1688169ab1}\label{hw__gpio_8h_ad01f561aa0dce2fe6bad4e1688169ab1}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM4\_S@{GPIO\_PC\_EDM4\_S}}
\index{GPIO\_PC\_EDM4\_S@{GPIO\_PC\_EDM4\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM4\_S}{GPIO\_PC\_EDM4\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM4\+\_\+S~8}

\mbox{\Hypertarget{hw__gpio_8h_af3ac89b9107776e52b45b59a251cf489}\label{hw__gpio_8h_af3ac89b9107776e52b45b59a251cf489}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM5\_M@{GPIO\_PC\_EDM5\_M}}
\index{GPIO\_PC\_EDM5\_M@{GPIO\_PC\_EDM5\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM5\_M}{GPIO\_PC\_EDM5\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM5\+\_\+M~0x00000\+C00}

\mbox{\Hypertarget{hw__gpio_8h_a65dacf8b67818116d4819faa5844f7bb}\label{hw__gpio_8h_a65dacf8b67818116d4819faa5844f7bb}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM5\_S@{GPIO\_PC\_EDM5\_S}}
\index{GPIO\_PC\_EDM5\_S@{GPIO\_PC\_EDM5\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM5\_S}{GPIO\_PC\_EDM5\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM5\+\_\+S~10}

\mbox{\Hypertarget{hw__gpio_8h_a84431b7bc35346884aa22468dafcc9fc}\label{hw__gpio_8h_a84431b7bc35346884aa22468dafcc9fc}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM6\_M@{GPIO\_PC\_EDM6\_M}}
\index{GPIO\_PC\_EDM6\_M@{GPIO\_PC\_EDM6\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM6\_M}{GPIO\_PC\_EDM6\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM6\+\_\+M~0x00003000}

\mbox{\Hypertarget{hw__gpio_8h_a5d42d925e043a213b3c92bdb371431d5}\label{hw__gpio_8h_a5d42d925e043a213b3c92bdb371431d5}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM6\_S@{GPIO\_PC\_EDM6\_S}}
\index{GPIO\_PC\_EDM6\_S@{GPIO\_PC\_EDM6\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM6\_S}{GPIO\_PC\_EDM6\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM6\+\_\+S~12}

\mbox{\Hypertarget{hw__gpio_8h_ac2ea54d3ae7c90ceacfee76864befc55}\label{hw__gpio_8h_ac2ea54d3ae7c90ceacfee76864befc55}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM7\_M@{GPIO\_PC\_EDM7\_M}}
\index{GPIO\_PC\_EDM7\_M@{GPIO\_PC\_EDM7\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM7\_M}{GPIO\_PC\_EDM7\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM7\+\_\+M~0x0000\+C000}

\mbox{\Hypertarget{hw__gpio_8h_aad582a9a2ffbf7f2227bf7944472a9e1}\label{hw__gpio_8h_aad582a9a2ffbf7f2227bf7944472a9e1}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PC\_EDM7\_S@{GPIO\_PC\_EDM7\_S}}
\index{GPIO\_PC\_EDM7\_S@{GPIO\_PC\_EDM7\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PC\_EDM7\_S}{GPIO\_PC\_EDM7\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PC\+\_\+\+EDM7\+\_\+S~14}

\mbox{\Hypertarget{hw__gpio_8h_aeec3a9857fb302d3219f8d71c08e2001}\label{hw__gpio_8h_aeec3a9857fb302d3219f8d71c08e2001}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_PP\_EDE@{GPIO\_PP\_EDE}}
\index{GPIO\_PP\_EDE@{GPIO\_PP\_EDE}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_PP\_EDE}{GPIO\_PP\_EDE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PP\+\_\+\+EDE~0x00000001}

\mbox{\Hypertarget{hw__gpio_8h_aec723a47a1b1546999cb4ad79392c53d}\label{hw__gpio_8h_aec723a47a1b1546999cb4ad79392c53d}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_RIS\_DMARIS@{GPIO\_RIS\_DMARIS}}
\index{GPIO\_RIS\_DMARIS@{GPIO\_RIS\_DMARIS}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_RIS\_DMARIS}{GPIO\_RIS\_DMARIS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+RIS\+\_\+\+DMARIS~0x00000100}

\mbox{\Hypertarget{hw__gpio_8h_aa41f96080d4d8fcdf1ce8d56da9ac630}\label{hw__gpio_8h_aa41f96080d4d8fcdf1ce8d56da9ac630}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_RIS\_GPIO\_M@{GPIO\_RIS\_GPIO\_M}}
\index{GPIO\_RIS\_GPIO\_M@{GPIO\_RIS\_GPIO\_M}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_RIS\_GPIO\_M}{GPIO\_RIS\_GPIO\_M}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+RIS\+\_\+\+GPIO\+\_\+M~0x000000\+FF}

\mbox{\Hypertarget{hw__gpio_8h_a2f2ed58c944c3a65f4f25df94e962b57}\label{hw__gpio_8h_a2f2ed58c944c3a65f4f25df94e962b57}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_RIS\_GPIO\_S@{GPIO\_RIS\_GPIO\_S}}
\index{GPIO\_RIS\_GPIO\_S@{GPIO\_RIS\_GPIO\_S}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_RIS\_GPIO\_S}{GPIO\_RIS\_GPIO\_S}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+RIS\+\_\+\+GPIO\+\_\+S~0}

\mbox{\Hypertarget{hw__gpio_8h_ae4458ec8e9bad7e504c0ef8166bad8e9}\label{hw__gpio_8h_ae4458ec8e9bad7e504c0ef8166bad8e9}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_SI\_SUM@{GPIO\_SI\_SUM}}
\index{GPIO\_SI\_SUM@{GPIO\_SI\_SUM}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_SI\_SUM}{GPIO\_SI\_SUM}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+SI\+\_\+\+SUM~0x00000001}

\mbox{\Hypertarget{hw__gpio_8h_ac76fecef013fef18d30075fa6ac0f3ef}\label{hw__gpio_8h_ac76fecef013fef18d30075fa6ac0f3ef}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_WAKELVL\_WAKELVL4@{GPIO\_WAKELVL\_WAKELVL4}}
\index{GPIO\_WAKELVL\_WAKELVL4@{GPIO\_WAKELVL\_WAKELVL4}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_WAKELVL\_WAKELVL4}{GPIO\_WAKELVL\_WAKELVL4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+WAKELVL\+\_\+\+WAKELVL4~0x00000010}

\mbox{\Hypertarget{hw__gpio_8h_a1642682d898635184f8afc690aa748dd}\label{hw__gpio_8h_a1642682d898635184f8afc690aa748dd}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_WAKEPEN\_WAKEP4@{GPIO\_WAKEPEN\_WAKEP4}}
\index{GPIO\_WAKEPEN\_WAKEP4@{GPIO\_WAKEPEN\_WAKEP4}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_WAKEPEN\_WAKEP4}{GPIO\_WAKEPEN\_WAKEP4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+WAKEPEN\+\_\+\+WAKEP4~0x00000010}

\mbox{\Hypertarget{hw__gpio_8h_a32016151bfa5ef3705e1dfb48393a104}\label{hw__gpio_8h_a32016151bfa5ef3705e1dfb48393a104}} 
\index{hw\_gpio.h@{hw\_gpio.h}!GPIO\_WAKESTAT\_STAT4@{GPIO\_WAKESTAT\_STAT4}}
\index{GPIO\_WAKESTAT\_STAT4@{GPIO\_WAKESTAT\_STAT4}!hw\_gpio.h@{hw\_gpio.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_WAKESTAT\_STAT4}{GPIO\_WAKESTAT\_STAT4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+WAKESTAT\+\_\+\+STAT4~0x00000010}

