// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Mon Dec  5 20:15:13 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "//vs-home/tlyons01/es4/smack_buds/my_pll/rtl/my_pll.v"
// file 1 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/collisions.vhd"
// file 2 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/controller.vhd"
// file 3 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/game_logic.vhd"
// file 4 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pattern_gen.vhd"
// file 5 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/physics.vhd"
// file 6 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/platform.vhd"
// file 7 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pllclock_to_60hz.vhd"
// file 8 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_idle_rom.vhd"
// file 9 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom1.vhd"
// file 10 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom2.vhd"
// file 11 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/top.vhd"
// file 12 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/vga.vhd"
// file 13 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 14 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 57 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 58 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 59 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 60 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 61 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 62 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 63 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 64 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input ext12m, output HSYNC, output VSYNC, output up, output [5:0]RGB, 
            output testPLLout, input controller_in, output controller_latch, 
            output controller_clock);   /* synthesis lineinfo="@11(5[8],5[11])"*/
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_latch_c" *) wire controller_latch_c;   /* synthesis lineinfo="@11(15[4],15[20])"*/
    (* is_clock=1 *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(74[9],74[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(79[9],79[24])"*/
    
    wire up_c, RGB_c_5, RGB_c_4, RGB_c_3, RGB_c_2, RGB_c_1, RGB_c_0, 
        controller_in_c;
    wire [10:0]internalrow;   /* synthesis lineinfo="@11(75[9],75[20])"*/
    wire [10:0]internalcol;   /* synthesis lineinfo="@11(76[9],76[20])"*/
    
    wire internalvalid;
    wire [7:0]controller_buttons_signal;   /* synthesis lineinfo="@11(78[9],78[34])"*/
    wire [10:0]xpos;   /* synthesis lineinfo="@11(80[9],80[13])"*/
    wire [10:0]ypos;   /* synthesis lineinfo="@11(81[9],81[13])"*/
    
    wire GND_net, n8, col_10__N_123, row_10__N_135, HSYNC_N_136, VSYNC_N_139, 
        n321;
    wire [3:0]xVelocity;   /* synthesis lineinfo="@5(30[14],30[23])"*/
    
    wire x_10__N_267, n4930, n2627;
    wire [10:0]x_10__N_256;
    
    wire VCC_net, n5383, n12;
    
    VLO i1 (.Z(GND_net));
    pattern_gen patternmaker (ypos[2], ypos[5], ypos[4], GND_net, ypos[7], 
            ypos[8], internalvalid, RGB_c_0, RGB_c_1, RGB_c_2, {internalrow}, 
            n8, n12, {xpos}, RGB_c_3, RGB_c_4, {internalcol}, ypos[3], 
            ypos[0], ypos[9], ypos[1], ypos[6], RGB_c_5, internal25clk);   /* synthesis lineinfo="@11(92[19],92[30])"*/
    OB up_pad (.I(up_c), .O(up));   /* synthesis lineinfo="@11(10[4],10[6])"*/
    OB VSYNC_pad (.I(VSYNC_N_139), .O(VSYNC));   /* synthesis lineinfo="@11(9[4],9[9])"*/
    vga internalvga (n321, {internalrow}, internal25clk, row_10__N_135, 
        GND_net, {internalcol}, col_10__N_123, HSYNC_N_136, VSYNC_N_139, 
        internalvalid);   /* synthesis lineinfo="@11(91[18],91[21])"*/
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(xVelocity[0]), .B(xVelocity[1]), 
            .Z(n5383));
    defparam i1_2_lut.INIT = "0xeeee";
    OB HSYNC_pad (.I(HSYNC_N_136), .O(HSYNC));   /* synthesis lineinfo="@11(8[4],8[9])"*/
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(xVelocity[2]), 
            .B(x_10__N_267), .C(xVelocity[3]), .D(n5383), .Z(n4930));
    defparam i3_4_lut.INIT = "0xfffe";
    OB \RGB_pad[5]  (.I(RGB_c_5), .O(RGB[5]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    (* lut_function="(A+(B))" *) LUT4 i5123_2_lut (.A(col_10__N_123), .B(row_10__N_135), 
            .Z(n321));
    defparam i5123_2_lut.INIT = "0xeeee";
    OB \RGB_pad[4]  (.I(RGB_c_4), .O(RGB[4]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[3]  (.I(RGB_c_3), .O(RGB[3]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[2]  (.I(RGB_c_2), .O(RGB[2]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[1]  (.I(RGB_c_1), .O(RGB[1]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[0]  (.I(RGB_c_0), .O(RGB[0]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB testPLLout_pad (.I(testPLLout_c), .O(testPLLout));   /* synthesis lineinfo="@11(12[4],12[14])"*/
    OB controller_latch_pad (.I(controller_latch_c), .O(controller_latch));   /* synthesis lineinfo="@11(15[4],15[20])"*/
    OB controller_clock_pad (.I(controller_clock_c), .O(controller_clock));   /* synthesis lineinfo="@11(16[4],16[20])"*/
    IB ext12m_pad (.I(ext12m), .O(ext12m_c));   /* synthesis lineinfo="@11(7[4],7[10])"*/
    IB controller_in_pad (.I(controller_in), .O(controller_in_c));   /* synthesis lineinfo="@11(14[4],14[17])"*/
    game_logic game (ypos[0], internal60hzclk, controller_buttons_signal[7], 
            {xpos}, x_10__N_267, {xVelocity}, GND_net, n4930, ypos[6], 
            ypos[7], ypos[4], ypos[5], ypos[2], ypos[3], ypos[1], 
            x_10__N_256[7], ypos[8], ypos[9], n2627, n12, n8);   /* synthesis lineinfo="@11(103[9],103[19])"*/
    pllclock_to_60_hz sixtyHZclock (GND_net, internal25clk, internal60hzclk);   /* synthesis lineinfo="@11(89[19],89[36])"*/
    my_pll pll (GND_net, ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@11(90[10],90[16])"*/
    (* lut_function="(A+(B))" *) LUT4 i2066_2_lut (.A(x_10__N_267), .B(x_10__N_256[7]), 
            .Z(n2627));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i2066_2_lut.INIT = "0xeeee";
    controller controller1 (GND_net, up_c, controller_latch_c, controller_buttons_signal[7], 
            x_10__N_267, controller_clock_c, controller_in_c);   /* synthesis lineinfo="@11(83[18],83[28])"*/
    VHI i6021 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input \ypos[2] , input \ypos[5] , input \ypos[4] , 
            input GND_net, input \ypos[7] , input \ypos[8] , input internalvalid, 
            output RGB_c_0, output RGB_c_1, output RGB_c_2, input [10:0]internalrow, 
            input n8, input n12, input [10:0]xpos, output RGB_c_3, output RGB_c_4, 
            input [10:0]internalcol, input \ypos[3] , input \ypos[0] , 
            input \ypos[9] , input \ypos[1] , input \ypos[6] , output RGB_c_5, 
            input internal25clk);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(74[9],74[22])"*/
    wire [5:0]n1;
    
    wire n4074, n7601, n4076;
    wire [10:0]drawing_tony_y_N_160;
    wire [5:0]rgb_5__N_171;
    
    wire n5373, n4128, n7571;
    wire [10:0]diff_y_vector;   /* synthesis lineinfo="@4(29[8],29[21])"*/
    
    wire n4126, n7568, n7565, VCC_net, n4122, n7622;
    wire [10:0]drawing_tony_x_N_147;
    
    wire n4;
    wire [10:0]diff_x_vector;   /* synthesis lineinfo="@4(28[8],28[21])"*/
    
    wire n4120, n7619, n4070, n7595, n4072, n4118, n7616, n4116, 
        n7613, n7589, n4068, n6_adj_370, n7604, n4114, n7610, 
        n4_adj_371, n7607, n4_adj_372, n6_adj_373, n8_adj_374, n10, 
        n12_adj_375, n14, n16, n18, n4_adj_376, n6_adj_377, n8_adj_378, 
        n10_adj_379, n12_adj_380, n14_adj_381, n16_adj_382, n18_adj_383, 
        n20, n4_adj_384, n6_adj_385, n8_adj_386, n10_adj_387, n12_adj_388, 
        n14_adj_389, n16_adj_390, n18_adj_391, n20_adj_392, n4_adj_393, 
        n6_adj_394, n8_adj_395, n10_adj_396, n12_adj_397, n14_adj_398, 
        n16_adj_399, n18_adj_400, n20_adj_401, drawing_tony_x_N_145, 
        n20_adj_402, drawing_tony_x_N_146, n10_adj_403, n7592, n7598;
    
    (* lut_function="(!(A))" *) LUT4 sub_23_inv_0_i3_1_lut (.A(\ypos[2] ), 
            .Z(n1[2]));   /* synthesis lineinfo="@4(61[14],61[17])"*/
    defparam sub_23_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_23_inv_0_i6_1_lut (.A(\ypos[5] ), 
            .Z(n1[5]));   /* synthesis lineinfo="@4(61[14],61[17])"*/
    defparam sub_23_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_23_inv_0_i5_1_lut (.A(\ypos[4] ), 
            .Z(n1[4]));   /* synthesis lineinfo="@4(61[14],61[17])"*/
    defparam sub_23_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 add_121_add_5_9 (.A0(GND_net), .B0(\ypos[7] ), .C0(GND_net), .D0(n4074), 
        .CI0(n4074), .A1(GND_net), .B1(\ypos[8] ), .C1(GND_net), .D1(n7601), 
        .CI1(n7601), .CO0(n7601), .CO1(n4076), .S0(drawing_tony_y_N_160[7]), 
        .S1(drawing_tony_y_N_160[8]));   /* synthesis lineinfo="@4(58[52],58[53])"*/
    defparam add_121_add_5_9.INIT0 = "0xc33c";
    defparam add_121_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C)))" *) LUT4 i5149_3_lut (.A(internalvalid), 
            .B(rgb_5__N_171[0]), .C(n5373), .Z(RGB_c_0));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i5149_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B)+!A !((C)+!B))" *) LUT4 i5139_3_lut (.A(rgb_5__N_171[1]), 
            .B(internalvalid), .C(n5373), .Z(RGB_c_1));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i5139_3_lut.INIT = "0x8c8c";
    (* lut_function="(A (B+!(C)))" *) LUT4 i5141_3_lut (.A(internalvalid), 
            .B(rgb_5__N_171[2]), .C(n5373), .Z(RGB_c_2));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i5141_3_lut.INIT = "0x8a8a";
    FA2 add_283_6 (.A0(GND_net), .B0(internalrow[4]), .C0(n1[4]), .D0(n4128), 
        .CI0(n4128), .A1(GND_net), .B1(internalrow[5]), .C1(n1[5]), 
        .D1(n7571), .CI1(n7571), .CO0(n7571), .S0(diff_y_vector[4]), 
        .S1(diff_y_vector[5]));   /* synthesis lineinfo="@4(61[14],61[17])"*/
    defparam add_283_6.INIT0 = "0xc33c";
    defparam add_283_6.INIT1 = "0xc33c";
    FA2 add_283_4 (.A0(GND_net), .B0(internalrow[2]), .C0(n1[2]), .D0(n4126), 
        .CI0(n4126), .A1(GND_net), .B1(internalrow[3]), .C1(n8), .D1(n7568), 
        .CI1(n7568), .CO0(n7568), .CO1(n4128), .S0(diff_y_vector[2]), 
        .S1(diff_y_vector[3]));   /* synthesis lineinfo="@4(61[14],61[17])"*/
    defparam add_283_4.INIT0 = "0xc33c";
    defparam add_283_4.INIT1 = "0xc33c";
    FA2 add_283_2 (.A0(GND_net), .B0(internalrow[0]), .C0(n12), .D0(VCC_net), 
        .A1(GND_net), .B1(internalrow[1]), .C1(n1[1]), .D1(n7565), .CI1(n7565), 
        .CO0(n7565), .CO1(n4126), .S0(diff_y_vector[0]), .S1(diff_y_vector[1]));   /* synthesis lineinfo="@4(61[14],61[17])"*/
    defparam add_283_2.INIT0 = "0xc33c";
    defparam add_283_2.INIT1 = "0xc33c";
    FA2 add_6_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(GND_net), .D0(n4122), 
        .CI0(n4122), .A1(GND_net), .B1(xpos[10]), .C1(GND_net), .D1(n7622), 
        .CI1(n7622), .CO0(n7622), .S0(drawing_tony_x_N_147[9]), .S1(drawing_tony_x_N_147[10]));   /* synthesis lineinfo="@4(57[52],57[53])"*/
    defparam add_6_add_5_11.INIT0 = "0xc33c";
    defparam add_6_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C)))" *) LUT4 i5143_3_lut (.A(internalvalid), 
            .B(rgb_5__N_171[3]), .C(n5373), .Z(RGB_c_3));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i5143_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i5145_3_lut (.A(internalvalid), 
            .B(rgb_5__N_171[4]), .C(n5373), .Z(RGB_c_4));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i5145_3_lut.INIT = "0x8a8a";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i147_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(xpos[1]), .D(internalcol[1]), .Z(n4));   /* synthesis lineinfo="@4(60[14],60[17])"*/
    defparam i147_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(!(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(internalcol[1]), .D(xpos[1]), .Z(diff_x_vector[1]));   /* synthesis lineinfo="@4(60[14],60[17])"*/
    defparam i2_3_lut_4_lut.INIT = "0x4bb4";
    FA2 add_6_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(GND_net), .D0(n4120), 
        .CI0(n4120), .A1(GND_net), .B1(xpos[8]), .C1(GND_net), .D1(n7619), 
        .CI1(n7619), .CO0(n7619), .CO1(n4122), .S0(drawing_tony_x_N_147[7]), 
        .S1(drawing_tony_x_N_147[8]));   /* synthesis lineinfo="@4(57[52],57[53])"*/
    defparam add_6_add_5_9.INIT0 = "0xc33c";
    defparam add_6_add_5_9.INIT1 = "0xc33c";
    FA2 add_121_add_5_5 (.A0(GND_net), .B0(\ypos[3] ), .C0(VCC_net), .D0(n4070), 
        .CI0(n4070), .A1(GND_net), .B1(\ypos[4] ), .C1(VCC_net), .D1(n7595), 
        .CI1(n7595), .CO0(n7595), .CO1(n4072), .S0(drawing_tony_y_N_160[3]), 
        .S1(drawing_tony_y_N_160[4]));   /* synthesis lineinfo="@4(58[52],58[53])"*/
    defparam add_121_add_5_5.INIT0 = "0xc33c";
    defparam add_121_add_5_5.INIT1 = "0xc33c";
    FA2 add_6_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(GND_net), .D0(n4118), 
        .CI0(n4118), .A1(GND_net), .B1(xpos[6]), .C1(GND_net), .D1(n7616), 
        .CI1(n7616), .CO0(n7616), .CO1(n4120), .S0(drawing_tony_x_N_147[5]), 
        .S1(drawing_tony_x_N_147[6]));   /* synthesis lineinfo="@4(57[52],57[53])"*/
    defparam add_6_add_5_7.INIT0 = "0xc33c";
    defparam add_6_add_5_7.INIT1 = "0xc33c";
    FA2 add_6_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(VCC_net), .D0(n4116), 
        .CI0(n4116), .A1(GND_net), .B1(xpos[4]), .C1(VCC_net), .D1(n7613), 
        .CI1(n7613), .CO0(n7613), .CO1(n4118), .S0(drawing_tony_x_N_147[3]), 
        .S1(drawing_tony_x_N_147[4]));   /* synthesis lineinfo="@4(57[52],57[53])"*/
    defparam add_6_add_5_5.INIT0 = "0xc33c";
    defparam add_6_add_5_5.INIT1 = "0xc33c";
    FA2 add_121_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[0] ), .C1(VCC_net), .D1(n7589), .CI1(n7589), .CO0(n7589), 
        .CO1(n4068), .S1(drawing_tony_y_N_160[0]));   /* synthesis lineinfo="@4(58[52],58[53])"*/
    defparam add_121_add_5_1.INIT0 = "0xc33c";
    defparam add_121_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i154_3_lut (.A(internalcol[2]), 
            .B(xpos[2]), .C(n4), .Z(n6_adj_370));   /* synthesis lineinfo="@4(60[14],60[17])"*/
    defparam i154_3_lut.INIT = "0xb2b2";
    FA2 add_121_add_5_11 (.A0(GND_net), .B0(\ypos[9] ), .C0(GND_net), 
        .D0(n4076), .CI0(n4076), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n7604), .CI1(n7604), .CO0(n7604), .S0(drawing_tony_y_N_160[9]), 
        .S1(drawing_tony_y_N_160[10]));   /* synthesis lineinfo="@4(58[52],58[53])"*/
    defparam add_121_add_5_11.INIT0 = "0xc33c";
    defparam add_121_add_5_11.INIT1 = "0xc33c";
    FA2 add_6_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(GND_net), .D0(n4114), 
        .CI0(n4114), .A1(GND_net), .B1(xpos[2]), .C1(GND_net), .D1(n7610), 
        .CI1(n7610), .CO0(n7610), .CO1(n4116), .S0(drawing_tony_x_N_147[1]), 
        .S1(drawing_tony_x_N_147[2]));   /* synthesis lineinfo="@4(57[52],57[53])"*/
    defparam add_6_add_5_3.INIT0 = "0xc33c";
    defparam add_6_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(xpos[4]), .B(internalcol[4]), 
            .Z(n4_adj_371));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C))+!A !(B (C+!(D))+!B !(C+!(D))))" *) LUT4 i2_4_lut (.A(internalcol[3]), 
            .B(n4_adj_371), .C(xpos[3]), .D(n6_adj_370), .Z(diff_x_vector[4]));
    defparam i2_4_lut.INIT = "0x9c39";
    FA2 add_6_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(VCC_net), .D1(n7607), .CI1(n7607), .CO0(n7607), 
        .CO1(n4114), .S1(drawing_tony_x_N_147[0]));   /* synthesis lineinfo="@4(57[52],57[53])"*/
    defparam add_6_add_5_1.INIT0 = "0xc33c";
    defparam add_6_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i2_3_lut (.A(n6_adj_370), 
            .B(xpos[3]), .C(internalcol[3]), .Z(diff_x_vector[3]));
    defparam i2_3_lut.INIT = "0x6969";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i2_3_lut_adj_26 (.A(n4), 
            .B(xpos[2]), .C(internalcol[2]), .Z(diff_x_vector[2]));
    defparam i2_3_lut_adj_26.INIT = "0x6969";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_27 (.A(internalcol[0]), 
            .B(xpos[0]), .Z(diff_x_vector[0]));
    defparam i1_2_lut_adj_27.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_y_I_5_i4_4_lut (.A(drawing_tony_y_N_160[0]), 
            .B(drawing_tony_y_N_160[1]), .C(internalrow[1]), .D(internalrow[0]), 
            .Z(n4_adj_372));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i6_3_lut (.A(n4_adj_372), 
            .B(drawing_tony_y_N_160[2]), .C(internalrow[2]), .Z(n6_adj_373));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i8_3_lut (.A(n6_adj_373), 
            .B(drawing_tony_y_N_160[3]), .C(internalrow[3]), .Z(n8_adj_374));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i10_3_lut (.A(n8_adj_374), 
            .B(drawing_tony_y_N_160[4]), .C(internalrow[4]), .Z(n10));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i12_3_lut (.A(n10), 
            .B(drawing_tony_y_N_160[5]), .C(internalrow[5]), .Z(n12_adj_375));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i14_3_lut (.A(n12_adj_375), 
            .B(drawing_tony_y_N_160[6]), .C(internalrow[6]), .Z(n14));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i16_3_lut (.A(n14), 
            .B(drawing_tony_y_N_160[7]), .C(internalrow[7]), .Z(n16));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i18_3_lut (.A(n16), 
            .B(drawing_tony_y_N_160[8]), .C(internalrow[8]), .Z(n18));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 col_10__I_0_i4_4_lut (.A(internalcol[0]), 
            .B(internalcol[1]), .C(xpos[1]), .D(xpos[0]), .Z(n4_adj_376));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i6_3_lut (.A(n4_adj_376), 
            .B(internalcol[2]), .C(xpos[2]), .Z(n6_adj_377));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i8_3_lut (.A(n6_adj_377), 
            .B(internalcol[3]), .C(xpos[3]), .Z(n8_adj_378));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i10_3_lut (.A(n8_adj_378), 
            .B(internalcol[4]), .C(xpos[4]), .Z(n10_adj_379));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i12_3_lut (.A(n10_adj_379), 
            .B(internalcol[5]), .C(xpos[5]), .Z(n12_adj_380));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i14_3_lut (.A(n12_adj_380), 
            .B(internalcol[6]), .C(xpos[6]), .Z(n14_adj_381));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i16_3_lut (.A(n14_adj_381), 
            .B(internalcol[7]), .C(xpos[7]), .Z(n16_adj_382));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i18_3_lut (.A(n16_adj_382), 
            .B(internalcol[8]), .C(xpos[8]), .Z(n18_adj_383));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i20_3_lut (.A(n18_adj_383), 
            .B(internalcol[9]), .C(xpos[9]), .Z(n20));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_x_I_4_i4_4_lut (.A(drawing_tony_x_N_147[0]), 
            .B(drawing_tony_x_N_147[1]), .C(internalcol[1]), .D(internalcol[0]), 
            .Z(n4_adj_384));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i6_3_lut (.A(n4_adj_384), 
            .B(drawing_tony_x_N_147[2]), .C(internalcol[2]), .Z(n6_adj_385));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i8_3_lut (.A(n6_adj_385), 
            .B(drawing_tony_x_N_147[3]), .C(internalcol[3]), .Z(n8_adj_386));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i10_3_lut (.A(n8_adj_386), 
            .B(drawing_tony_x_N_147[4]), .C(internalcol[4]), .Z(n10_adj_387));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i12_3_lut (.A(n10_adj_387), 
            .B(drawing_tony_x_N_147[5]), .C(internalcol[5]), .Z(n12_adj_388));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i14_3_lut (.A(n12_adj_388), 
            .B(drawing_tony_x_N_147[6]), .C(internalcol[6]), .Z(n14_adj_389));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i16_3_lut (.A(n14_adj_389), 
            .B(drawing_tony_x_N_147[7]), .C(internalcol[7]), .Z(n16_adj_390));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i18_3_lut (.A(n16_adj_390), 
            .B(drawing_tony_x_N_147[8]), .C(internalcol[8]), .Z(n18_adj_391));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_4_i20_3_lut (.A(n18_adj_391), 
            .B(drawing_tony_x_N_147[9]), .C(internalcol[9]), .Z(n20_adj_392));   /* synthesis lineinfo="@4(57[45],57[66])"*/
    defparam drawing_tony_x_I_4_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 row_10__I_0_i4_4_lut (.A(internalrow[0]), 
            .B(internalrow[1]), .C(\ypos[1] ), .D(\ypos[0] ), .Z(n4_adj_393));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i6_3_lut (.A(n4_adj_393), 
            .B(internalrow[2]), .C(\ypos[2] ), .Z(n6_adj_394));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i8_3_lut (.A(n6_adj_394), 
            .B(internalrow[3]), .C(\ypos[3] ), .Z(n8_adj_395));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i10_3_lut (.A(n8_adj_395), 
            .B(internalrow[4]), .C(\ypos[4] ), .Z(n10_adj_396));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i12_3_lut (.A(n10_adj_396), 
            .B(internalrow[5]), .C(\ypos[5] ), .Z(n12_adj_397));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i14_3_lut (.A(n12_adj_397), 
            .B(internalrow[6]), .C(\ypos[6] ), .Z(n14_adj_398));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i16_3_lut (.A(n14_adj_398), 
            .B(internalrow[7]), .C(\ypos[7] ), .Z(n16_adj_399));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i18_3_lut (.A(n16_adj_399), 
            .B(internalrow[8]), .C(\ypos[8] ), .Z(n18_adj_400));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_5_i20_3_lut (.A(n18), 
            .B(drawing_tony_y_N_160[9]), .C(internalrow[9]), .Z(n20_adj_401));   /* synthesis lineinfo="@4(58[45],58[67])"*/
    defparam drawing_tony_y_I_5_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i22_3_lut (.A(n20), 
            .B(xpos[10]), .C(internalcol[10]), .Z(drawing_tony_x_N_145));   /* synthesis lineinfo="@4(57[32],57[40])"*/
    defparam col_10__I_0_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i20_3_lut (.A(n18_adj_400), 
            .B(internalrow[9]), .C(\ypos[9] ), .Z(n20_adj_402));   /* synthesis lineinfo="@4(58[32],58[40])"*/
    defparam row_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 i26_3_lut (.A(n20_adj_392), 
            .B(internalcol[10]), .C(drawing_tony_x_N_147[10]), .Z(drawing_tony_x_N_146));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i4_4_lut (.A(internalrow[10]), 
            .B(n20_adj_402), .C(drawing_tony_x_N_145), .D(n20_adj_401), 
            .Z(n10_adj_403));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i4_4_lut.INIT = "0x4000";
    (* lut_function="(A (B (C (D)))+!A !(((D)+!C)+!B))" *) LUT4 i5_4_lut (.A(drawing_tony_y_N_160[10]), 
            .B(n10_adj_403), .C(drawing_tony_x_N_146), .D(internalrow[10]), 
            .Z(n5373));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i5_4_lut.INIT = "0x8040";
    (* lut_function="(A (B+!(C)))" *) LUT4 i5147_3_lut (.A(internalvalid), 
            .B(rgb_5__N_171[5]), .C(n5373), .Z(RGB_c_5));   /* synthesis lineinfo="@4(69[11],69[38])"*/
    defparam i5147_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A))" *) LUT4 sub_23_inv_0_i2_1_lut (.A(\ypos[1] ), 
            .Z(n1[1]));   /* synthesis lineinfo="@4(61[14],61[17])"*/
    defparam sub_23_inv_0_i2_1_lut.INIT = "0x5555";
    FA2 add_121_add_5_3 (.A0(GND_net), .B0(\ypos[1] ), .C0(VCC_net), .D0(n4068), 
        .CI0(n4068), .A1(GND_net), .B1(\ypos[2] ), .C1(VCC_net), .D1(n7592), 
        .CI1(n7592), .CO0(n7592), .CO1(n4070), .S0(drawing_tony_y_N_160[1]), 
        .S1(drawing_tony_y_N_160[2]));   /* synthesis lineinfo="@4(58[52],58[53])"*/
    defparam add_121_add_5_3.INIT0 = "0xc33c";
    defparam add_121_add_5_3.INIT1 = "0xc33c";
    FA2 add_121_add_5_7 (.A0(GND_net), .B0(\ypos[5] ), .C0(VCC_net), .D0(n4072), 
        .CI0(n4072), .A1(GND_net), .B1(\ypos[6] ), .C1(GND_net), .D1(n7598), 
        .CI1(n7598), .CO0(n7598), .CO1(n4074), .S0(drawing_tony_y_N_160[5]), 
        .S1(drawing_tony_y_N_160[6]));   /* synthesis lineinfo="@4(58[52],58[53])"*/
    defparam add_121_add_5_7.INIT0 = "0xc33c";
    defparam add_121_add_5_7.INIT1 = "0xc33c";
    tony_idle_rom tony_map (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_171}, internal25clk, GND_net);   /* synthesis lineinfo="@4(47[15],47[28])"*/
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_idle_rom
//

module tony_idle_rom (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_171, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(74[9],74[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_18 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_171[3]), .RDATA3(rgb_5__N_171[2]));
    defparam mux_18.INIT_0 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_18.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_18.INIT_2 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_18.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_18.INIT_4 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_18.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_18.INIT_6 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_18.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_18.INIT_8 = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_18.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_18.INIT_A = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_18.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_18.INIT_C = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_18.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_18.INIT_E = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_18.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_18.DATA_WIDTH_W = "2";
    defparam mux_18.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_17 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_171[1]), .RDATA3(rgb_5__N_171[0]));
    defparam mux_17.INIT_0 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_17.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_17.INIT_2 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_17.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_17.INIT_4 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_17.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_17.INIT_6 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_17.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_17.INIT_8 = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_17.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_17.INIT_A = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_17.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_17.INIT_C = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_17.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_17.INIT_E = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_17.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_17.DATA_WIDTH_W = "2";
    defparam mux_17.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_19 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_171[5]), .RDATA3(rgb_5__N_171[4]));
    defparam mux_19.INIT_0 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_19.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_19.INIT_2 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_19.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_19.INIT_4 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_19.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_19.INIT_6 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_19.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_19.INIT_8 = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_19.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_19.INIT_A = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_19.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_19.INIT_C = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_19.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_19.INIT_E = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_19.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_19.DATA_WIDTH_W = "2";
    defparam mux_19.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (input n321, output [10:0]internalrow, input internal25clk, 
            output row_10__N_135, input GND_net, output [10:0]internalcol, 
            output col_10__N_123, output HSYNC_N_136, output VSYNC_N_139, 
            output internalvalid);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(74[9],74[22])"*/
    wire [10:0]n62;
    
    wire n4160, n7679;
    wire [10:0]n49;
    
    wire n5380, n4098, n7637, n4096, n7634, n5, n4094, n7631, 
        n4092, n7628, n5741, n9, n10, n16, n15, n4158, n7676, 
        n6, n18, n4156, n7673, n4154, n7670, n4152, n7667, n4090, 
        n7625, n7577, VCC_net, n7583, n5358, n6_adj_369, n5368, 
        valid_N_143;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i0 (.D(n49[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[0]));
    defparam col_125__i0.REGSET = "RESET";
    defparam col_125__i0.SRMODE = "CE_OVER_LSR";
    FA2 col_125_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(internalcol[9]), 
        .D0(n4160), .CI0(n4160), .A1(GND_net), .B1(GND_net), .C1(internalcol[10]), 
        .D1(n7679), .CI1(n7679), .CO0(n7679), .S0(n49[9]), .S1(n49[10]));
    defparam col_125_add_4_11.INIT0 = "0xc33c";
    defparam col_125_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(internalcol[10]), .B(internalcol[9]), 
            .Z(n5380));
    defparam i1_2_lut.INIT = "0xbbbb";
    FA2 add_8_add_5_11 (.A0(GND_net), .B0(internalrow[9]), .C0(GND_net), 
        .D0(n4098), .CI0(n4098), .A1(GND_net), .B1(internalrow[10]), 
        .C1(GND_net), .D1(n7637), .CI1(n7637), .CO0(n7637), .S0(n62[9]), 
        .S1(n62[10]));
    defparam add_8_add_5_11.INIT0 = "0xc33c";
    defparam add_8_add_5_11.INIT1 = "0xc33c";
    FA2 add_8_add_5_9 (.A0(GND_net), .B0(internalrow[7]), .C0(GND_net), 
        .D0(n4096), .CI0(n4096), .A1(GND_net), .B1(internalrow[8]), 
        .C1(GND_net), .D1(n7634), .CI1(n7634), .CO0(n7634), .CO1(n4098), 
        .S0(n62[7]), .S1(n62[8]));
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_3_lut (.A(internalcol[5]), .B(internalcol[3]), 
            .C(internalcol[6]), .Z(n5));
    defparam i1_3_lut.INIT = "0xfbfb";
    FA2 add_8_add_5_7 (.A0(GND_net), .B0(internalrow[5]), .C0(GND_net), 
        .D0(n4094), .CI0(n4094), .A1(GND_net), .B1(internalrow[6]), 
        .C1(GND_net), .D1(n7631), .CI1(n7631), .CO0(n7631), .CO1(n4096), 
        .S0(n62[5]), .S1(n62[6]));
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    FA2 add_8_add_5_5 (.A0(GND_net), .B0(internalrow[3]), .C0(GND_net), 
        .D0(n4092), .CI0(n4092), .A1(GND_net), .B1(internalrow[4]), 
        .C1(GND_net), .D1(n7628), .CI1(n7628), .CO0(n7628), .CO1(n4094), 
        .S0(n62[3]), .S1(n62[4]));
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4679_2_lut (.A(internalcol[0]), .B(internalcol[8]), 
            .Z(n5741));
    defparam i4679_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i1 (.D(n62[1]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[1]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i1.REGSET = "RESET";
    defparam row__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i3_4_lut (.A(n5), .B(n5380), 
            .C(internalcol[1]), .D(internalcol[2]), .Z(n9));
    defparam i3_4_lut.INIT = "0xefff";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i5134_4_lut (.A(n9), .B(internalcol[7]), 
            .C(n5741), .D(internalcol[4]), .Z(col_10__N_123));   /* synthesis lineinfo="@12(22[7],22[21])"*/
    defparam i5134_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_23 (.A(internalrow[10]), 
            .B(internalrow[7]), .Z(n10));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i1_2_lut_adj_23.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(internalrow[1]), 
            .B(internalrow[6]), .C(internalrow[5]), .D(n10), .Z(n16));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i6_4_lut (.A(internalrow[2]), 
            .B(internalrow[4]), .C(internalrow[0]), .D(internalrow[8]), 
            .Z(n15));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i6_4_lut.INIT = "0xfffd";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i5137_4_lut (.A(internalrow[9]), 
            .B(internalrow[3]), .C(n15), .D(n16), .Z(row_10__N_135));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i5137_4_lut.INIT = "0x0008";
    FA2 col_125_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(internalcol[7]), 
        .D0(n4158), .CI0(n4158), .A1(GND_net), .B1(GND_net), .C1(internalcol[8]), 
        .D1(n7676), .CI1(n7676), .CO0(n7676), .CO1(n4160), .S0(n49[7]), 
        .S1(n49[8]));
    defparam col_125_add_4_9.INIT0 = "0xc33c";
    defparam col_125_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_24 (.A(internalcol[7]), 
            .B(internalcol[9]), .Z(n6));   /* synthesis lineinfo="@12(36[23],36[50])"*/
    defparam i1_2_lut_adj_24.INIT = "0x8888";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))" *) LUT4 i33_3_lut (.A(internalcol[5]), 
            .B(internalcol[6]), .C(internalcol[4]), .Z(n18));   /* synthesis lineinfo="@12(36[23],36[50])"*/
    defparam i33_3_lut.INIT = "0x7e7e";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i5116_4_lut (.A(internalcol[8]), 
            .B(n18), .C(internalcol[10]), .D(n6), .Z(HSYNC_N_136));   /* synthesis lineinfo="@12(36[13],36[60])"*/
    defparam i5116_4_lut.INIT = "0xfbff";
    FA2 col_125_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(internalcol[5]), 
        .D0(n4156), .CI0(n4156), .A1(GND_net), .B1(GND_net), .C1(internalcol[6]), 
        .D1(n7673), .CI1(n7673), .CO0(n7673), .CO1(n4158), .S0(n49[5]), 
        .S1(n49[6]));
    defparam col_125_add_4_7.INIT0 = "0xc33c";
    defparam col_125_add_4_7.INIT1 = "0xc33c";
    FA2 col_125_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(internalcol[3]), 
        .D0(n4154), .CI0(n4154), .A1(GND_net), .B1(GND_net), .C1(internalcol[4]), 
        .D1(n7670), .CI1(n7670), .CO0(n7670), .CO1(n4156), .S0(n49[3]), 
        .S1(n49[4]));
    defparam col_125_add_4_5.INIT0 = "0xc33c";
    defparam col_125_add_4_5.INIT1 = "0xc33c";
    FA2 col_125_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(internalcol[1]), 
        .D0(n4152), .CI0(n4152), .A1(GND_net), .B1(GND_net), .C1(internalcol[2]), 
        .D1(n7667), .CI1(n7667), .CO0(n7667), .CO1(n4154), .S0(n49[1]), 
        .S1(n49[2]));
    defparam col_125_add_4_3.INIT0 = "0xc33c";
    defparam col_125_add_4_3.INIT1 = "0xc33c";
    FA2 add_8_add_5_3 (.A0(GND_net), .B0(internalrow[1]), .C0(GND_net), 
        .D0(n4090), .CI0(n4090), .A1(GND_net), .B1(internalrow[2]), 
        .C1(GND_net), .D1(n7625), .CI1(n7625), .CO0(n7625), .CO1(n4092), 
        .S0(n62[1]), .S1(n62[2]));
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(internalrow[0]), .C1(VCC_net), .D1(n7577), .CI1(n7577), 
        .CO0(n7577), .CO1(n4090), .S1(n62[0]));
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    FA2 col_125_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(internalcol[0]), .D1(n7583), .CI1(n7583), 
        .CO0(n7583), .CO1(n4152), .S1(n49[0]));
    defparam col_125_add_4_1.INIT0 = "0xc33c";
    defparam col_125_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(internalrow[6]), .B(internalrow[8]), 
            .C(internalrow[7]), .Z(n5358));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_25 (.A(internalrow[10]), 
            .B(internalrow[5]), .Z(n6_adj_369));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i1_2_lut_adj_25.INIT = "0x4444";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2_4_lut (.A(internalrow[4]), 
            .B(internalrow[1]), .C(internalrow[3]), .D(internalrow[2]), 
            .Z(n5368));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i2_4_lut.INIT = "0x0040";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i5119_4_lut (.A(n5358), .B(n5368), 
            .C(internalrow[9]), .D(n6_adj_369), .Z(VSYNC_N_139));   /* synthesis lineinfo="@12(39[13],39[61])"*/
    defparam i5119_4_lut.INIT = "0xf7ff";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i2 (.D(n62[2]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[2]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i2.REGSET = "RESET";
    defparam row__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i3 (.D(n62[3]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[3]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i3.REGSET = "RESET";
    defparam row__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i4 (.D(n62[4]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[4]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i4.REGSET = "RESET";
    defparam row__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i5 (.D(n62[5]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[5]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i5.REGSET = "RESET";
    defparam row__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i6 (.D(n62[6]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[6]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i6.REGSET = "RESET";
    defparam row__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i7 (.D(n62[7]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[7]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i7.REGSET = "RESET";
    defparam row__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i8 (.D(n62[8]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[8]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i8.REGSET = "RESET";
    defparam row__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i9 (.D(n62[9]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[9]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i9.REGSET = "RESET";
    defparam row__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i10 (.D(n62[10]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[10]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i10.REGSET = "RESET";
    defparam row__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i1 (.D(n49[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[1]));
    defparam col_125__i1.REGSET = "RESET";
    defparam col_125__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i2 (.D(n49[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[2]));
    defparam col_125__i2.REGSET = "RESET";
    defparam col_125__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i3 (.D(n49[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[3]));
    defparam col_125__i3.REGSET = "RESET";
    defparam col_125__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i4 (.D(n49[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[4]));
    defparam col_125__i4.REGSET = "RESET";
    defparam col_125__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i5 (.D(n49[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[5]));
    defparam col_125__i5.REGSET = "RESET";
    defparam col_125__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i6 (.D(n49[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[6]));
    defparam col_125__i6.REGSET = "RESET";
    defparam col_125__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i7 (.D(n49[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[7]));
    defparam col_125__i7.REGSET = "RESET";
    defparam col_125__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i8 (.D(n49[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[8]));
    defparam col_125__i8.REGSET = "RESET";
    defparam col_125__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i9 (.D(n49[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[9]));
    defparam col_125__i9.REGSET = "RESET";
    defparam col_125__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_125__i10 (.D(n49[10]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[10]));
    defparam col_125__i10.REGSET = "RESET";
    defparam col_125__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i343_4_lut (.A(internalrow[5]), 
            .B(internalrow[10]), .C(internalrow[9]), .D(n5358), .Z(valid_N_143));
    defparam i343_4_lut.INIT = "0xcdcf";
    (* lut_function="(A (B (C))+!A (B (C+!(D))))" *) LUT4 valid_I_0_4_lut (.A(internalcol[7]), 
            .B(valid_N_143), .C(n5380), .D(internalcol[8]), .Z(internalvalid));   /* synthesis lineinfo="@12(40[23],40[52])"*/
    defparam valid_I_0_4_lut.INIT = "0xc0c4";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=91, LSE_RLINE=91 *) FD1P3XZ row__i0 (.D(n62[0]), 
            .SP(n321), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[0]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i0.REGSET = "RESET";
    defparam row__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module game_logic
//

module game_logic (output \ypos[0] , input internal60hzclk, input \controller_buttons_signal[7] , 
            output [10:0]xpos, input x_10__N_267, output [3:0]xVelocity, 
            input GND_net, input n4930, output \ypos[6] , output \ypos[7] , 
            output \ypos[4] , output \ypos[5] , output \ypos[2] , output \ypos[3] , 
            output \ypos[1] , output \x_10__N_256[7] , output \ypos[8] , 
            output \ypos[9] , input n2627, output n12, output n8);
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(79[9],79[24])"*/
    
    physics phys_map (\ypos[0] , internal60hzclk, \controller_buttons_signal[7] , 
            {xpos}, x_10__N_267, {xVelocity}, GND_net, n4930, \ypos[6] , 
            \ypos[7] , \ypos[4] , \ypos[5] , \ypos[2] , \ypos[3] , 
            \ypos[1] , \x_10__N_256[7] , \ypos[8] , \ypos[9] , n2627, 
            Open_0, Open_1, Open_2, Open_3, Open_4, Open_5, Open_6, 
            Open_7, Open_8, Open_9, n12);   /* synthesis lineinfo="@3(75[13],75[20])"*/
    collisions col_map (\ypos[3] , n8);   /* synthesis lineinfo="@3(62[12],62[22])"*/
    
endmodule

//
// Verilog Description of module physics
//

module physics (output \ypos[0] , input internal60hzclk, input \controller_buttons_signal[7] , 
            output [10:0]xpos, input x_10__N_267, output [3:0]xVelocity, 
            input GND_net, input n4930, output \ypos[6] , output \ypos[7] , 
            output \ypos[4] , output \ypos[5] , output \ypos[2] , output \ypos[3] , 
            output \ypos[1] , output \x_10__N_256[7] , output \ypos[8] , 
            output \ypos[9] , input n2627, output \n1[10] , output \n1[9] , 
            output \n1[8] , output \n1[7] , output \n1[6] , output \n1[5] , 
            output \n1[4] , output \n1[3] , output \n1[2] , output \n1[1] , 
            output n12);
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(79[9],79[24])"*/
    
    wire n677, n2529;
    wire [10:0]n62;
    wire [10:0]n1;
    
    wire n115, n112, n635, n3706, n646;
    wire [10:0]y_10__N_271;
    wire [9:0]n57;
    wire [10:0]n1_adj_356;
    
    wire n171, n172, n340, n170, n637, n638;
    wire [10:0]x_10__N_256;
    
    wire n4912, n639;
    wire [9:0]n519;
    
    wire n4194, n7547, n107;
    wire [10:0]n775;
    
    wire n640, n4192, n7544, n109, VCC_net, n174, n6_adj_294, 
        n4213, n7454, n285, n227, n4215;
    wire [10:0]n906;
    
    wire n4190, n7541, n111, n110, n4211, n7451, n4083, n7418, 
        n4085, n641;
    wire [3:0]n15;
    
    wire n4104, n7502, n4106, n4209, n7448, n4188, n7538, n113, 
        n4186, n7535, n114, n4102, n7499, n7493, n4916, n4081, 
        n7415, n4079, n7412, n3726, n640_adj_298, n633, n116, 
        n641_adj_299, n638_adj_300, n635_adj_301, n636, n634, n637_adj_302, 
        n639_adj_303, n12_c, n636_adj_304, n670, n11_adj_305, n7409, 
        n173, n609;
    wire [9:0]n920;
    
    wire n634_adj_309, n604, n7445, n7532, n117, n175, n643, n601, 
        n603, n4205, n7562, n632;
    wire [10:0]n656;
    
    wire n599, n600, n562;
    wire [10:0]n585;
    
    wire n573, n598, n563, n564, n565, n567, n568, n165, n8_adj_311, 
        n6064, n4203, n7559, n5716, n566, n5714, n5718, n5708, 
        n5712, n6_adj_312, n1_2, n5707, n5722, n569, n5720, n174_adj_314, 
        n8_adj_315, n6_adj_316, n3814, n561, n606, n605, n8_adj_323, 
        n602, n3772, n4893, n644, n674, n10_adj_324, n16, n642, 
        n15_2, n8_adj_328, n12_adj_329, n4_adj_330, n673, n676, 
        n669, n672, n668, n677_adj_331, n670_adj_332, n675, n18, 
        n678, n17, n19, n681, n4201, n7556, n4199, n7553, n4087, 
        n7424, n4197, n7550, n4110, n7511, n7514, n668_adj_333, 
        n4261, n7529;
    wire [10:0]n1_adj_357;
    
    wire n4259, n7526, n4257, n7523, n4255, n7520, n4253, n7517, 
        n7496, n4249, n7442;
    wire [10:0]n1_adj_358;
    
    wire n4247, n7439, n4245, n7436, n4243, n7433, n4241, n7430, 
        n7406, n4238, n7490, n4236, n7487, n4234, n7484, n4232, 
        n7481, n4230, n7478, n7427, n4227, n7475, n4108, n7508, 
        n4225, n7472, n4223, n7469, n7421, n4221, n7466, n4219, 
        n7463, n7460, n7505, n7457, n166, n3683, GND_net_c;
    
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i0 (.D(x_10__N_256[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i0.REGSET = "RESET";
    defparam x_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i3_3_lut (.A(n62[2]), 
            .B(n1[2]), .C(n62[10]), .Z(n115));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i6_3_lut (.A(n62[5]), 
            .B(n1[5]), .C(n62[10]), .Z(n112));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B (C+!(D))))" *) LUT4 i3056_4_lut (.A(n635), 
            .B(\controller_buttons_signal[7] ), .C(n3706), .D(n646), .Z(y_10__N_271[8]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3056_4_lut.INIT = "0xb7bb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i5_3_lut (.A(n57[3]), 
            .B(n1_adj_356[4]), .C(n57[9]), .Z(n171));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i4_3_lut (.A(n57[2]), 
            .B(n1_adj_356[3]), .C(n57[9]), .Z(n172));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i7_3_lut (.A(n57[5]), 
            .B(n1_adj_356[6]), .C(n57[9]), .Z(n340));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i6_3_lut (.A(n57[4]), 
            .B(n1_adj_356[5]), .C(n57[9]), .Z(n170));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D)))+!A !((C+!(D))+!B))" *) LUT4 i3129_4_lut (.A(n637), 
            .B(\controller_buttons_signal[7] ), .C(n638), .D(n646), .Z(y_10__N_271[6]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3129_4_lut.INIT = "0x8488";
    FD1P3XZ yVelocity_res1__i1 (.D(\controller_buttons_signal[7] ), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_10__N_267), .Q(n519[9]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity_res1__i1.REGSET = "RESET";
    defparam yVelocity_res1__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1942_2_lut (.A(\controller_buttons_signal[7] ), 
            .B(n638), .Z(y_10__N_271[5]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i1942_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C)+!B (C (D)+!C !(D)))))" *) LUT4 i2_4_lut (.A(xVelocity[1]), 
            .B(xVelocity[3]), .C(xVelocity[2]), .D(xVelocity[0]), .Z(n4912));
    defparam i2_4_lut.INIT = "0x78e1";
    (* lut_function="(!(A (B (C)+!B !(C))))" *) LUT4 i1940_3_lut (.A(\controller_buttons_signal[7] ), 
            .B(n639), .C(n646), .Z(y_10__N_271[4]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i1940_3_lut.INIT = "0x7d7d";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ xVelocity__i3 (.D(n6_adj_294), 
            .SP(n4930), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xVelocity[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam xVelocity__i3.REGSET = "RESET";
    defparam xVelocity__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_389_12 (.A0(GND_net), .B0(n107), .C0(GND_net), .D0(n4194), 
        .CI0(n4194), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n7547), 
        .CI1(n7547), .CO0(n7547), .S0(n775[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_389_12.INIT0 = "0xc33c";
    defparam add_389_12.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))" *) LUT4 i3124_3_lut (.A(n640), 
            .B(\controller_buttons_signal[7] ), .C(n646), .Z(y_10__N_271[3]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3124_3_lut.INIT = "0x4848";
    FA2 add_389_10 (.A0(GND_net), .B0(n109), .C0(VCC_net), .D0(n4192), 
        .CI0(n4192), .A1(GND_net), .B1(n174), .C1(VCC_net), .D1(n7544), 
        .CI1(n7544), .CO0(n7544), .CO1(n4194), .S0(n775[8]), .S1(n775[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_389_10.INIT0 = "0xc33c";
    defparam add_389_10.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C (D))+!B)+!A !(B+!(C+(D)))))" *) LUT4 i5128_4_lut (.A(xVelocity[2]), 
            .B(xVelocity[3]), .C(xVelocity[0]), .D(xVelocity[1]), .Z(n6_adj_294));   /* synthesis lineinfo="@5(64[38],65[64])"*/
    defparam i5128_4_lut.INIT = "0x4ccd";
    FA2 add_400_7 (.A0(GND_net), .B0(n285), .C0(VCC_net), .D0(n4213), 
        .CI0(n4213), .A1(GND_net), .B1(n227), .C1(GND_net), .D1(n7454), 
        .CI1(n7454), .CO0(n7454), .CO1(n4215), .S0(n906[7]), .S1(n906[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_400_7.INIT0 = "0xc33c";
    defparam add_400_7.INIT1 = "0xc33c";
    FA2 add_389_8 (.A0(GND_net), .B0(n111), .C0(GND_net), .D0(n4190), 
        .CI0(n4190), .A1(GND_net), .B1(n110), .C1(GND_net), .D1(n7541), 
        .CI1(n7541), .CO0(n7541), .CO1(n4192), .S0(n775[6]), .S1(n775[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_389_8.INIT0 = "0xc33c";
    defparam add_389_8.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ xVelocity__i2 (.D(n4912), 
            .SP(n4930), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xVelocity[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam xVelocity__i2.REGSET = "RESET";
    defparam xVelocity__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ xVelocity__i1 (.D(n4916), 
            .SP(n4930), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xVelocity[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam xVelocity__i1.REGSET = "RESET";
    defparam xVelocity__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_400_5 (.A0(GND_net), .B0(n170), .C0(GND_net), .D0(n4211), 
        .CI0(n4211), .A1(GND_net), .B1(n340), .C1(GND_net), .D1(n7451), 
        .CI1(n7451), .CO0(n7451), .CO1(n4213), .S0(n906[5]), .S1(n906[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_400_5.INIT0 = "0xc33c";
    defparam add_400_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i9_3_lut (.A(n57[7]), 
            .B(n1_adj_356[8]), .C(n57[9]), .Z(n227));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i8_3_lut (.A(n57[6]), 
            .B(n1_adj_356[7]), .C(n57[9]), .Z(n285));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i8_3_lut.INIT = "0xcaca";
    FA2 add_122_add_5_7 (.A0(GND_net), .B0(\ypos[6] ), .C0(n519[9]), .D0(n4083), 
        .CI0(n4083), .A1(GND_net), .B1(\ypos[7] ), .C1(n519[9]), .D1(n7418), 
        .CI1(n7418), .CO0(n7418), .CO1(n4085), .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_122_add_5_7.INIT0 = "0xc33c";
    defparam add_122_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C))+!A !((C)+!B)))" *) LUT4 i3123_3_lut (.A(n641), 
            .B(\controller_buttons_signal[7] ), .C(n646), .Z(y_10__N_271[2]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3123_3_lut.INIT = "0x7b7b";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i379_2_lut (.A(xVelocity[0]), 
            .B(n4930), .Z(n15[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i379_2_lut.INIT = "0x6666";
    FA2 add_33_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(xVelocity[3]), 
        .D0(n4104), .CI0(n4104), .A1(GND_net), .B1(xpos[4]), .C1(xVelocity[3]), 
        .D1(n7502), .CI1(n7502), .CO0(n7502), .CO1(n4106), .S0(n62[3]), 
        .S1(n62[4]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_5.INIT0 = "0xc33c";
    defparam add_33_add_5_5.INIT1 = "0xc33c";
    FA2 add_400_3 (.A0(GND_net), .B0(n172), .C0(GND_net), .D0(n4209), 
        .CI0(n4209), .A1(GND_net), .B1(n171), .C1(GND_net), .D1(n7448), 
        .CI1(n7448), .CO0(n7448), .CO1(n4211), .S0(n906[3]), .S1(n906[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_400_3.INIT0 = "0xc33c";
    defparam add_400_3.INIT1 = "0xc33c";
    FA2 add_389_6 (.A0(GND_net), .B0(n113), .C0(GND_net), .D0(n4188), 
        .CI0(n4188), .A1(GND_net), .B1(n112), .C1(GND_net), .D1(n7538), 
        .CI1(n7538), .CO0(n7538), .CO1(n4190), .S0(n775[4]), .S1(n775[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_389_6.INIT0 = "0xc33c";
    defparam add_389_6.INIT1 = "0xc33c";
    FA2 add_389_4 (.A0(GND_net), .B0(n115), .C0(GND_net), .D0(n4186), 
        .CI0(n4186), .A1(GND_net), .B1(n114), .C1(GND_net), .D1(n7535), 
        .CI1(n7535), .CO0(n7535), .CO1(n4188), .S0(n775[2]), .S1(n775[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_389_4.INIT0 = "0xc33c";
    defparam add_389_4.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i10_3_lut (.A(n62[9]), 
            .B(n1[9]), .C(n62[10]), .Z(n174));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i9_3_lut (.A(n62[8]), 
            .B(n1[8]), .C(n62[10]), .Z(n109));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i9_3_lut.INIT = "0xcaca";
    FA2 add_33_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(xVelocity[1]), 
        .D0(n4102), .CI0(n4102), .A1(GND_net), .B1(xpos[2]), .C1(xVelocity[2]), 
        .D1(n7499), .CI1(n7499), .CO0(n7499), .CO1(n4104), .S0(n62[1]), 
        .S1(n62[2]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_3.INIT0 = "0xc33c";
    defparam add_33_add_5_3.INIT1 = "0xc33c";
    FA2 add_33_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(xVelocity[0]), .D1(n7493), .CI1(n7493), .CO0(n7493), 
        .CO1(n4102), .S1(n62[0]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_1.INIT0 = "0xc33c";
    defparam add_33_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i538_2_lut (.A(n1[10]), .B(n62[10]), 
            .Z(n107));
    defparam i538_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i2 (.D(y_10__N_271[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(\ypos[1] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i2.REGSET = "RESET";
    defparam y_i2.SRMODE = "CE_OVER_LSR";
    FA2 add_122_add_5_5 (.A0(GND_net), .B0(\ypos[4] ), .C0(n519[9]), .D0(n4081), 
        .CI0(n4081), .A1(GND_net), .B1(\ypos[5] ), .C1(n519[9]), .D1(n7415), 
        .CI1(n7415), .CO0(n7415), .CO1(n4083), .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_122_add_5_5.INIT0 = "0xc33c";
    defparam add_122_add_5_5.INIT1 = "0xc33c";
    FA2 add_122_add_5_3 (.A0(GND_net), .B0(\ypos[2] ), .C0(n519[9]), .D0(n4079), 
        .CI0(n4079), .A1(GND_net), .B1(\ypos[3] ), .C1(GND_net), .D1(n7412), 
        .CI1(n7412), .CO0(n7412), .CO1(n4081), .S0(n57[1]), .S1(n57[2]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_122_add_5_3.INIT0 = "0xc33c";
    defparam add_122_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i411_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[2]), .D(n115), .Z(n640_adj_298));
    defparam mod_34_i411_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i404_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[9]), .D(n174), .Z(n633));
    defparam mod_34_i404_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i412_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[1]), .D(n116), .Z(n641_adj_299));
    defparam mod_34_i412_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i409_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[4]), .D(n113), .Z(n638_adj_300));
    defparam mod_34_i409_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i406_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[7]), .D(n110), .Z(n635_adj_301));
    defparam mod_34_i406_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i407_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[6]), .D(n111), .Z(n636));
    defparam mod_34_i407_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i405_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[8]), .D(n109), .Z(n634));
    defparam mod_34_i405_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i408_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[5]), .D(n112), .Z(n637_adj_302));
    defparam mod_34_i408_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i410_3_lut_4_lut (.A(n3726), 
            .B(n107), .C(n775[3]), .D(n114), .Z(n639_adj_303));
    defparam mod_34_i410_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(n115), .B(n111), 
            .C(n114), .D(n110), .Z(n12_c));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i3148_2_lut_3_lut (.A(n637), .B(n638), 
            .C(n636_adj_304), .Z(n3706));
    defparam i3148_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 mod_48_i434_3_lut_4_lut (.A(n637), 
            .B(n638), .C(n646), .D(n636_adj_304), .Z(n670));
    defparam mod_48_i434_3_lut_4_lut.INIT = "0x8f70";
    (* lut_function="(A (B (C)))" *) LUT4 i4_3_lut (.A(n112), .B(n116), 
            .C(n113), .Z(n11_adj_305));
    defparam i4_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_15 (.A(n174), 
            .B(n11_adj_305), .C(n109), .D(n12_c), .Z(n3726));
    defparam i2_4_lut_adj_15.INIT = "0xfefa";
    FA2 add_122_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[1] ), .C1(n519[9]), .D1(n7409), .CI1(n7409), .CO0(n7409), 
        .CO1(n4079), .S1(n57[0]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_122_add_5_1.INIT0 = "0xc33c";
    defparam add_122_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i2_3_lut (.A(n62[1]), 
            .B(n1[1]), .C(n62[10]), .Z(n116));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i2_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ xVelocity__i0 (.D(n15[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xVelocity[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam xVelocity__i0.REGSET = "RESET";
    defparam xVelocity__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i3_3_lut (.A(n57[1]), 
            .B(n1_adj_356[2]), .C(n57[9]), .Z(n173));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4663_2_lut (.A(n609), .B(n920[9]), 
            .Z(n634_adj_309));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4663_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i413_3_lut (.A(n604), 
            .B(n920[3]), .C(n609), .Z(n640));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i413_3_lut.INIT = "0xcaca";
    FA2 add_400_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n173), .C1(VCC_net), .D1(n7445), .CI1(n7445), .CO0(n7445), 
        .CO1(n4209), .S1(n906[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_400_1.INIT0 = "0xc33c";
    defparam add_400_1.INIT1 = "0xc33c";
    FA2 add_389_2 (.A0(GND_net), .B0(n117), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n116), .C1(GND_net), .D1(n7532), .CI1(n7532), 
        .CO0(n7532), .CO1(n4186), .S1(n775[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_389_2.INIT0 = "0xc33c";
    defparam add_389_2.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i416_3_lut (.A(n175), 
            .B(n920[0]), .C(n609), .Z(n643));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i416_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i410_3_lut (.A(n601), 
            .B(n920[6]), .C(n609), .Z(n637));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i410_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i412_3_lut (.A(n603), 
            .B(n920[4]), .C(n609), .Z(n639));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i412_3_lut.INIT = "0xcaca";
    FA2 mod_34_add_426_11 (.A0(GND_net), .B0(n633), .C0(GND_net), .D0(n4205), 
        .CI0(n4205), .A1(GND_net), .B1(n632), .C1(VCC_net), .D1(n7562), 
        .CI1(n7562), .CO0(n7562), .S0(n656[9]), .S1(n656[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_11.INIT0 = "0xc33c";
    defparam mod_34_add_426_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i408_3_lut (.A(n599), 
            .B(n920[8]), .C(n609), .Z(n635));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i408_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i409_3_lut (.A(n600), 
            .B(n920[7]), .C(n609), .Z(n636_adj_304));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i409_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i382_3_lut (.A(n562), 
            .B(n585[9]), .C(n573), .Z(n598));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i382_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i383_3_lut (.A(n563), 
            .B(n585[8]), .C(n573), .Z(n599));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i384_3_lut (.A(n564), 
            .B(n585[7]), .C(n573), .Z(n600));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i385_3_lut (.A(n565), 
            .B(n585[6]), .C(n573), .Z(n601));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i385_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i387_3_lut (.A(n567), 
            .B(n585[4]), .C(n573), .Z(n603));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i387_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i388_3_lut (.A(n568), 
            .B(n585[3]), .C(n573), .Z(n604));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i388_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i470_2_lut (.A(n1_adj_356[10]), .B(n57[9]), 
            .Z(n165));
    defparam i470_2_lut.INIT = "0x8888";
    (* lut_function="((B)+!A)" *) LUT4 i4905_2_lut (.A(n8_adj_311), .B(n906[8]), 
            .Z(n6064));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4905_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i4649_4_lut (.A(n57[7]), 
            .B(n6064), .C(n57[9]), .D(n1_adj_356[8]), .Z(n563));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4649_4_lut.INIT = "0xca0a";
    FA2 mod_34_add_426_9 (.A0(GND_net), .B0(n635_adj_301), .C0(VCC_net), 
        .D0(n4203), .CI0(n4203), .A1(GND_net), .B1(n634), .C1(VCC_net), 
        .D1(n7559), .CI1(n7559), .CO0(n7559), .CO1(n4205), .S0(n656[7]), 
        .S1(n656[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_9.INIT0 = "0xc33c";
    defparam mod_34_add_426_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4655_3_lut (.A(n57[4]), 
            .B(n5716), .C(n57[9]), .Z(n566));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4655_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4653_3_lut (.A(n57[5]), 
            .B(n5714), .C(n57[9]), .Z(n565));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4653_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4657_3_lut (.A(n57[3]), 
            .B(n5718), .C(n57[9]), .Z(n567));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4657_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4647_3_lut (.A(n57[8]), 
            .B(n5708), .C(n57[9]), .Z(n562));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4647_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4651_3_lut (.A(n57[6]), 
            .B(n5712), .C(n57[9]), .Z(n564));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4651_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i3 (.D(y_10__N_271[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(\ypos[2] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i3.REGSET = "RESET";
    defparam y_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i4 (.D(y_10__N_271[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(\ypos[3] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i4.REGSET = "SET";
    defparam y_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut (.A(n1_adj_356[2]), 
            .B(n1_adj_356[4]), .C(n1_adj_356[3]), .D(n6_adj_312), .Z(n1_2));
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (D))+!A (B (C (D))))" *) LUT4 i3_4_lut (.A(n1_2), 
            .B(n1_adj_356[10]), .C(n1_adj_356[7]), .D(n1_adj_356[9]), 
            .Z(n8_adj_311));
    defparam i3_4_lut.INIT = "0xc800";
    (* lut_function="(A (B))" *) LUT4 i4645_2_lut (.A(n1_adj_356[8]), .B(n8_adj_311), 
            .Z(n5707));
    defparam i4645_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4661_3_lut (.A(n57[1]), 
            .B(n5722), .C(n57[9]), .Z(n569));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4661_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4659_3_lut (.A(n57[2]), 
            .B(n5720), .C(n57[9]), .Z(n568));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4659_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut (.A(n568), .B(n174_adj_314), 
            .C(n569), .Z(n8_adj_315));
    defparam i3_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(n564), .B(n562), .Z(n6_adj_316));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3256_4_lut (.A(n567), 
            .B(n565), .C(n8_adj_315), .D(n566), .Z(n3814));
    defparam i3256_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3288_4_lut (.A(n3814), 
            .B(n561), .C(n6_adj_316), .D(n563), .Z(n573));
    defparam i3288_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i2_3_lut (.A(n57[0]), 
            .B(n1_adj_356[1]), .C(n57[9]), .Z(n174_adj_314));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i390_3_lut (.A(n174_adj_314), 
            .B(n585[1]), .C(n573), .Z(n606));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i390_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i1_3_lut (.A(\ypos[0] ), 
            .B(n1_adj_356[0]), .C(n57[9]), .Z(n175));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i1_3_lut (.A(n62[0]), 
            .B(n1[0]), .C(n62[10]), .Z(n117));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i389_3_lut (.A(n569), 
            .B(n585[2]), .C(n573), .Z(n605));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i389_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i8_3_lut (.A(n62[7]), 
            .B(n1[7]), .C(n62[10]), .Z(n110));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i5_3_lut (.A(n62[4]), 
            .B(n1[4]), .C(n62[10]), .Z(n113));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut_adj_16 (.A(n605), .B(n175), 
            .C(n606), .Z(n8_adj_323));
    defparam i3_3_lut_adj_16.INIT = "0x8080";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3214_4_lut (.A(n604), 
            .B(n602), .C(n8_adj_323), .D(n603), .Z(n3772));
    defparam i3214_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_17 (.A(n3772), 
            .B(n601), .C(n600), .D(n599), .Z(n4893));
    defparam i3_4_lut_adj_17.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i431_3_lut (.A(n635_adj_301), 
            .B(n656[7]), .C(n644), .Z(\x_10__N_256[7] ));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i431_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i434_3_lut (.A(n638_adj_300), 
            .B(n656[4]), .C(n644), .Z(n674));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i434_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i1_4_lut (.A(n598), .B(n4893), 
            .C(n573), .D(n585[10]), .Z(n609));
    defparam i1_4_lut.INIT = "0xfeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i386_3_lut (.A(n566), 
            .B(n585[5]), .C(n573), .Z(n602));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i386_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i411_3_lut (.A(n602), 
            .B(n920[5]), .C(n609), .Z(n638));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i411_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i414_3_lut (.A(n605), 
            .B(n920[2]), .C(n609), .Z(n641));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i414_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n636_adj_304), 
            .B(n635), .C(n639), .D(n10_adj_324), .Z(n16));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(n637), .B(n643), 
            .C(n640), .D(n642), .Z(n15_2));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_48_i419_4_lut (.A(n57[9]), 
            .B(n15_2), .C(n634_adj_309), .D(n16), .Z(n646));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i419_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i415_3_lut (.A(n606), 
            .B(n920[1]), .C(n609), .Z(n642));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i415_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C))+!A !((C)+!B)))" *) LUT4 i3122_3_lut (.A(n642), 
            .B(\controller_buttons_signal[7] ), .C(n646), .Z(y_10__N_271[1]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3122_3_lut.INIT = "0x7b7b";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i4_3_lut (.A(n62[3]), 
            .B(n1[3]), .C(n62[10]), .Z(n114));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i7_3_lut (.A(n62[6]), 
            .B(n1[6]), .C(n62[10]), .Z(n111));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n117), .B(n639_adj_303), 
            .Z(n8_adj_328));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut_adj_18 (.A(n641_adj_299), 
            .B(n637_adj_302), .C(n640_adj_298), .D(n636), .Z(n12_adj_329));
    defparam i5_4_lut_adj_18.INIT = "0x8000";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i1_4_lut_adj_19 (.A(n638_adj_300), 
            .B(n635_adj_301), .C(n12_adj_329), .D(n8_adj_328), .Z(n4_adj_330));
    defparam i1_4_lut_adj_19.INIT = "0xeccc";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3286_4_lut (.A(n634), 
            .B(n632), .C(n633), .D(n4_adj_330), .Z(n644));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3286_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i433_3_lut (.A(n637_adj_302), 
            .B(n656[5]), .C(n644), .Z(n673));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i433_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i436_3_lut (.A(n640_adj_298), 
            .B(n656[2]), .C(n644), .Z(n676));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i436_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i429_3_lut (.A(n633), 
            .B(n656[9]), .C(n644), .Z(n669));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i429_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i432_3_lut (.A(n636), 
            .B(n656[6]), .C(n644), .Z(n672));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i432_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i3287_2_lut (.A(n644), .B(n656[10]), 
            .Z(n668));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3287_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i437_3_lut (.A(n641_adj_299), 
            .B(n656[1]), .C(n644), .Z(n677_adj_331));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i437_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i430_3_lut (.A(n634), 
            .B(n656[8]), .C(n644), .Z(n670_adj_332));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i430_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i435_3_lut (.A(n639_adj_303), 
            .B(n656[3]), .C(n644), .Z(n675));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i435_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_20 (.A(n675), .B(n670_adj_332), 
            .C(n677_adj_331), .D(n668), .Z(n18));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i7_4_lut_adj_20.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i6_3_lut (.A(n674), .B(\x_10__N_256[7] ), 
            .C(n678), .Z(n17));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i6_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(n672), .B(n669), 
            .C(n676), .D(n673), .Z(n19));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_34_i441_4_lut (.A(n62[10]), 
            .B(n19), .C(n17), .D(n18), .Z(n681));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i441_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i438_3_lut (.A(n117), 
            .B(n656[0]), .C(n644), .Z(n678));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i438_3_lut.INIT = "0xcaca";
    FA2 mod_34_add_426_7 (.A0(GND_net), .B0(n637_adj_302), .C0(GND_net), 
        .D0(n4201), .CI0(n4201), .A1(GND_net), .B1(n636), .C1(GND_net), 
        .D1(n7556), .CI1(n7556), .CO0(n7556), .CO1(n4203), .S0(n656[5]), 
        .S1(n656[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_7.INIT0 = "0xc33c";
    defparam mod_34_add_426_7.INIT1 = "0xc33c";
    FA2 mod_34_add_426_5 (.A0(GND_net), .B0(n639_adj_303), .C0(GND_net), 
        .D0(n4199), .CI0(n4199), .A1(GND_net), .B1(n638_adj_300), .C1(GND_net), 
        .D1(n7553), .CI1(n7553), .CO0(n7553), .CO1(n4201), .S0(n656[3]), 
        .S1(n656[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_5.INIT0 = "0xc33c";
    defparam mod_34_add_426_5.INIT1 = "0xc33c";
    FA2 add_122_add_5_11 (.A0(GND_net), .B0(GND_net), .C0(n519[9]), .D0(n4087), 
        .CI0(n4087), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n7424), 
        .CI1(n7424), .CO0(n7424), .S0(n57[9]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_122_add_5_11.INIT0 = "0xc33c";
    defparam add_122_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))" *) LUT4 i2_2_lut_adj_21 (.A(x_10__N_267), .B(\controller_buttons_signal[7] ), 
            .Z(n2529));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_2_lut_adj_21.INIT = "0xbbbb";
    FA2 mod_34_add_426_3 (.A0(GND_net), .B0(n641_adj_299), .C0(GND_net), 
        .D0(n4197), .CI0(n4197), .A1(GND_net), .B1(n640_adj_298), .C1(GND_net), 
        .D1(n7550), .CI1(n7550), .CO0(n7550), .CO1(n4199), .S0(n656[1]), 
        .S1(n656[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_3.INIT0 = "0xc33c";
    defparam mod_34_add_426_3.INIT1 = "0xc33c";
    FA2 add_33_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(xVelocity[3]), 
        .D0(n4110), .CI0(n4110), .A1(GND_net), .B1(xpos[10]), .C1(xVelocity[3]), 
        .D1(n7511), .CI1(n7511), .CO0(n7511), .S0(n62[9]), .S1(n62[10]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_11.INIT0 = "0xc33c";
    defparam add_33_add_5_11.INIT1 = "0xc33c";
    FA2 mod_34_add_426_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n117), .C1(VCC_net), .D1(n7514), .CI1(n7514), .CO0(n7514), 
        .CO1(n4197), .S1(n656[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_1.INIT0 = "0xc33c";
    defparam mod_34_add_426_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i5 (.D(y_10__N_271[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(\ypos[4] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i5.REGSET = "RESET";
    defparam y_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i6 (.D(y_10__N_271[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(\ypos[5] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i6.REGSET = "RESET";
    defparam y_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i7 (.D(y_10__N_271[6]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(\ypos[6] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i7.REGSET = "SET";
    defparam y_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i8 (.D(n670), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2529), .Q(\ypos[7] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i8.REGSET = "SET";
    defparam y_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i9 (.D(y_10__N_271[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(\ypos[8] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i9.REGSET = "RESET";
    defparam y_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i10 (.D(n668_adj_333), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2529), .Q(\ypos[9] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i10.REGSET = "RESET";
    defparam y_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i1 (.D(x_10__N_256[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i1.REGSET = "RESET";
    defparam x_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i2 (.D(x_10__N_256[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i2.REGSET = "RESET";
    defparam x_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i3 (.D(x_10__N_256[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i3.REGSET = "SET";
    defparam x_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i4 (.D(x_10__N_256[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[4]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i4.REGSET = "RESET";
    defparam x_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i5 (.D(x_10__N_256[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[5]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i5.REGSET = "RESET";
    defparam x_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i6 (.D(x_10__N_256[6]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[6]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i6.REGSET = "SET";
    defparam x_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i8 (.D(x_10__N_256[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[8]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i8.REGSET = "RESET";
    defparam x_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i9 (.D(x_10__N_256[9]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[9]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i9.REGSET = "RESET";
    defparam x_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i10 (.D(x_10__N_256[10]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_267), .Q(xpos[10]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i10.REGSET = "RESET";
    defparam x_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i7 (.D(n2627), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(GND_net_c), .Q(xpos[7]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i7.REGSET = "RESET";
    defparam x_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i2_3_lut (.A(xVelocity[0]), 
            .B(xVelocity[3]), .C(xVelocity[1]), .Z(n4916));
    defparam i2_3_lut.INIT = "0x6969";
    FA2 mod_34_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_357[9]), 
        .D0(n4261), .CI0(n4261), .A1(GND_net), .B1(GND_net), .C1(n1_adj_357[10]), 
        .D1(n7529), .CI1(n7529), .CO0(n7529), .S0(n1[9]), .S1(n1[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i1_1_lut (.A(\ypos[0] ), 
            .Z(n12));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    FA2 mod_34_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_357[7]), 
        .D0(n4259), .CI0(n4259), .A1(GND_net), .B1(GND_net), .C1(n1_adj_357[8]), 
        .D1(n7526), .CI1(n7526), .CO0(n7526), .CO1(n4261), .S0(n1[7]), 
        .S1(n1[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_357[5]), 
        .D0(n4257), .CI0(n4257), .A1(GND_net), .B1(GND_net), .C1(n1_adj_357[6]), 
        .D1(n7523), .CI1(n7523), .CO0(n7523), .CO1(n4259), .S0(n1[5]), 
        .S1(n1[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_357[3]), 
        .D0(n4255), .CI0(n4255), .A1(GND_net), .B1(GND_net), .C1(n1_adj_357[4]), 
        .D1(n7520), .CI1(n7520), .CO0(n7520), .CO1(n4257), .S0(n1[3]), 
        .S1(n1[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_357[1]), 
        .D0(n4253), .CI0(n4253), .A1(GND_net), .B1(GND_net), .C1(n1_adj_357[2]), 
        .D1(n7517), .CI1(n7517), .CO0(n7517), .CO1(n4255), .S0(n1[1]), 
        .S1(n1[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1_adj_357[0]), .D1(n7496), 
        .CI1(n7496), .CO0(n7496), .CO1(n4253), .S1(n1[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_358[9]), 
        .D0(n4249), .CI0(n4249), .A1(GND_net), .B1(GND_net), .C1(n1_adj_358[10]), 
        .D1(n7442), .CI1(n7442), .CO0(n7442), .S0(n1_adj_356[9]), .S1(n1_adj_356[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_358[7]), 
        .D0(n4247), .CI0(n4247), .A1(GND_net), .B1(GND_net), .C1(n1_adj_358[8]), 
        .D1(n7439), .CI1(n7439), .CO0(n7439), .CO1(n4249), .S0(n1_adj_356[7]), 
        .S1(n1_adj_356[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_358[5]), 
        .D0(n4245), .CI0(n4245), .A1(GND_net), .B1(GND_net), .C1(n1_adj_358[6]), 
        .D1(n7436), .CI1(n7436), .CO0(n7436), .CO1(n4247), .S0(n1_adj_356[5]), 
        .S1(n1_adj_356[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_358[3]), 
        .D0(n4243), .CI0(n4243), .A1(GND_net), .B1(GND_net), .C1(n1_adj_358[4]), 
        .D1(n7433), .CI1(n7433), .CO0(n7433), .CO1(n4245), .S0(n1_adj_356[3]), 
        .S1(n1_adj_356[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_358[1]), 
        .D0(n4241), .CI0(n4241), .A1(GND_net), .B1(GND_net), .C1(n1_adj_358[2]), 
        .D1(n7430), .CI1(n7430), .CO0(n7430), .CO1(n4243), .S0(n1_adj_356[1]), 
        .S1(n1_adj_356[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n12), .D1(n7406), .CI1(n7406), 
        .CO0(n7406), .CO1(n4241), .S1(n1_adj_356[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    FA2 add_402_11 (.A0(GND_net), .B0(n598), .C0(VCC_net), .D0(n4238), 
        .CI0(n4238), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n7490), 
        .CI1(n7490), .CO0(n7490), .S0(n920[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_402_11.INIT0 = "0xc33c";
    defparam add_402_11.INIT1 = "0xc33c";
    FA2 add_402_9 (.A0(GND_net), .B0(n600), .C0(GND_net), .D0(n4236), 
        .CI0(n4236), .A1(GND_net), .B1(n599), .C1(GND_net), .D1(n7487), 
        .CI1(n7487), .CO0(n7487), .CO1(n4238), .S0(n920[7]), .S1(n920[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_402_9.INIT0 = "0xc33c";
    defparam add_402_9.INIT1 = "0xc33c";
    FA2 add_402_7 (.A0(GND_net), .B0(n602), .C0(VCC_net), .D0(n4234), 
        .CI0(n4234), .A1(GND_net), .B1(n601), .C1(GND_net), .D1(n7484), 
        .CI1(n7484), .CO0(n7484), .CO1(n4236), .S0(n920[5]), .S1(n920[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_402_7.INIT0 = "0xc33c";
    defparam add_402_7.INIT1 = "0xc33c";
    FA2 add_402_5 (.A0(GND_net), .B0(n604), .C0(GND_net), .D0(n4232), 
        .CI0(n4232), .A1(GND_net), .B1(n603), .C1(GND_net), .D1(n7481), 
        .CI1(n7481), .CO0(n7481), .CO1(n4234), .S0(n920[3]), .S1(n920[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_402_5.INIT0 = "0xc33c";
    defparam add_402_5.INIT1 = "0xc33c";
    FA2 add_402_3 (.A0(GND_net), .B0(n606), .C0(GND_net), .D0(n4230), 
        .CI0(n4230), .A1(GND_net), .B1(n605), .C1(GND_net), .D1(n7478), 
        .CI1(n7478), .CO0(n7478), .CO1(n4232), .S0(n920[1]), .S1(n920[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_402_3.INIT0 = "0xc33c";
    defparam add_402_3.INIT1 = "0xc33c";
    FA2 add_402_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n175), .C1(VCC_net), .D1(n7427), .CI1(n7427), .CO0(n7427), 
        .CO1(n4230), .S1(n920[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_402_1.INIT0 = "0xc33c";
    defparam add_402_1.INIT1 = "0xc33c";
    FA2 mod_48_add_379_12 (.A0(GND_net), .B0(n561), .C0(VCC_net), .D0(n4227), 
        .CI0(n4227), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n7475), 
        .CI1(n7475), .CO0(n7475), .S0(n585[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_12.INIT0 = "0xc33c";
    defparam mod_48_add_379_12.INIT1 = "0xc33c";
    FA2 add_33_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(xVelocity[3]), 
        .D0(n4108), .CI0(n4108), .A1(GND_net), .B1(xpos[8]), .C1(xVelocity[3]), 
        .D1(n7508), .CI1(n7508), .CO0(n7508), .CO1(n4110), .S0(n62[7]), 
        .S1(n62[8]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_9.INIT0 = "0xc33c";
    defparam add_33_add_5_9.INIT1 = "0xc33c";
    FA2 mod_48_add_379_10 (.A0(GND_net), .B0(n563), .C0(GND_net), .D0(n4225), 
        .CI0(n4225), .A1(GND_net), .B1(n562), .C1(GND_net), .D1(n7472), 
        .CI1(n7472), .CO0(n7472), .CO1(n4227), .S0(n585[8]), .S1(n585[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_10.INIT0 = "0xc33c";
    defparam mod_48_add_379_10.INIT1 = "0xc33c";
    FA2 mod_48_add_379_8 (.A0(GND_net), .B0(n565), .C0(VCC_net), .D0(n4223), 
        .CI0(n4223), .A1(GND_net), .B1(n564), .C1(GND_net), .D1(n7469), 
        .CI1(n7469), .CO0(n7469), .CO1(n4225), .S0(n585[6]), .S1(n585[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_8.INIT0 = "0xc33c";
    defparam mod_48_add_379_8.INIT1 = "0xc33c";
    FA2 add_122_add_5_9 (.A0(GND_net), .B0(\ypos[8] ), .C0(n519[9]), .D0(n4085), 
        .CI0(n4085), .A1(GND_net), .B1(\ypos[9] ), .C1(n519[9]), .D1(n7421), 
        .CI1(n7421), .CO0(n7421), .CO1(n4087), .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_122_add_5_9.INIT0 = "0xc33c";
    defparam add_122_add_5_9.INIT1 = "0xc33c";
    FA2 mod_48_add_379_6 (.A0(GND_net), .B0(n567), .C0(GND_net), .D0(n4221), 
        .CI0(n4221), .A1(GND_net), .B1(n566), .C1(GND_net), .D1(n7466), 
        .CI1(n7466), .CO0(n7466), .CO1(n4223), .S0(n585[4]), .S1(n585[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_6.INIT0 = "0xc33c";
    defparam mod_48_add_379_6.INIT1 = "0xc33c";
    FA2 mod_48_add_379_4 (.A0(GND_net), .B0(n569), .C0(GND_net), .D0(n4219), 
        .CI0(n4219), .A1(GND_net), .B1(n568), .C1(GND_net), .D1(n7463), 
        .CI1(n7463), .CO0(n7463), .CO1(n4221), .S0(n585[2]), .S1(n585[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_4.INIT0 = "0xc33c";
    defparam mod_48_add_379_4.INIT1 = "0xc33c";
    FA2 mod_48_add_379_2 (.A0(GND_net), .B0(n175), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n174_adj_314), .C1(GND_net), .D1(n7460), .CI1(n7460), 
        .CO0(n7460), .CO1(n4219), .S1(n585[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_2.INIT0 = "0xc33c";
    defparam mod_48_add_379_2.INIT1 = "0xc33c";
    FA2 add_33_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(xVelocity[3]), 
        .D0(n4106), .CI0(n4106), .A1(GND_net), .B1(xpos[6]), .C1(xVelocity[3]), 
        .D1(n7505), .CI1(n7505), .CO0(n7505), .CO1(n4108), .S0(n62[5]), 
        .S1(n62[6]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_7.INIT0 = "0xc33c";
    defparam add_33_add_5_7.INIT1 = "0xc33c";
    FA2 add_400_9 (.A0(GND_net), .B0(n166), .C0(GND_net), .D0(n4215), 
        .CI0(n4215), .A1(GND_net), .B1(n165), .C1(GND_net), .D1(n7457), 
        .CI1(n7457), .CO0(n7457), .S0(n906[9]), .S1(n906[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_400_9.INIT0 = "0xc33c";
    defparam add_400_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1797_2_lut_4_lut (.A(n641_adj_299), 
            .B(n656[1]), .C(n644), .D(n681), .Z(x_10__N_256[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1797_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1796_2_lut_4_lut (.A(n640_adj_298), 
            .B(n656[2]), .C(n644), .D(n681), .Z(x_10__N_256[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1796_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1795_2_lut_4_lut (.A(n639_adj_303), 
            .B(n656[3]), .C(n644), .D(n681), .Z(x_10__N_256[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1795_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i10_3_lut (.A(n57[8]), 
            .B(n1_adj_356[9]), .C(n57[9]), .Z(n166));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i3_1_lut (.A(n57[1]), 
            .Z(n1_adj_358[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i2_1_lut (.A(n57[0]), 
            .Z(n1_adj_358[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i5_1_lut (.A(n57[3]), 
            .Z(n1_adj_358[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i4_1_lut (.A(n57[2]), 
            .Z(n1_adj_358[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1794_2_lut_4_lut (.A(n638_adj_300), 
            .B(n656[4]), .C(n644), .D(n681), .Z(x_10__N_256[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1794_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i7_1_lut (.A(n57[5]), 
            .Z(n1_adj_358[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i6_1_lut (.A(n57[4]), 
            .Z(n1_adj_358[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1793_2_lut_4_lut (.A(n637_adj_302), 
            .B(n656[5]), .C(n644), .D(n681), .Z(x_10__N_256[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1793_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i9_1_lut (.A(n57[7]), 
            .Z(n1_adj_358[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i8_1_lut (.A(n57[6]), 
            .Z(n1_adj_358[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i11_1_lut (.A(n57[9]), 
            .Z(n1_adj_358[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i10_1_lut (.A(n57[8]), 
            .Z(n1_adj_358[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i1_1_lut (.A(n62[0]), 
            .Z(n1_adj_357[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1792_2_lut_4_lut (.A(n636), 
            .B(n656[6]), .C(n644), .D(n681), .Z(x_10__N_256[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1792_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i3_1_lut (.A(n62[2]), 
            .Z(n1_adj_357[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i2_1_lut (.A(n62[1]), 
            .Z(n1_adj_357[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C+!(D)))+!A !(B+(C+!(D))))" *) LUT4 mod_34_i456_3_lut_4_lut (.A(n669), 
            .B(n670_adj_332), .C(\x_10__N_256[7] ), .D(n681), .Z(x_10__N_256[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i456_3_lut_4_lut.INIT = "0xa9aa";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i404_2_lut_4_lut (.A(n175), 
            .B(n920[0]), .C(n609), .D(n646), .Z(n677));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i404_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i391_2_lut_4_lut (.A(n117), 
            .B(n656[0]), .C(n644), .D(n681), .Z(x_10__N_256[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i391_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i5_1_lut (.A(n62[4]), 
            .Z(n1_adj_357[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i4_1_lut (.A(n62[3]), 
            .Z(n1_adj_357[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i7_1_lut (.A(n62[6]), 
            .Z(n1_adj_357[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i6_1_lut (.A(n62[5]), 
            .Z(n1_adj_357[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+((D)+!C))+!A (B (C+(D))+!B (D)))" *) LUT4 i1_2_lut_4_lut (.A(n605), 
            .B(n920[2]), .C(n609), .D(n638), .Z(n10_adj_324));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1_2_lut_4_lut.INIT = "0xffca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i9_1_lut (.A(n62[8]), 
            .Z(n1_adj_357[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4658_3_lut_4_lut (.A(n1_adj_356[3]), 
            .B(n906[3]), .C(n1_adj_356[8]), .D(n8_adj_311), .Z(n5720));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4658_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i8_1_lut (.A(n62[7]), 
            .Z(n1_adj_357[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4660_3_lut_4_lut (.A(n1_adj_356[2]), 
            .B(n906[2]), .C(n1_adj_356[8]), .D(n8_adj_311), .Z(n5722));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4660_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i11_1_lut (.A(n62[10]), 
            .Z(n1_adj_357[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i10_1_lut (.A(n62[9]), 
            .Z(n1_adj_357[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i1_2_lut_4_lut_adj_22 (.A(n57[4]), 
            .B(n1_adj_356[5]), .C(n57[9]), .D(n340), .Z(n6_adj_312));
    defparam i1_2_lut_4_lut_adj_22.INIT = "0xca00";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4650_3_lut_4_lut (.A(n1_adj_356[7]), 
            .B(n906[7]), .C(n1_adj_356[8]), .D(n8_adj_311), .Z(n5712));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4650_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_34_i455_4_lut (.A(n668), 
            .B(n669), .C(n681), .D(n3683), .Z(x_10__N_256[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i455_4_lut.INIT = "0x6aaa";
    (* lut_function="(A+(B))" *) LUT4 i3125_2_lut (.A(n670_adj_332), .B(\x_10__N_256[7] ), 
            .Z(n3683));
    defparam i3125_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4907_3_lut (.A(n670_adj_332), 
            .B(\x_10__N_256[7] ), .C(n681), .Z(x_10__N_256[8]));
    defparam i4907_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4646_3_lut_4_lut (.A(n1_adj_356[9]), 
            .B(n906[9]), .C(n1_adj_356[8]), .D(n8_adj_311), .Z(n5708));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4646_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_48_i432_4_lut (.A(n634_adj_309), 
            .B(n635), .C(n646), .D(n3706), .Z(n668_adj_333));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i432_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4656_3_lut_4_lut (.A(n1_adj_356[4]), 
            .B(n906[4]), .C(n1_adj_356[8]), .D(n8_adj_311), .Z(n5718));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4656_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4652_3_lut_4_lut (.A(n1_adj_356[6]), 
            .B(n906[6]), .C(n1_adj_356[8]), .D(n8_adj_311), .Z(n5714));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4652_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4654_3_lut_4_lut (.A(n1_adj_356[5]), 
            .B(n906[5]), .C(n1_adj_356[8]), .D(n8_adj_311), .Z(n5716));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i4654_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 mod_48_i356_4_lut_4_lut (.A(n1_adj_356[10]), 
            .B(n57[9]), .C(n906[10]), .D(n5707), .Z(n561));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i356_4_lut_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C (D)))+!A (B (C)))" *) LUT4 i3255_3_lut_4_lut (.A(n3726), 
            .B(n1[10]), .C(n62[10]), .D(n775[10]), .Z(n632));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3255_3_lut_4_lut.INIT = "0xc040";
    VLO i2 (.Z(GND_net_c));
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i1 (.D(n677), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2529), .Q(\ypos[0] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i1.REGSET = "RESET";
    defparam y_i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module collisions
//

module collisions (input \ypos[3] , output n8);
    
    
    \platform(plat_width="01010000000",plat_height="00000000010",corner_y="00110110110") floor (\ypos[3] , 
            n8);   /* synthesis lineinfo="@1(61[10],61[18])"*/
    
endmodule

//
// Verilog Description of module \platform(plat_width="01010000000",plat_height="00000000010",corner_y="00110110110") 
//

module \platform(plat_width="01010000000",plat_height="00000000010",corner_y="00110110110") (input \ypos[3] , 
            output n8);
    
    
    (* lut_function="(!(A))" *) LUT4 i205_1_lut (.A(\ypos[3] ), .Z(n8));   /* synthesis lineinfo="@6(58[48],58[93])"*/
    defparam i205_1_lut.INIT = "0x5555";
    
endmodule

//
// Verilog Description of module pllclock_to_60_hz
//

module pllclock_to_60_hz (input GND_net, input internal25clk, output internal60hzclk);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(74[9],74[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(79[9],79[24])"*/
    
    wire n4142, n7655;
    wire [18:0]clock_count;   /* synthesis lineinfo="@7(13[9],13[20])"*/
    
    wire n4144;
    wire [18:0]n81;
    
    wire n4140, n7652, n4138, n7649, n4136, n7646, n4134, n7643, 
        n4132, n7640, n7580, VCC_net, n4148, n7664, n5745, n8, 
        n12, n11, n14, n6, n4146, n7661, n7658;
    
    FA2 clock_count_124_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(clock_count[11]), 
        .D0(n4142), .CI0(n4142), .A1(GND_net), .B1(GND_net), .C1(clock_count[12]), 
        .D1(n7655), .CI1(n7655), .CO0(n7655), .CO1(n4144), .S0(n81[11]), 
        .S1(n81[12]));
    defparam clock_count_124_add_4_13.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_13.INIT1 = "0xc33c";
    FA2 clock_count_124_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(clock_count[9]), 
        .D0(n4140), .CI0(n4140), .A1(GND_net), .B1(GND_net), .C1(clock_count[10]), 
        .D1(n7652), .CI1(n7652), .CO0(n7652), .CO1(n4142), .S0(n81[9]), 
        .S1(n81[10]));
    defparam clock_count_124_add_4_11.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_11.INIT1 = "0xc33c";
    FA2 clock_count_124_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(clock_count[7]), 
        .D0(n4138), .CI0(n4138), .A1(GND_net), .B1(GND_net), .C1(clock_count[8]), 
        .D1(n7649), .CI1(n7649), .CO0(n7649), .CO1(n4140), .S0(n81[7]), 
        .S1(n81[8]));
    defparam clock_count_124_add_4_9.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_9.INIT1 = "0xc33c";
    FA2 clock_count_124_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(clock_count[5]), 
        .D0(n4136), .CI0(n4136), .A1(GND_net), .B1(GND_net), .C1(clock_count[6]), 
        .D1(n7646), .CI1(n7646), .CO0(n7646), .CO1(n4138), .S0(n81[5]), 
        .S1(n81[6]));
    defparam clock_count_124_add_4_7.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_7.INIT1 = "0xc33c";
    FA2 clock_count_124_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(clock_count[3]), 
        .D0(n4134), .CI0(n4134), .A1(GND_net), .B1(GND_net), .C1(clock_count[4]), 
        .D1(n7643), .CI1(n7643), .CO0(n7643), .CO1(n4136), .S0(n81[3]), 
        .S1(n81[4]));
    defparam clock_count_124_add_4_5.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_5.INIT1 = "0xc33c";
    FA2 clock_count_124_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(clock_count[1]), 
        .D0(n4132), .CI0(n4132), .A1(GND_net), .B1(GND_net), .C1(clock_count[2]), 
        .D1(n7640), .CI1(n7640), .CO0(n7640), .CO1(n4134), .S0(n81[1]), 
        .S1(n81[2]));
    defparam clock_count_124_add_4_3.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_3.INIT1 = "0xc33c";
    FA2 clock_count_124_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(clock_count[0]), .D1(n7580), 
        .CI1(n7580), .CO0(n7580), .CO1(n4132), .S1(n81[0]));
    defparam clock_count_124_add_4_1.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i1 (.D(n81[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[1]));
    defparam clock_count_124__i1.REGSET = "RESET";
    defparam clock_count_124__i1.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_124_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(clock_count[17]), 
        .D0(n4148), .CI0(n4148), .A1(GND_net), .B1(GND_net), .C1(clock_count[18]), 
        .D1(n7664), .CI1(n7664), .CO0(n7664), .S0(n81[17]), .S1(n81[18]));
    defparam clock_count_124_add_4_19.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i4683_3_lut (.A(clock_count[14]), 
            .B(clock_count[7]), .C(clock_count[18]), .Z(n5745));
    defparam i4683_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(clock_count[13]), .B(clock_count[17]), 
            .Z(n8));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(clock_count[4]), 
            .B(clock_count[1]), .C(clock_count[0]), .D(clock_count[2]), 
            .Z(n12));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i4_4_lut (.A(clock_count[8]), 
            .B(n8), .C(n5745), .D(clock_count[9]), .Z(n11));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i4_4_lut.INIT = "0xdfff";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i5_4_lut_adj_13 (.A(clock_count[12]), 
            .B(clock_count[11]), .C(n11), .D(n12), .Z(n14));
    defparam i5_4_lut_adj_13.INIT = "0xfff7";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_4_lut (.A(clock_count[6]), 
            .B(clock_count[16]), .C(n14), .D(clock_count[5]), .Z(n6));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i1_4_lut.INIT = "0x0800";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut_adj_14 (.A(clock_count[3]), 
            .B(clock_count[15]), .C(clock_count[10]), .D(n6), .Z(internal60hzclk));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i4_4_lut_adj_14.INIT = "0x8000";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i2 (.D(n81[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[2]));
    defparam clock_count_124__i2.REGSET = "RESET";
    defparam clock_count_124__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i3 (.D(n81[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[3]));
    defparam clock_count_124__i3.REGSET = "RESET";
    defparam clock_count_124__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i4 (.D(n81[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[4]));
    defparam clock_count_124__i4.REGSET = "RESET";
    defparam clock_count_124__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i5 (.D(n81[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[5]));
    defparam clock_count_124__i5.REGSET = "RESET";
    defparam clock_count_124__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i6 (.D(n81[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[6]));
    defparam clock_count_124__i6.REGSET = "RESET";
    defparam clock_count_124__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i7 (.D(n81[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[7]));
    defparam clock_count_124__i7.REGSET = "RESET";
    defparam clock_count_124__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i8 (.D(n81[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[8]));
    defparam clock_count_124__i8.REGSET = "RESET";
    defparam clock_count_124__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i9 (.D(n81[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[9]));
    defparam clock_count_124__i9.REGSET = "RESET";
    defparam clock_count_124__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i10 (.D(n81[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[10]));
    defparam clock_count_124__i10.REGSET = "RESET";
    defparam clock_count_124__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i11 (.D(n81[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[11]));
    defparam clock_count_124__i11.REGSET = "RESET";
    defparam clock_count_124__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i12 (.D(n81[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[12]));
    defparam clock_count_124__i12.REGSET = "RESET";
    defparam clock_count_124__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i13 (.D(n81[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[13]));
    defparam clock_count_124__i13.REGSET = "RESET";
    defparam clock_count_124__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i14 (.D(n81[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[14]));
    defparam clock_count_124__i14.REGSET = "RESET";
    defparam clock_count_124__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i15 (.D(n81[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[15]));
    defparam clock_count_124__i15.REGSET = "RESET";
    defparam clock_count_124__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i16 (.D(n81[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[16]));
    defparam clock_count_124__i16.REGSET = "RESET";
    defparam clock_count_124__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i17 (.D(n81[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[17]));
    defparam clock_count_124__i17.REGSET = "RESET";
    defparam clock_count_124__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i18 (.D(n81[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[18]));
    defparam clock_count_124__i18.REGSET = "RESET";
    defparam clock_count_124__i18.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_124_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(clock_count[15]), 
        .D0(n4146), .CI0(n4146), .A1(GND_net), .B1(GND_net), .C1(clock_count[16]), 
        .D1(n7661), .CI1(n7661), .CO0(n7661), .CO1(n4148), .S0(n81[15]), 
        .S1(n81[16]));
    defparam clock_count_124_add_4_17.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_17.INIT1 = "0xc33c";
    FA2 clock_count_124_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(clock_count[13]), 
        .D0(n4144), .CI0(n4144), .A1(GND_net), .B1(GND_net), .C1(clock_count[14]), 
        .D1(n7658), .CI1(n7658), .CO0(n7658), .CO1(n4146), .S0(n81[13]), 
        .S1(n81[14]));
    defparam clock_count_124_add_4_15.INIT0 = "0xc33c";
    defparam clock_count_124_add_4_15.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_124__i0 (.D(n81[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[0]));
    defparam clock_count_124__i0.REGSET = "RESET";
    defparam clock_count_124__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module my_pll
//

module my_pll (input GND_net, input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(74[9],74[22])"*/
    
    \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@0(35[41],48[26])"*/
    
endmodule

//
// Verilog Description of module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(74[9],74[22])"*/
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=56, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48 *) PLL_B u_PLL_B (.REFERENCECLK(ext12m_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(testPLLout_c), 
            .OUTGLOBAL(internal25clk));   /* synthesis lineinfo="@0(35[41],48[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module controller
//

module controller (input GND_net, output up_c, output controller_latch_c, 
            output \controller_buttons_signal[7] , output x_10__N_267, output controller_clock_c, 
            input controller_in_c);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@2(24[8],24[11])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_latch_c" *) wire controller_latch_c;   /* synthesis lineinfo="@11(15[4],15[20])"*/
    (* is_clock=1 *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    
    wire VCC_net, n4168, n7688;
    wire [20:0]counter;   /* synthesis lineinfo="@2(25[8],25[15])"*/
    
    wire n4170;
    wire [20:0]n89;
    
    wire n4166, n7685;
    wire [7:0]output_7__N_1;
    
    wire n5370, n10, n4164, n7682, n20, n14, n7586, n21;
    wire [7:0]shift;   /* synthesis lineinfo="@2(27[8],27[13])"*/
    
    wire counter_20__N_51, n4182, n7709, n4180, n7706, n4178, n7703, 
        n4176, n7700, n4174, n7697, n4172, n7694, n10_adj_291, 
        n9, n5371, n28, n2601, n36, n5730, n7691, GND_net_c;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) IOL_B output_i1 (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(output_7__N_1[3]), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(controller_latch_c), 
            .PADDO(up_c));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i1.LATCHIN = "LATCH_REG";
    defparam output_i1.DDROUT = "NO";
    FA2 counter_123_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(counter[5]), 
        .D0(n4168), .CI0(n4168), .A1(GND_net), .B1(GND_net), .C1(counter[6]), 
        .D1(n7688), .CI1(n7688), .CO0(n7688), .CO1(n4170), .S0(n89[5]), 
        .S1(n89[6]));
    defparam counter_123_add_4_7.INIT0 = "0xc33c";
    defparam counter_123_add_4_7.INIT1 = "0xc33c";
    FA2 counter_123_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(counter[3]), 
        .D0(n4166), .CI0(n4166), .A1(GND_net), .B1(GND_net), .C1(counter[4]), 
        .D1(n7685), .CI1(n7685), .CO0(n7685), .CO1(n4168), .S0(n89[3]), 
        .S1(n89[4]));
    defparam counter_123_add_4_5.INIT0 = "0xc33c";
    defparam counter_123_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ output_i3 (.D(output_7__N_1[7]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[7] ));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i3.REGSET = "RESET";
    defparam output_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(counter[9]), .B(counter[10]), 
            .Z(n5370));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(counter[11]), .B(counter[13]), 
            .Z(n10));
    defparam i2_2_lut.INIT = "0x8888";
    FA2 counter_123_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n20), .D0(n4164), 
        .CI0(n4164), .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n7682), 
        .CI1(n7682), .CO0(n7682), .CO1(n4166), .S0(n89[1]), .S1(n89[2]));
    defparam counter_123_add_4_3.INIT0 = "0xc33c";
    defparam counter_123_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[16]), .B(counter[17]), 
            .C(counter[14]), .D(n5370), .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    FA2 counter_123_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n21), .D1(n7586), .CI1(n7586), 
        .CO0(n7586), .CO1(n4164), .S1(n89[0]));
    defparam counter_123_add_4_1.INIT0 = "0xc33c";
    defparam counter_123_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(counter[12]), .B(n14), 
            .C(n10), .D(counter[15]), .Z(controller_latch_c));
    defparam i7_4_lut.INIT = "0x8000";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i4_1_lut (.A(shift[3]), 
            .Z(output_7__N_1[3]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i4_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ output_i2 (.D(output_7__N_1[4]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(x_10__N_267));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i2.REGSET = "RESET";
    defparam output_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ shift_i7 (.D(shift[6]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[7]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i7.REGSET = "RESET";
    defparam shift_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ shift_i6 (.D(shift[5]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[6]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i6.REGSET = "RESET";
    defparam shift_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ shift_i5 (.D(shift[4]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[5]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i5.REGSET = "RESET";
    defparam shift_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ shift_i4 (.D(shift[3]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[4]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i4.REGSET = "RESET";
    defparam shift_i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i1 (.D(n89[0]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n21));
    defparam counter_123__i1.REGSET = "RESET";
    defparam counter_123__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ shift_i3 (.D(shift[2]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[3]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i3.REGSET = "RESET";
    defparam shift_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ shift_i2 (.D(shift[1]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[2]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i2.REGSET = "RESET";
    defparam shift_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) FD1P3XZ shift_i1 (.D(shift[0]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[1]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i1.REGSET = "RESET";
    defparam shift_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) IOL_B shift_i0 (.PADDI(controller_in_c), 
            .DO1(GND_net_c), .DO0(GND_net_c), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(controller_clock_c), .OUTCLK(GND_net_c), 
            .DI0(shift[0]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i0.LATCHIN = "NONE_REG";
    defparam shift_i0.DDROUT = "NO";
    FA2 counter_123_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(counter[19]), 
        .D0(n4182), .CI0(n4182), .A1(GND_net), .B1(GND_net), .C1(counter[20]), 
        .D1(n7709), .CI1(n7709), .CO0(n7709), .S0(n89[19]), .S1(n89[20]));
    defparam counter_123_add_4_21.INIT0 = "0xc33c";
    defparam counter_123_add_4_21.INIT1 = "0xc33c";
    FA2 counter_123_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(counter[17]), 
        .D0(n4180), .CI0(n4180), .A1(GND_net), .B1(GND_net), .C1(counter[18]), 
        .D1(n7706), .CI1(n7706), .CO0(n7706), .CO1(n4182), .S0(n89[17]), 
        .S1(n89[18]));
    defparam counter_123_add_4_19.INIT0 = "0xc33c";
    defparam counter_123_add_4_19.INIT1 = "0xc33c";
    FA2 counter_123_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(counter[15]), 
        .D0(n4178), .CI0(n4178), .A1(GND_net), .B1(GND_net), .C1(counter[16]), 
        .D1(n7703), .CI1(n7703), .CO0(n7703), .CO1(n4180), .S0(n89[15]), 
        .S1(n89[16]));
    defparam counter_123_add_4_17.INIT0 = "0xc33c";
    defparam counter_123_add_4_17.INIT1 = "0xc33c";
    FA2 counter_123_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(counter[13]), 
        .D0(n4176), .CI0(n4176), .A1(GND_net), .B1(GND_net), .C1(counter[14]), 
        .D1(n7700), .CI1(n7700), .CO0(n7700), .CO1(n4178), .S0(n89[13]), 
        .S1(n89[14]));
    defparam counter_123_add_4_15.INIT0 = "0xc33c";
    defparam counter_123_add_4_15.INIT1 = "0xc33c";
    FA2 counter_123_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(counter[11]), 
        .D0(n4174), .CI0(n4174), .A1(GND_net), .B1(GND_net), .C1(counter[12]), 
        .D1(n7697), .CI1(n7697), .CO0(n7697), .CO1(n4176), .S0(n89[11]), 
        .S1(n89[12]));
    defparam counter_123_add_4_13.INIT0 = "0xc33c";
    defparam counter_123_add_4_13.INIT1 = "0xc33c";
    FA2 counter_123_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(counter[9]), 
        .D0(n4172), .CI0(n4172), .A1(GND_net), .B1(GND_net), .C1(counter[10]), 
        .D1(n7694), .CI1(n7694), .CO0(n7694), .CO1(n4174), .S0(n89[9]), 
        .S1(n89[10]));
    defparam counter_123_add_4_11.INIT0 = "0xc33c";
    defparam counter_123_add_4_11.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i2 (.D(n89[1]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n20));
    defparam counter_123__i2.REGSET = "RESET";
    defparam counter_123__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i3 (.D(n89[2]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[2]));
    defparam counter_123__i3.REGSET = "RESET";
    defparam counter_123__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i4 (.D(n89[3]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[3]));
    defparam counter_123__i4.REGSET = "RESET";
    defparam counter_123__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i5 (.D(n89[4]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[4]));
    defparam counter_123__i5.REGSET = "RESET";
    defparam counter_123__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i6 (.D(n89[5]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[5]));
    defparam counter_123__i6.REGSET = "RESET";
    defparam counter_123__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i7 (.D(n89[6]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[6]));
    defparam counter_123__i7.REGSET = "RESET";
    defparam counter_123__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i8 (.D(n89[7]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[7]));
    defparam counter_123__i8.REGSET = "RESET";
    defparam counter_123__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i9 (.D(n89[8]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[8]));
    defparam counter_123__i9.REGSET = "RESET";
    defparam counter_123__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i10 (.D(n89[9]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[9]));
    defparam counter_123__i10.REGSET = "RESET";
    defparam counter_123__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i11 (.D(n89[10]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[10]));
    defparam counter_123__i11.REGSET = "RESET";
    defparam counter_123__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i12 (.D(n89[11]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[11]));
    defparam counter_123__i12.REGSET = "RESET";
    defparam counter_123__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i13 (.D(n89[12]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[12]));
    defparam counter_123__i13.REGSET = "RESET";
    defparam counter_123__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i14 (.D(n89[13]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[13]));
    defparam counter_123__i14.REGSET = "RESET";
    defparam counter_123__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i15 (.D(n89[14]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[14]));
    defparam counter_123__i15.REGSET = "RESET";
    defparam counter_123__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i16 (.D(n89[15]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[15]));
    defparam counter_123__i16.REGSET = "RESET";
    defparam counter_123__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i17 (.D(n89[16]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[16]));
    defparam counter_123__i17.REGSET = "RESET";
    defparam counter_123__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i18 (.D(n89[17]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[17]));
    defparam counter_123__i18.REGSET = "RESET";
    defparam counter_123__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i19 (.D(n89[18]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[18]));
    defparam counter_123__i19.REGSET = "RESET";
    defparam counter_123__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i20 (.D(n89[19]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[19]));
    defparam counter_123__i20.REGSET = "RESET";
    defparam counter_123__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_123__i21 (.D(n89[20]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[20]));
    defparam counter_123__i21.REGSET = "RESET";
    defparam counter_123__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(counter[4]), .B(counter[3]), 
            .C(counter[2]), .D(counter[6]), .Z(n10_adj_291));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(counter[7]), .B(counter[5]), 
            .Z(n9));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(n5370), 
            .B(n9), .C(counter[8]), .D(n10_adj_291), .Z(n5371));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i215_4_lut (.A(n5371), 
            .B(counter[13]), .C(counter[12]), .D(counter[11]), .Z(n28));
    defparam i215_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i275_4_lut (.A(n28), 
            .B(counter[17]), .C(n2601), .D(counter[14]), .Z(n36));
    defparam i275_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i273_4_lut (.A(counter[19]), 
            .B(counter[20]), .C(counter[18]), .D(n36), .Z(counter_20__N_51));
    defparam i273_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_12 (.A(counter[16]), .B(counter[15]), 
            .Z(n2601));   /* synthesis lineinfo="@2(67[23],67[40])"*/
    defparam i1_2_lut_adj_12.INIT = "0xeeee";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(counter[8]), 
            .B(counter[17]), .C(n5730), .D(counter[14]), .Z(controller_clock_c));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i5_1_lut (.A(shift[4]), 
            .Z(output_7__N_1[4]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i8_1_lut (.A(shift[7]), 
            .Z(output_7__N_1[7]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i8_1_lut.INIT = "0x5555";
    FA2 counter_123_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(counter[7]), 
        .D0(n4170), .CI0(n4170), .A1(GND_net), .B1(GND_net), .C1(counter[8]), 
        .D1(n7691), .CI1(n7691), .CO0(n7691), .CO1(n4172), .S0(n89[7]), 
        .S1(n89[8]));
    defparam counter_123_add_4_9.INIT0 = "0xc33c";
    defparam counter_123_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4668_3_lut_4_lut (.A(counter[16]), 
            .B(counter[15]), .C(counter[12]), .D(counter[13]), .Z(n5730));
    defparam i4668_3_lut_4_lut.INIT = "0xfffe";
    VLO i2 (.Z(GND_net_c));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=83, LSE_RLINE=83 *) HSOSC_CORE the_hsosc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net_c), .TRIM8(GND_net_c), .TRIM7(GND_net_c), 
            .TRIM6(GND_net_c), .TRIM5(GND_net_c), .TRIM4(GND_net_c), .TRIM3(GND_net_c), 
            .TRIM2(GND_net_c), .TRIM1(GND_net_c), .TRIM0(GND_net_c), .CLKHF(clk));   /* synthesis lineinfo="@11(83[18],83[28])"*/
    defparam the_hsosc.CLKHF_DIV = "0b00";
    defparam the_hsosc.FABRIC_TRIME = "DISABLE";
    VHI i1 (.Z(VCC_net));
    
endmodule
