/* Group template: sdr::ctrlgrp                                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 4 */
/* Register instance: sdr::ctrlgrp.ctrlcfg                                 */
/* Register template referenced: sdr::ctrlgrp::ctrlcfg                     */
#define SDR_CTRLGRP_CTRLCFG_OFFSET 0x0
#define SDR_CTRLGRP_CTRLCFG_BYTE_OFFSET 0x0
#define SDR_CTRLGRP_CTRLCFG_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_CTRLCFG_RESET_MASK 0xf8000000
#define SDR_CTRLGRP_CTRLCFG_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_READ_MASK 0xffffffff
#define SDR_CTRLGRP_CTRLCFG_WRITE_MASK 0x07ffffff
/* Register instance: sdr::ctrlgrp.dramtiming1                             */
/* Register template referenced: sdr::ctrlgrp::dramtiming1                 */
#define SDR_CTRLGRP_DRAMTIMING1_OFFSET 0x4
#define SDR_CTRLGRP_DRAMTIMING1_BYTE_OFFSET 0x4
#define SDR_CTRLGRP_DRAMTIMING1_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMTIMING1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp.dramtiming2                             */
/* Register template referenced: sdr::ctrlgrp::dramtiming2                 */
#define SDR_CTRLGRP_DRAMTIMING2_OFFSET 0x8
#define SDR_CTRLGRP_DRAMTIMING2_BYTE_OFFSET 0x8
#define SDR_CTRLGRP_DRAMTIMING2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMTIMING2_RESET_MASK 0xe0000000
#define SDR_CTRLGRP_DRAMTIMING2_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMTIMING2_WRITE_MASK 0x1fffffff
/* Register instance: sdr::ctrlgrp.dramtiming3                             */
/* Register template referenced: sdr::ctrlgrp::dramtiming3                 */
#define SDR_CTRLGRP_DRAMTIMING3_OFFSET 0xc
#define SDR_CTRLGRP_DRAMTIMING3_BYTE_OFFSET 0xc
#define SDR_CTRLGRP_DRAMTIMING3_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMTIMING3_RESET_MASK 0xff800000
#define SDR_CTRLGRP_DRAMTIMING3_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMTIMING3_WRITE_MASK 0x007fffff
/* Register instance: sdr::ctrlgrp.dramtiming4                             */
/* Register template referenced: sdr::ctrlgrp::dramtiming4                 */
#define SDR_CTRLGRP_DRAMTIMING4_OFFSET 0x10
#define SDR_CTRLGRP_DRAMTIMING4_BYTE_OFFSET 0x10
#define SDR_CTRLGRP_DRAMTIMING4_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMTIMING4_RESET_MASK 0xff000000
#define SDR_CTRLGRP_DRAMTIMING4_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMTIMING4_WRITE_MASK 0x00ffffff
/* Register instance: sdr::ctrlgrp.lowpwrtiming                            */
/* Register template referenced: sdr::ctrlgrp::lowpwrtiming                */
#define SDR_CTRLGRP_LOWPWRTIMING_OFFSET 0x14
#define SDR_CTRLGRP_LOWPWRTIMING_BYTE_OFFSET 0x14
#define SDR_CTRLGRP_LOWPWRTIMING_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_LOWPWRTIMING_RESET_MASK 0xfff00000
#define SDR_CTRLGRP_LOWPWRTIMING_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWRTIMING_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWRTIMING_READ_MASK 0xffffffff
#define SDR_CTRLGRP_LOWPWRTIMING_WRITE_MASK 0x000fffff
/* Register instance: sdr::ctrlgrp.dramodt                                 */
/* Register template referenced: sdr::ctrlgrp::dramodt                     */
#define SDR_CTRLGRP_DRAMODT_OFFSET 0x18
#define SDR_CTRLGRP_DRAMODT_BYTE_OFFSET 0x18
#define SDR_CTRLGRP_DRAMODT_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMODT_RESET_MASK 0xffffff00
#define SDR_CTRLGRP_DRAMODT_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMODT_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMODT_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMODT_WRITE_MASK 0x000000ff
/* Register instance: sdr::ctrlgrp.extratime1                              */
/* Register template referenced: sdr::ctrlgrp::extratime1                  */
#define SDR_CTRLGRP_EXTRATIME1_OFFSET 0x1c
#define SDR_CTRLGRP_EXTRATIME1_BYTE_OFFSET 0x1c
#define SDR_CTRLGRP_EXTRATIME1_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_EXTRATIME1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp.extratime2                              */
/* Register template referenced: sdr::ctrlgrp::extratime2                  */
#define SDR_CTRLGRP_EXTRATIME2_OFFSET 0x20
#define SDR_CTRLGRP_EXTRATIME2_BYTE_OFFSET 0x20
#define SDR_CTRLGRP_EXTRATIME2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_EXTRATIME2_RESET_MASK 0xf0000000
#define SDR_CTRLGRP_EXTRATIME2_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_EXTRATIME2_WRITE_MASK 0x0fffffff
/* Register instance: sdr::ctrlgrp.extratime3                              */
/* Register template referenced: sdr::ctrlgrp::extratime3                  */
#define SDR_CTRLGRP_EXTRATIME3_OFFSET 0x24
#define SDR_CTRLGRP_EXTRATIME3_BYTE_OFFSET 0x24
#define SDR_CTRLGRP_EXTRATIME3_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_EXTRATIME3_RESET_MASK 0xf0000000
#define SDR_CTRLGRP_EXTRATIME3_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_READ_MASK 0xffffffff
#define SDR_CTRLGRP_EXTRATIME3_WRITE_MASK 0x0fffffff
/* Register instance: sdr::ctrlgrp.extratime4                              */
/* Register template referenced: sdr::ctrlgrp::extratime4                  */
#define SDR_CTRLGRP_EXTRATIME4_OFFSET 0x28
#define SDR_CTRLGRP_EXTRATIME4_BYTE_OFFSET 0x28
#define SDR_CTRLGRP_EXTRATIME4_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_EXTRATIME4_RESET_MASK 0xfff00000
#define SDR_CTRLGRP_EXTRATIME4_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_READ_MASK 0xffffffff
#define SDR_CTRLGRP_EXTRATIME4_WRITE_MASK 0x000fffff
/* Register instance: sdr::ctrlgrp.dramaddrw                               */
/* Register template referenced: sdr::ctrlgrp::dramaddrw                   */
#define SDR_CTRLGRP_DRAMADDRW_OFFSET 0x2c
#define SDR_CTRLGRP_DRAMADDRW_BYTE_OFFSET 0x2c
#define SDR_CTRLGRP_DRAMADDRW_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMADDRW_RESET_MASK 0xffff0000
#define SDR_CTRLGRP_DRAMADDRW_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMADDRW_WRITE_MASK 0x0000ffff
/* Register instance: sdr::ctrlgrp.dramifwidth                             */
/* Register template referenced: sdr::ctrlgrp::dramifwidth                 */
#define SDR_CTRLGRP_DRAMIFWIDTH_OFFSET 0x30
#define SDR_CTRLGRP_DRAMIFWIDTH_BYTE_OFFSET 0x30
#define SDR_CTRLGRP_DRAMIFWIDTH_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMIFWIDTH_RESET_MASK 0xffffff00
#define SDR_CTRLGRP_DRAMIFWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMIFWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMIFWIDTH_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMIFWIDTH_WRITE_MASK 0x000000ff
/* Register instance: sdr::ctrlgrp.dramdevwidth                            */
/* Register template referenced: sdr::ctrlgrp::dramdevwidth                */
#define SDR_CTRLGRP_DRAMDEVWIDTH_OFFSET 0x34
#define SDR_CTRLGRP_DRAMDEVWIDTH_BYTE_OFFSET 0x34
#define SDR_CTRLGRP_DRAMDEVWIDTH_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMDEVWIDTH_RESET_MASK 0xfffffff0
#define SDR_CTRLGRP_DRAMDEVWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMDEVWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMDEVWIDTH_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMDEVWIDTH_WRITE_MASK 0x0000000f
/* Register instance: sdr::ctrlgrp.dramsts                                 */
/* Register template referenced: sdr::ctrlgrp::dramsts                     */
#define SDR_CTRLGRP_DRAMSTS_OFFSET 0x38
#define SDR_CTRLGRP_DRAMSTS_BYTE_OFFSET 0x38
#define SDR_CTRLGRP_DRAMSTS_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMSTS_RESET_MASK 0xffffffe0
#define SDR_CTRLGRP_DRAMSTS_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMSTS_WRITE_MASK 0x0000001f
/* Register instance: sdr::ctrlgrp.dramintr                                */
/* Register template referenced: sdr::ctrlgrp::dramintr                    */
#define SDR_CTRLGRP_DRAMINTR_OFFSET 0x3c
#define SDR_CTRLGRP_DRAMINTR_BYTE_OFFSET 0x3c
#define SDR_CTRLGRP_DRAMINTR_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DRAMINTR_RESET_MASK 0xffffffe0
#define SDR_CTRLGRP_DRAMINTR_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DRAMINTR_WRITE_MASK 0x0000001f
/* Register instance: sdr::ctrlgrp.sbecount                                */
/* Register template referenced: sdr::ctrlgrp::sbecount                    */
#define SDR_CTRLGRP_SBECOUNT_OFFSET 0x40
#define SDR_CTRLGRP_SBECOUNT_BYTE_OFFSET 0x40
#define SDR_CTRLGRP_SBECOUNT_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_SBECOUNT_RESET_MASK 0xffffff00
#define SDR_CTRLGRP_SBECOUNT_READ_ACCESS 1
#define SDR_CTRLGRP_SBECOUNT_WRITE_ACCESS 1
#define SDR_CTRLGRP_SBECOUNT_READ_MASK 0xffffffff
#define SDR_CTRLGRP_SBECOUNT_WRITE_MASK 0x000000ff
/* Register instance: sdr::ctrlgrp.dbecount                                */
/* Register template referenced: sdr::ctrlgrp::dbecount                    */
#define SDR_CTRLGRP_DBECOUNT_OFFSET 0x44
#define SDR_CTRLGRP_DBECOUNT_BYTE_OFFSET 0x44
#define SDR_CTRLGRP_DBECOUNT_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DBECOUNT_RESET_MASK 0xffffff00
#define SDR_CTRLGRP_DBECOUNT_READ_ACCESS 1
#define SDR_CTRLGRP_DBECOUNT_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBECOUNT_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DBECOUNT_WRITE_MASK 0x000000ff
/* Register instance: sdr::ctrlgrp.erraddr                                 */
/* Register template referenced: sdr::ctrlgrp::erraddr                     */
#define SDR_CTRLGRP_ERRADDR_OFFSET 0x48
#define SDR_CTRLGRP_ERRADDR_BYTE_OFFSET 0x48
#define SDR_CTRLGRP_ERRADDR_READ_ACCESS 1
#define SDR_CTRLGRP_ERRADDR_WRITE_ACCESS 1
#define SDR_CTRLGRP_ERRADDR_READ_MASK 0xffffffff
#define SDR_CTRLGRP_ERRADDR_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp.dropcount                               */
/* Register template referenced: sdr::ctrlgrp::dropcount                   */
#define SDR_CTRLGRP_DROPCOUNT_OFFSET 0x4c
#define SDR_CTRLGRP_DROPCOUNT_BYTE_OFFSET 0x4c
#define SDR_CTRLGRP_DROPCOUNT_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DROPCOUNT_RESET_MASK 0xffffff00
#define SDR_CTRLGRP_DROPCOUNT_READ_ACCESS 1
#define SDR_CTRLGRP_DROPCOUNT_WRITE_ACCESS 1
#define SDR_CTRLGRP_DROPCOUNT_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DROPCOUNT_WRITE_MASK 0x000000ff
/* Register instance: sdr::ctrlgrp.dropaddr                                */
/* Register template referenced: sdr::ctrlgrp::dropaddr                    */
#define SDR_CTRLGRP_DROPADDR_OFFSET 0x50
#define SDR_CTRLGRP_DROPADDR_BYTE_OFFSET 0x50
#define SDR_CTRLGRP_DROPADDR_READ_ACCESS 1
#define SDR_CTRLGRP_DROPADDR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DROPADDR_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DROPADDR_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp.lowpwreq                                */
/* Register template referenced: sdr::ctrlgrp::lowpwreq                    */
#define SDR_CTRLGRP_LOWPWREQ_OFFSET 0x54
#define SDR_CTRLGRP_LOWPWREQ_BYTE_OFFSET 0x54
#define SDR_CTRLGRP_LOWPWREQ_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_LOWPWREQ_RESET_MASK 0xffffffc0
#define SDR_CTRLGRP_LOWPWREQ_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_READ_MASK 0xffffffff
#define SDR_CTRLGRP_LOWPWREQ_WRITE_MASK 0x0000003f
/* Register instance: sdr::ctrlgrp.lowpwrack                               */
/* Register template referenced: sdr::ctrlgrp::lowpwrack                   */
#define SDR_CTRLGRP_LOWPWRACK_OFFSET 0x58
#define SDR_CTRLGRP_LOWPWRACK_BYTE_OFFSET 0x58
#define SDR_CTRLGRP_LOWPWRACK_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_LOWPWRACK_RESET_MASK 0xfffffffc
#define SDR_CTRLGRP_LOWPWRACK_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWRACK_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWRACK_READ_MASK 0xffffffff
#define SDR_CTRLGRP_LOWPWRACK_WRITE_MASK 0x00000003
/* Register instance: sdr::ctrlgrp.staticcfg                               */
/* Register template referenced: sdr::ctrlgrp::staticcfg                   */
#define SDR_CTRLGRP_STATICCFG_OFFSET 0x5c
#define SDR_CTRLGRP_STATICCFG_BYTE_OFFSET 0x5c
#define SDR_CTRLGRP_STATICCFG_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_STATICCFG_RESET_MASK 0xfffffff0
#define SDR_CTRLGRP_STATICCFG_READ_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_WRITE_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_READ_MASK 0xffffffff
#define SDR_CTRLGRP_STATICCFG_WRITE_MASK 0x0000000f
/* Register instance: sdr::ctrlgrp.ctrlwidth                               */
/* Register template referenced: sdr::ctrlgrp::ctrlwidth                   */
#define SDR_CTRLGRP_CTRLWIDTH_OFFSET 0x60
#define SDR_CTRLGRP_CTRLWIDTH_BYTE_OFFSET 0x60
#define SDR_CTRLGRP_CTRLWIDTH_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_CTRLWIDTH_RESET_MASK 0xfffffffc
#define SDR_CTRLGRP_CTRLWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLWIDTH_READ_MASK 0xffffffff
#define SDR_CTRLGRP_CTRLWIDTH_WRITE_MASK 0x00000003
/* Register instance: sdr::ctrlgrp.cportwidth                              */
/* Register template referenced: sdr::ctrlgrp::cportwidth                  */
#define SDR_CTRLGRP_CPORTWIDTH_OFFSET 0x64
#define SDR_CTRLGRP_CPORTWIDTH_BYTE_OFFSET 0x64
#define SDR_CTRLGRP_CPORTWIDTH_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_CPORTWIDTH_RESET_MASK 0xfff00000
#define SDR_CTRLGRP_CPORTWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTWIDTH_READ_MASK 0xffffffff
#define SDR_CTRLGRP_CPORTWIDTH_WRITE_MASK 0x000fffff
/* Register instance: sdr::ctrlgrp.cportwmap                               */
/* Register template referenced: sdr::ctrlgrp::cportwmap                   */
#define SDR_CTRLGRP_CPORTWMAP_OFFSET 0x68
#define SDR_CTRLGRP_CPORTWMAP_BYTE_OFFSET 0x68
#define SDR_CTRLGRP_CPORTWMAP_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_CPORTWMAP_RESET_MASK 0xc0000000
#define SDR_CTRLGRP_CPORTWMAP_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTWMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTWMAP_READ_MASK 0xffffffff
#define SDR_CTRLGRP_CPORTWMAP_WRITE_MASK 0x3fffffff
/* Register instance: sdr::ctrlgrp.cportrmap                               */
/* Register template referenced: sdr::ctrlgrp::cportrmap                   */
#define SDR_CTRLGRP_CPORTRMAP_OFFSET 0x6c
#define SDR_CTRLGRP_CPORTRMAP_BYTE_OFFSET 0x6c
#define SDR_CTRLGRP_CPORTRMAP_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_CPORTRMAP_RESET_MASK 0xc0000000
#define SDR_CTRLGRP_CPORTRMAP_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTRMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTRMAP_READ_MASK 0xffffffff
#define SDR_CTRLGRP_CPORTRMAP_WRITE_MASK 0x3fffffff
/* Register instance: sdr::ctrlgrp.rfifocmap                               */
/* Register template referenced: sdr::ctrlgrp::rfifocmap                   */
#define SDR_CTRLGRP_RFIFOCMAP_OFFSET 0x70
#define SDR_CTRLGRP_RFIFOCMAP_BYTE_OFFSET 0x70
#define SDR_CTRLGRP_RFIFOCMAP_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_RFIFOCMAP_RESET_MASK 0xff000000
#define SDR_CTRLGRP_RFIFOCMAP_READ_ACCESS 1
#define SDR_CTRLGRP_RFIFOCMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_RFIFOCMAP_READ_MASK 0xffffffff
#define SDR_CTRLGRP_RFIFOCMAP_WRITE_MASK 0x00ffffff
/* Register instance: sdr::ctrlgrp.wfifocmap                               */
/* Register template referenced: sdr::ctrlgrp::wfifocmap                   */
#define SDR_CTRLGRP_WFIFOCMAP_OFFSET 0x74
#define SDR_CTRLGRP_WFIFOCMAP_BYTE_OFFSET 0x74
#define SDR_CTRLGRP_WFIFOCMAP_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_WFIFOCMAP_RESET_MASK 0xff000000
#define SDR_CTRLGRP_WFIFOCMAP_READ_ACCESS 1
#define SDR_CTRLGRP_WFIFOCMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_WFIFOCMAP_READ_MASK 0xffffffff
#define SDR_CTRLGRP_WFIFOCMAP_WRITE_MASK 0x00ffffff
/* Register instance: sdr::ctrlgrp.cportrdwr                               */
/* Register template referenced: sdr::ctrlgrp::cportrdwr                   */
#define SDR_CTRLGRP_CPORTRDWR_OFFSET 0x78
#define SDR_CTRLGRP_CPORTRDWR_BYTE_OFFSET 0x78
#define SDR_CTRLGRP_CPORTRDWR_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_CPORTRDWR_RESET_MASK 0xfff00000
#define SDR_CTRLGRP_CPORTRDWR_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTRDWR_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTRDWR_READ_MASK 0xffffffff
#define SDR_CTRLGRP_CPORTRDWR_WRITE_MASK 0x000fffff
/* Register instance: sdr::ctrlgrp.portcfg                                 */
/* Register template referenced: sdr::ctrlgrp::portcfg                     */
#define SDR_CTRLGRP_PORTCFG_OFFSET 0x7c
#define SDR_CTRLGRP_PORTCFG_BYTE_OFFSET 0x7c
#define SDR_CTRLGRP_PORTCFG_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_PORTCFG_RESET_MASK 0xfff00000
#define SDR_CTRLGRP_PORTCFG_READ_ACCESS 1
#define SDR_CTRLGRP_PORTCFG_WRITE_ACCESS 1
#define SDR_CTRLGRP_PORTCFG_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PORTCFG_WRITE_MASK 0x000fffff
/* Register instance: sdr::ctrlgrp.fpgaportrst                             */
/* Register template referenced: sdr::ctrlgrp::fpgaportrst                 */
#define SDR_CTRLGRP_FPGAPORTRST_OFFSET 0x80
#define SDR_CTRLGRP_FPGAPORTRST_BYTE_OFFSET 0x80
#define SDR_CTRLGRP_FPGAPORTRST_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_FPGAPORTRST_RESET_MASK 0xffffc000
#define SDR_CTRLGRP_FPGAPORTRST_READ_ACCESS 1
#define SDR_CTRLGRP_FPGAPORTRST_WRITE_ACCESS 1
#define SDR_CTRLGRP_FPGAPORTRST_READ_MASK 0xffffffff
#define SDR_CTRLGRP_FPGAPORTRST_WRITE_MASK 0x00003fff
/* Register instance: sdr::ctrlgrp.avmmportcfg                             */
/* Register template referenced: sdr::ctrlgrp::avmmportcfg                 */
#define SDR_CTRLGRP_AVMMPORTCFG_OFFSET 0x84
#define SDR_CTRLGRP_AVMMPORTCFG_BYTE_OFFSET 0x84
#define SDR_CTRLGRP_AVMMPORTCFG_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_AVMMPORTCFG_RESET_MASK 0xf0000000
#define SDR_CTRLGRP_AVMMPORTCFG_READ_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_WRITE_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_READ_MASK 0xffffffff
#define SDR_CTRLGRP_AVMMPORTCFG_WRITE_MASK 0x0fffffff
/* Register instance: sdr::ctrlgrp.fifocfg                                 */
/* Register template referenced: sdr::ctrlgrp::fifocfg                     */
#define SDR_CTRLGRP_FIFOCFG_OFFSET 0x88
#define SDR_CTRLGRP_FIFOCFG_BYTE_OFFSET 0x88
#define SDR_CTRLGRP_FIFOCFG_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_FIFOCFG_RESET_MASK 0xfffff800
#define SDR_CTRLGRP_FIFOCFG_READ_ACCESS 1
#define SDR_CTRLGRP_FIFOCFG_WRITE_ACCESS 1
#define SDR_CTRLGRP_FIFOCFG_READ_MASK 0xffffffff
#define SDR_CTRLGRP_FIFOCFG_WRITE_MASK 0x000007ff
/* Register instance: sdr::ctrlgrp.protportdefault                         */
/* Register template referenced: sdr::ctrlgrp::protportdefault             */
#define SDR_CTRLGRP_PROTPORTDEFAULT_OFFSET 0x8c
#define SDR_CTRLGRP_PROTPORTDEFAULT_BYTE_OFFSET 0x8c
#define SDR_CTRLGRP_PROTPORTDEFAULT_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_PROTPORTDEFAULT_RESET_MASK 0xfffffc00
#define SDR_CTRLGRP_PROTPORTDEFAULT_READ_ACCESS 1
#define SDR_CTRLGRP_PROTPORTDEFAULT_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTPORTDEFAULT_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PROTPORTDEFAULT_WRITE_MASK 0x000003ff
/* Register instance: sdr::ctrlgrp.protruleaddr                            */
/* Register template referenced: sdr::ctrlgrp::protruleaddr                */
#define SDR_CTRLGRP_PROTRULEADDR_OFFSET 0x90
#define SDR_CTRLGRP_PROTRULEADDR_BYTE_OFFSET 0x90
#define SDR_CTRLGRP_PROTRULEADDR_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_PROTRULEADDR_RESET_MASK 0xff000000
#define SDR_CTRLGRP_PROTRULEADDR_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEADDR_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEADDR_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PROTRULEADDR_WRITE_MASK 0x00ffffff
/* Register instance: sdr::ctrlgrp.protruleid                              */
/* Register template referenced: sdr::ctrlgrp::protruleid                  */
#define SDR_CTRLGRP_PROTRULEID_OFFSET 0x94
#define SDR_CTRLGRP_PROTRULEID_BYTE_OFFSET 0x94
#define SDR_CTRLGRP_PROTRULEID_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_PROTRULEID_RESET_MASK 0xff000000
#define SDR_CTRLGRP_PROTRULEID_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEID_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEID_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PROTRULEID_WRITE_MASK 0x00ffffff
/* Register instance: sdr::ctrlgrp.protruledata                            */
/* Register template referenced: sdr::ctrlgrp::protruledata                */
#define SDR_CTRLGRP_PROTRULEDATA_OFFSET 0x98
#define SDR_CTRLGRP_PROTRULEDATA_BYTE_OFFSET 0x98
#define SDR_CTRLGRP_PROTRULEDATA_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_PROTRULEDATA_RESET_MASK 0xffffc000
#define SDR_CTRLGRP_PROTRULEDATA_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PROTRULEDATA_WRITE_MASK 0x00003fff
/* Register instance: sdr::ctrlgrp.protrulerdwr                            */
/* Register template referenced: sdr::ctrlgrp::protrulerdwr                */
#define SDR_CTRLGRP_PROTRULERDWR_OFFSET 0x9c
#define SDR_CTRLGRP_PROTRULERDWR_BYTE_OFFSET 0x9c
#define SDR_CTRLGRP_PROTRULERDWR_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_PROTRULERDWR_RESET_MASK 0xffffff80
#define SDR_CTRLGRP_PROTRULERDWR_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PROTRULERDWR_WRITE_MASK 0x0000007f
/* Register instance: sdr::ctrlgrp.qoslowpri                               */
/* Register template referenced: sdr::ctrlgrp::qoslowpri                   */
#define SDR_CTRLGRP_QOSLOWPRI_OFFSET 0xa0
#define SDR_CTRLGRP_QOSLOWPRI_BYTE_OFFSET 0xa0
#define SDR_CTRLGRP_QOSLOWPRI_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_QOSLOWPRI_RESET_MASK 0xfff00000
#define SDR_CTRLGRP_QOSLOWPRI_READ_ACCESS 1
#define SDR_CTRLGRP_QOSLOWPRI_WRITE_ACCESS 1
#define SDR_CTRLGRP_QOSLOWPRI_READ_MASK 0xffffffff
#define SDR_CTRLGRP_QOSLOWPRI_WRITE_MASK 0x000fffff
/* Register instance: sdr::ctrlgrp.qoshighpri                              */
/* Register template referenced: sdr::ctrlgrp::qoshighpri                  */
#define SDR_CTRLGRP_QOSHIGHPRI_OFFSET 0xa4
#define SDR_CTRLGRP_QOSHIGHPRI_BYTE_OFFSET 0xa4
#define SDR_CTRLGRP_QOSHIGHPRI_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_QOSHIGHPRI_RESET_MASK 0xfff00000
#define SDR_CTRLGRP_QOSHIGHPRI_READ_ACCESS 1
#define SDR_CTRLGRP_QOSHIGHPRI_WRITE_ACCESS 1
#define SDR_CTRLGRP_QOSHIGHPRI_READ_MASK 0xffffffff
#define SDR_CTRLGRP_QOSHIGHPRI_WRITE_MASK 0x000fffff
/* Register instance: sdr::ctrlgrp.qospriorityen                           */
/* Register template referenced: sdr::ctrlgrp::qospriorityen               */
#define SDR_CTRLGRP_QOSPRIORITYEN_OFFSET 0xa8
#define SDR_CTRLGRP_QOSPRIORITYEN_BYTE_OFFSET 0xa8
#define SDR_CTRLGRP_QOSPRIORITYEN_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_QOSPRIORITYEN_RESET_MASK 0xfffffc00
#define SDR_CTRLGRP_QOSPRIORITYEN_READ_ACCESS 1
#define SDR_CTRLGRP_QOSPRIORITYEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_QOSPRIORITYEN_READ_MASK 0xffffffff
#define SDR_CTRLGRP_QOSPRIORITYEN_WRITE_MASK 0x000003ff
/* Register instance: sdr::ctrlgrp.mppriority                              */
/* Register template referenced: sdr::ctrlgrp::mppriority                  */
#define SDR_CTRLGRP_MPPRIORITY_OFFSET 0xac
#define SDR_CTRLGRP_MPPRIORITY_BYTE_OFFSET 0xac
#define SDR_CTRLGRP_MPPRIORITY_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_MPPRIORITY_RESET_MASK 0xc0000000
#define SDR_CTRLGRP_MPPRIORITY_READ_ACCESS 1
#define SDR_CTRLGRP_MPPRIORITY_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPRIORITY_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPPRIORITY_WRITE_MASK 0x3fffffff
/* Wide Register instance: sdr::ctrlgrp.mpweight                           */
/* Wide Register template referenced: sdr::ctrlgrp::mpweight               */
#define SDR_CTRLGRP_MPWEIGHT_OFFSET 0xb0
#define SDR_CTRLGRP_MPWEIGHT_BYTE_OFFSET 0xb0
/* Register instance: sdr::ctrlgrp::mpweight.mpweight_0                    */
/* Register template referenced: sdr::ctrlgrp::mpweight::mpweight_0        */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_OFFSET 0xb0
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_BYTE_OFFSET 0xb0
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mpweight.mpweight_1                    */
/* Register template referenced: sdr::ctrlgrp::mpweight::mpweight_1        */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_OFFSET 0xb4
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_BYTE_OFFSET 0xb4
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mpweight.mpweight_2                    */
/* Register template referenced: sdr::ctrlgrp::mpweight::mpweight_2        */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_OFFSET 0xb8
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_BYTE_OFFSET 0xb8
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mpweight.mpweight_3                    */
/* Register template referenced: sdr::ctrlgrp::mpweight::mpweight_3        */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_OFFSET 0xbc
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_BYTE_OFFSET 0xbc
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_RESET_MASK 0xfffc0000
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_WRITE_MASK 0x0003ffff
/* Wide Register instance: sdr::ctrlgrp.mppacing                           */
/* Wide Register template referenced: sdr::ctrlgrp::mppacing               */
#define SDR_CTRLGRP_MPPACING_OFFSET 0xc0
#define SDR_CTRLGRP_MPPACING_BYTE_OFFSET 0xc0
/* Register instance: sdr::ctrlgrp::mppacing.mppacing_0                    */
/* Register template referenced: sdr::ctrlgrp::mppacing::mppacing_0        */
#define SDR_CTRLGRP_MPPACING_MPPACING_0_OFFSET 0xc0
#define SDR_CTRLGRP_MPPACING_MPPACING_0_BYTE_OFFSET 0xc0
#define SDR_CTRLGRP_MPPACING_MPPACING_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mppacing.mppacing_1                    */
/* Register template referenced: sdr::ctrlgrp::mppacing::mppacing_1        */
#define SDR_CTRLGRP_MPPACING_MPPACING_1_OFFSET 0xc4
#define SDR_CTRLGRP_MPPACING_MPPACING_1_BYTE_OFFSET 0xc4
#define SDR_CTRLGRP_MPPACING_MPPACING_1_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mppacing.mppacing_2                    */
/* Register template referenced: sdr::ctrlgrp::mppacing::mppacing_2        */
#define SDR_CTRLGRP_MPPACING_MPPACING_2_OFFSET 0xc8
#define SDR_CTRLGRP_MPPACING_MPPACING_2_BYTE_OFFSET 0xc8
#define SDR_CTRLGRP_MPPACING_MPPACING_2_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_2_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mppacing.mppacing_3                    */
/* Register template referenced: sdr::ctrlgrp::mppacing::mppacing_3        */
#define SDR_CTRLGRP_MPPACING_MPPACING_3_OFFSET 0xcc
#define SDR_CTRLGRP_MPPACING_MPPACING_3_BYTE_OFFSET 0xcc
#define SDR_CTRLGRP_MPPACING_MPPACING_3_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_MPPACING_MPPACING_3_RESET_MASK 0xff000000
#define SDR_CTRLGRP_MPPACING_MPPACING_3_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_3_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_3_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_3_WRITE_MASK 0x00ffffff
/* Wide Register instance: sdr::ctrlgrp.mpthresholdrst                     */
/* Wide Register template referenced: sdr::ctrlgrp::mpthresholdrst         */
#define SDR_CTRLGRP_MPTHRESHOLDRST_OFFSET 0xd0
#define SDR_CTRLGRP_MPTHRESHOLDRST_BYTE_OFFSET 0xd0
/* Register instance: sdr::ctrlgrp::mpthresholdrst.mpthresholdrst_0        */
/* Register template referenced: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_0 */
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_OFFSET 0xd0
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_BYTE_OFFSET 0xd0
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mpthresholdrst.mpthresholdrst_1        */
/* Register template referenced: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_1 */
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_OFFSET 0xd4
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_BYTE_OFFSET 0xd4
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_READ_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::mpthresholdrst.mpthresholdrst_2        */
/* Register template referenced: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_2 */
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_OFFSET 0xd8
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_BYTE_OFFSET 0xd8
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_RESET_MASK 0xffff0000
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_READ_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_WRITE_MASK 0x0000ffff
/* Register instance: sdr::ctrlgrp.remappriority                           */
/* Register template referenced: sdr::ctrlgrp::remappriority               */
#define SDR_CTRLGRP_REMAPPRIORITY_OFFSET 0xe0
#define SDR_CTRLGRP_REMAPPRIORITY_BYTE_OFFSET 0xe0
#define SDR_CTRLGRP_REMAPPRIORITY_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_REMAPPRIORITY_RESET_MASK 0xffffff00
#define SDR_CTRLGRP_REMAPPRIORITY_READ_ACCESS 1
#define SDR_CTRLGRP_REMAPPRIORITY_WRITE_ACCESS 1
#define SDR_CTRLGRP_REMAPPRIORITY_READ_MASK 0xffffffff
#define SDR_CTRLGRP_REMAPPRIORITY_WRITE_MASK 0x000000ff
/* Wide Register instance: sdr::ctrlgrp.dbgsignals                         */
/* Wide Register template referenced: sdr::ctrlgrp::dbgsignals             */
#define SDR_CTRLGRP_DBGSIGNALS_OFFSET 0xf0
#define SDR_CTRLGRP_DBGSIGNALS_BYTE_OFFSET 0xf0
/* Register instance: sdr::ctrlgrp::dbgsignals.dbgsignals_0                */
/* Register template referenced: sdr::ctrlgrp::dbgsignals::dbgsignals_0    */
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_OFFSET 0xf0
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_BYTE_OFFSET 0xf0
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_READ_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::dbgsignals.dbgsignals_1                */
/* Register template referenced: sdr::ctrlgrp::dbgsignals::dbgsignals_1    */
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_OFFSET 0xf4
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_BYTE_OFFSET 0xf4
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_READ_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::dbgsignals.dbgsignals_2                */
/* Register template referenced: sdr::ctrlgrp::dbgsignals::dbgsignals_2    */
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_OFFSET 0xf8
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_BYTE_OFFSET 0xf8
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_RESET_MASK 0xffff0000
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_READ_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_WRITE_MASK 0x0000ffff
/* Wide Register instance: sdr::ctrlgrp.dbgctrl                            */
/* Wide Register template referenced: sdr::ctrlgrp::dbgctrl                */
#define SDR_CTRLGRP_DBGCTRL_OFFSET 0x100
#define SDR_CTRLGRP_DBGCTRL_BYTE_OFFSET 0x100
/* Register instance: sdr::ctrlgrp::dbgctrl.dbgctrl_0                      */
/* Register template referenced: sdr::ctrlgrp::dbgctrl::dbgctrl_0          */
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_OFFSET 0x100
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_BYTE_OFFSET 0x100
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_READ_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::dbgctrl.dbgctrl_1                      */
/* Register template referenced: sdr::ctrlgrp::dbgctrl::dbgctrl_1          */
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_OFFSET 0x104
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_BYTE_OFFSET 0x104
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_RESET_MASK 0xfffffc00
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_READ_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_WRITE_MASK 0x000003ff
/* Register instance: sdr::ctrlgrp.dbgmatch                                */
/* Register template referenced: sdr::ctrlgrp::dbgmatch                    */
#define SDR_CTRLGRP_DBGMATCH_OFFSET 0x108
#define SDR_CTRLGRP_DBGMATCH_BYTE_OFFSET 0x108
#define SDR_CTRLGRP_DBGMATCH_READ_ACCESS 1
#define SDR_CTRLGRP_DBGMATCH_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGMATCH_READ_MASK 0xffffffff
#define SDR_CTRLGRP_DBGMATCH_WRITE_MASK 0xffffffff
/* Wide Register instance: sdr::ctrlgrp.counter0mask                       */
/* Wide Register template referenced: sdr::ctrlgrp::counter0mask           */
#define SDR_CTRLGRP_COUNTER0MASK_OFFSET 0x110
#define SDR_CTRLGRP_COUNTER0MASK_BYTE_OFFSET 0x110
/* Register instance: sdr::ctrlgrp::counter0mask.counter0mask_0            */
/* Register template referenced: sdr::ctrlgrp::counter0mask::counter0mask_0 */
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_OFFSET 0x110
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_BYTE_OFFSET 0x110
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter0mask.counter0mask_1            */
/* Register template referenced: sdr::ctrlgrp::counter0mask::counter0mask_1 */
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_OFFSET 0x114
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_BYTE_OFFSET 0x114
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter0mask.counter0mask_2            */
/* Register template referenced: sdr::ctrlgrp::counter0mask::counter0mask_2 */
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_OFFSET 0x118
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_BYTE_OFFSET 0x118
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_RESET_MASK 0xffff0000
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_WRITE_MASK 0x0000ffff
/* Wide Register instance: sdr::ctrlgrp.counter1mask                       */
/* Wide Register template referenced: sdr::ctrlgrp::counter1mask           */
#define SDR_CTRLGRP_COUNTER1MASK_OFFSET 0x120
#define SDR_CTRLGRP_COUNTER1MASK_BYTE_OFFSET 0x120
/* Register instance: sdr::ctrlgrp::counter1mask.counter1mask_0            */
/* Register template referenced: sdr::ctrlgrp::counter1mask::counter1mask_0 */
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_OFFSET 0x120
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_BYTE_OFFSET 0x120
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter1mask.counter1mask_1            */
/* Register template referenced: sdr::ctrlgrp::counter1mask::counter1mask_1 */
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_OFFSET 0x124
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_BYTE_OFFSET 0x124
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter1mask.counter1mask_2            */
/* Register template referenced: sdr::ctrlgrp::counter1mask::counter1mask_2 */
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_OFFSET 0x128
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_BYTE_OFFSET 0x128
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_RESET_MASK 0xffff0000
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_WRITE_MASK 0x0000ffff
/* Wide Register instance: sdr::ctrlgrp.counter0match                      */
/* Wide Register template referenced: sdr::ctrlgrp::counter0match          */
#define SDR_CTRLGRP_COUNTER0MATCH_OFFSET 0x130
#define SDR_CTRLGRP_COUNTER0MATCH_BYTE_OFFSET 0x130
/* Register instance: sdr::ctrlgrp::counter0match.counter0match_0          */
/* Register template referenced: sdr::ctrlgrp::counter0match::counter0match_0 */
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_OFFSET 0x130
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_BYTE_OFFSET 0x130
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter0match.counter0match_1          */
/* Register template referenced: sdr::ctrlgrp::counter0match::counter0match_1 */
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_OFFSET 0x134
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_BYTE_OFFSET 0x134
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter0match.counter0match_2          */
/* Register template referenced: sdr::ctrlgrp::counter0match::counter0match_2 */
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_OFFSET 0x138
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_BYTE_OFFSET 0x138
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_RESET_MASK 0xffff0000
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_WRITE_MASK 0x0000ffff
/* Wide Register instance: sdr::ctrlgrp.counter1match                      */
/* Wide Register template referenced: sdr::ctrlgrp::counter1match          */
#define SDR_CTRLGRP_COUNTER1MATCH_OFFSET 0x140
#define SDR_CTRLGRP_COUNTER1MATCH_BYTE_OFFSET 0x140
/* Register instance: sdr::ctrlgrp::counter1match.counter1match_0          */
/* Register template referenced: sdr::ctrlgrp::counter1match::counter1match_0 */
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_OFFSET 0x140
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_BYTE_OFFSET 0x140
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter1match.counter1match_1          */
/* Register template referenced: sdr::ctrlgrp::counter1match::counter1match_1 */
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_OFFSET 0x144
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_BYTE_OFFSET 0x144
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::counter1match.counter1match_2          */
/* Register template referenced: sdr::ctrlgrp::counter1match::counter1match_2 */
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_OFFSET 0x148
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_BYTE_OFFSET 0x148
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_RESET_MASK 0xffff0000
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_WRITE_MASK 0x0000ffff
/* Wide Register instance: sdr::ctrlgrp.phyctrl                            */
/* Wide Register template referenced: sdr::ctrlgrp::phyctrl                */
#define SDR_CTRLGRP_PHYCTRL_OFFSET 0x150
#define SDR_CTRLGRP_PHYCTRL_BYTE_OFFSET 0x150
/* Register instance: sdr::ctrlgrp::phyctrl.phyctrl_0                      */
/* Register template referenced: sdr::ctrlgrp::phyctrl::phyctrl_0          */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_OFFSET 0x150
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_BYTE_OFFSET 0x150
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::phyctrl.phyctrl_1                      */
/* Register template referenced: sdr::ctrlgrp::phyctrl::phyctrl_1          */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_OFFSET 0x154
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_BYTE_OFFSET 0x154
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_WRITE_MASK 0xffffffff
/* Register instance: sdr::ctrlgrp::phyctrl.phyctrl_2                      */
/* Register template referenced: sdr::ctrlgrp::phyctrl::phyctrl_2          */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_OFFSET 0x158
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_BYTE_OFFSET 0x158
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_RESET_VALUE 0x00000000
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_RESET_MASK 0xfffff000
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_READ_MASK 0xffffffff
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_WRITE_MASK 0x00000fff

/* Register template: sdr::ctrlgrp::ctrlcfg                                */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 8 */
/* Field instance: sdr::ctrlgrp::ctrlcfg.outputreg                         */
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_MSB 26
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_LSB 26
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_MASK 0x04000000
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_GET(x) \
 (((x) & 0x04000000) >> 26)
#define SDR_CTRLGRP_CTRLCFG_OUTPUTREG_SET(x) \
 (((x) << 26) & 0x04000000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.bursttermen                       */
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_MSB 25
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_LSB 25
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_MASK 0x02000000
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_GET(x) \
 (((x) & 0x02000000) >> 25)
#define SDR_CTRLGRP_CTRLCFG_BURSTTERMEN_SET(x) \
 (((x) << 25) & 0x02000000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.burstintren                       */
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_MSB 24
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_LSB 24
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_MASK 0x01000000
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_GET(x) \
 (((x) & 0x01000000) >> 24)
#define SDR_CTRLGRP_CTRLCFG_BURSTINTREN_SET(x) \
 (((x) << 24) & 0x01000000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.nodmpins                          */
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_MSB 23
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_LSB 23
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_MASK 0x00800000
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_GET(x) \
 (((x) & 0x00800000) >> 23)
#define SDR_CTRLGRP_CTRLCFG_NODMPINS_SET(x) \
 (((x) << 23) & 0x00800000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.dqstrken                          */
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_MSB 22
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_LSB 22
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_MASK 0x00400000
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_GET(x) \
 (((x) & 0x00400000) >> 22)
#define SDR_CTRLGRP_CTRLCFG_DQSTRKEN_SET(x) \
 (((x) << 22) & 0x00400000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.starvelimit                       */
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_MSB 21
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_LSB 16
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_WIDTH 6
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_MASK 0x003f0000
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_GET(x) \
 (((x) & 0x003f0000) >> 16)
#define SDR_CTRLGRP_CTRLCFG_STARVELIMIT_SET(x) \
 (((x) << 16) & 0x003f0000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.reorderen                         */
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_MSB 15
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_LSB 15
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_MASK 0x00008000
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_GET(x) \
 (((x) & 0x00008000) >> 15)
#define SDR_CTRLGRP_CTRLCFG_REORDEREN_SET(x) \
 (((x) << 15) & 0x00008000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.gendbe                            */
#define SDR_CTRLGRP_CTRLCFG_GENDBE_MSB 14
#define SDR_CTRLGRP_CTRLCFG_GENDBE_LSB 14
#define SDR_CTRLGRP_CTRLCFG_GENDBE_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_GENDBE_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_GENDBE_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_GENDBE_MASK 0x00004000
#define SDR_CTRLGRP_CTRLCFG_GENDBE_GET(x) \
 (((x) & 0x00004000) >> 14)
#define SDR_CTRLGRP_CTRLCFG_GENDBE_SET(x) \
 (((x) << 14) & 0x00004000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.gensbe                            */
#define SDR_CTRLGRP_CTRLCFG_GENSBE_MSB 13
#define SDR_CTRLGRP_CTRLCFG_GENSBE_LSB 13
#define SDR_CTRLGRP_CTRLCFG_GENSBE_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_GENSBE_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_GENSBE_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_GENSBE_MASK 0x00002000
#define SDR_CTRLGRP_CTRLCFG_GENSBE_GET(x) \
 (((x) & 0x00002000) >> 13)
#define SDR_CTRLGRP_CTRLCFG_GENSBE_SET(x) \
 (((x) << 13) & 0x00002000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.cfg_enable_ecc_code_overwrites    */
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_MSB 12
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_LSB 12
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_MASK 0x00001000
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_GET(x) \
 (((x) & 0x00001000) >> 12)
#define SDR_CTRLGRP_CTRLCFG_CFG_ENABLE_ECC_CODE_OVERWRITES_SET(x) \
 (((x) << 12) & 0x00001000)
/* Field instance: sdr::ctrlgrp::ctrlcfg.ecccorren                         */
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_MSB 11
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_LSB 11
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_MASK 0x00000800
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_GET(x) \
 (((x) & 0x00000800) >> 11)
#define SDR_CTRLGRP_CTRLCFG_ECCCORREN_SET(x) \
 (((x) << 11) & 0x00000800)
/* Field instance: sdr::ctrlgrp::ctrlcfg.eccen                             */
#define SDR_CTRLGRP_CTRLCFG_ECCEN_MSB 10
#define SDR_CTRLGRP_CTRLCFG_ECCEN_LSB 10
#define SDR_CTRLGRP_CTRLCFG_ECCEN_WIDTH 1
#define SDR_CTRLGRP_CTRLCFG_ECCEN_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_ECCEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_ECCEN_MASK 0x00000400
#define SDR_CTRLGRP_CTRLCFG_ECCEN_GET(x) \
 (((x) & 0x00000400) >> 10)
#define SDR_CTRLGRP_CTRLCFG_ECCEN_SET(x) \
 (((x) << 10) & 0x00000400)
/* Field instance: sdr::ctrlgrp::ctrlcfg.addrorder                         */
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_MSB 9
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_LSB 8
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_WIDTH 2
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_MASK 0x00000300
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_GET(x) \
 (((x) & 0x00000300) >> 8)
#define SDR_CTRLGRP_CTRLCFG_ADDRORDER_SET(x) \
 (((x) << 8) & 0x00000300)
/* Field instance: sdr::ctrlgrp::ctrlcfg.membl                             */
#define SDR_CTRLGRP_CTRLCFG_MEMBL_MSB 7
#define SDR_CTRLGRP_CTRLCFG_MEMBL_LSB 3
#define SDR_CTRLGRP_CTRLCFG_MEMBL_WIDTH 5
#define SDR_CTRLGRP_CTRLCFG_MEMBL_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_MEMBL_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_MEMBL_MASK 0x000000f8
#define SDR_CTRLGRP_CTRLCFG_MEMBL_GET(x) \
 (((x) & 0x000000f8) >> 3)
#define SDR_CTRLGRP_CTRLCFG_MEMBL_SET(x) \
 (((x) << 3) & 0x000000f8)
/* Field instance: sdr::ctrlgrp::ctrlcfg.memtype                           */
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_MSB 2
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_LSB 0
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_WIDTH 3
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_MASK 0x00000007
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_GET(x) \
 (((x) & 0x00000007) >> 0)
#define SDR_CTRLGRP_CTRLCFG_MEMTYPE_SET(x) \
 (((x) << 0) & 0x00000007)

/* Register template: sdr::ctrlgrp::dramtiming1                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 87 */
/* Field instance: sdr::ctrlgrp::dramtiming1.trfc                          */
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_MSB 31
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_LSB 24
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_WIDTH 8
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_MASK 0xff000000
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_GET(x) \
 (((x) & 0xff000000) >> 24)
#define SDR_CTRLGRP_DRAMTIMING1_TRFC_SET(x) \
 (((x) << 24) & 0xff000000)
/* Field instance: sdr::ctrlgrp::dramtiming1.tfaw                          */
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_MSB 23
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_LSB 18
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_WIDTH 6
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_MASK 0x00fc0000
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_GET(x) \
 (((x) & 0x00fc0000) >> 18)
#define SDR_CTRLGRP_DRAMTIMING1_TFAW_SET(x) \
 (((x) << 18) & 0x00fc0000)
/* Field instance: sdr::ctrlgrp::dramtiming1.trrd                          */
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_MSB 17
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_LSB 14
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_MASK 0x0003c000
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_GET(x) \
 (((x) & 0x0003c000) >> 14)
#define SDR_CTRLGRP_DRAMTIMING1_TRRD_SET(x) \
 (((x) << 14) & 0x0003c000)
/* Field instance: sdr::ctrlgrp::dramtiming1.tcl                           */
#define SDR_CTRLGRP_DRAMTIMING1_TCL_MSB 13
#define SDR_CTRLGRP_DRAMTIMING1_TCL_LSB 9
#define SDR_CTRLGRP_DRAMTIMING1_TCL_WIDTH 5
#define SDR_CTRLGRP_DRAMTIMING1_TCL_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TCL_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TCL_MASK 0x00003e00
#define SDR_CTRLGRP_DRAMTIMING1_TCL_GET(x) \
 (((x) & 0x00003e00) >> 9)
#define SDR_CTRLGRP_DRAMTIMING1_TCL_SET(x) \
 (((x) << 9) & 0x00003e00)
/* Field instance: sdr::ctrlgrp::dramtiming1.tal                           */
#define SDR_CTRLGRP_DRAMTIMING1_TAL_MSB 8
#define SDR_CTRLGRP_DRAMTIMING1_TAL_LSB 4
#define SDR_CTRLGRP_DRAMTIMING1_TAL_WIDTH 5
#define SDR_CTRLGRP_DRAMTIMING1_TAL_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TAL_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TAL_MASK 0x000001f0
#define SDR_CTRLGRP_DRAMTIMING1_TAL_GET(x) \
 (((x) & 0x000001f0) >> 4)
#define SDR_CTRLGRP_DRAMTIMING1_TAL_SET(x) \
 (((x) << 4) & 0x000001f0)
/* Field instance: sdr::ctrlgrp::dramtiming1.tcwl                          */
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_MSB 3
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_LSB 0
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_MASK 0x0000000f
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_DRAMTIMING1_TCWL_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::dramtiming2                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 121 */
/* Field instance: sdr::ctrlgrp::dramtiming2.twtr                          */
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_MSB 28
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_LSB 25
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_MASK 0x1e000000
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_GET(x) \
 (((x) & 0x1e000000) >> 25)
#define SDR_CTRLGRP_DRAMTIMING2_TWTR_SET(x) \
 (((x) << 25) & 0x1e000000)
/* Field instance: sdr::ctrlgrp::dramtiming2.twr                           */
#define SDR_CTRLGRP_DRAMTIMING2_TWR_MSB 24
#define SDR_CTRLGRP_DRAMTIMING2_TWR_LSB 21
#define SDR_CTRLGRP_DRAMTIMING2_TWR_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING2_TWR_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TWR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TWR_MASK 0x01e00000
#define SDR_CTRLGRP_DRAMTIMING2_TWR_GET(x) \
 (((x) & 0x01e00000) >> 21)
#define SDR_CTRLGRP_DRAMTIMING2_TWR_SET(x) \
 (((x) << 21) & 0x01e00000)
/* Field instance: sdr::ctrlgrp::dramtiming2.trp                           */
#define SDR_CTRLGRP_DRAMTIMING2_TRP_MSB 20
#define SDR_CTRLGRP_DRAMTIMING2_TRP_LSB 17
#define SDR_CTRLGRP_DRAMTIMING2_TRP_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING2_TRP_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TRP_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TRP_MASK 0x001e0000
#define SDR_CTRLGRP_DRAMTIMING2_TRP_GET(x) \
 (((x) & 0x001e0000) >> 17)
#define SDR_CTRLGRP_DRAMTIMING2_TRP_SET(x) \
 (((x) << 17) & 0x001e0000)
/* Field instance: sdr::ctrlgrp::dramtiming2.trcd                          */
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_MSB 16
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_LSB 13
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_MASK 0x0001e000
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_GET(x) \
 (((x) & 0x0001e000) >> 13)
#define SDR_CTRLGRP_DRAMTIMING2_TRCD_SET(x) \
 (((x) << 13) & 0x0001e000)
/* Field instance: sdr::ctrlgrp::dramtiming2.trefi                         */
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_MSB 12
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_LSB 0
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_WIDTH 13
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_MASK 0x00001fff
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_GET(x) \
 (((x) & 0x00001fff) >> 0)
#define SDR_CTRLGRP_DRAMTIMING2_TREFI_SET(x) \
 (((x) << 0) & 0x00001fff)

/* Register template: sdr::ctrlgrp::dramtiming3                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 150 */
/* Field instance: sdr::ctrlgrp::dramtiming3.tccd                          */
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_MSB 22
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_LSB 19
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_MASK 0x00780000
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_GET(x) \
 (((x) & 0x00780000) >> 19)
#define SDR_CTRLGRP_DRAMTIMING3_TCCD_SET(x) \
 (((x) << 19) & 0x00780000)
/* Field instance: sdr::ctrlgrp::dramtiming3.tmrd                          */
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_MSB 18
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_LSB 15
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_MASK 0x00078000
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_GET(x) \
 (((x) & 0x00078000) >> 15)
#define SDR_CTRLGRP_DRAMTIMING3_TMRD_SET(x) \
 (((x) << 15) & 0x00078000)
/* Field instance: sdr::ctrlgrp::dramtiming3.trc                           */
#define SDR_CTRLGRP_DRAMTIMING3_TRC_MSB 14
#define SDR_CTRLGRP_DRAMTIMING3_TRC_LSB 9
#define SDR_CTRLGRP_DRAMTIMING3_TRC_WIDTH 6
#define SDR_CTRLGRP_DRAMTIMING3_TRC_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TRC_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TRC_MASK 0x00007e00
#define SDR_CTRLGRP_DRAMTIMING3_TRC_GET(x) \
 (((x) & 0x00007e00) >> 9)
#define SDR_CTRLGRP_DRAMTIMING3_TRC_SET(x) \
 (((x) << 9) & 0x00007e00)
/* Field instance: sdr::ctrlgrp::dramtiming3.tras                          */
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_MSB 8
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_LSB 4
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_WIDTH 5
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_MASK 0x000001f0
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_GET(x) \
 (((x) & 0x000001f0) >> 4)
#define SDR_CTRLGRP_DRAMTIMING3_TRAS_SET(x) \
 (((x) << 4) & 0x000001f0)
/* Field instance: sdr::ctrlgrp::dramtiming3.trtp                          */
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_MSB 3
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_LSB 0
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_MASK 0x0000000f
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_DRAMTIMING3_TRTP_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::dramtiming4                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 179 */
/* Field instance: sdr::ctrlgrp::dramtiming4.minpwrsavecycles              */
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_MSB 23
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_LSB 20
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_WIDTH 4
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_MASK 0x00f00000
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_GET(x) \
 (((x) & 0x00f00000) >> 20)
#define SDR_CTRLGRP_DRAMTIMING4_MINPWRSAVECYCLES_SET(x) \
 (((x) << 20) & 0x00f00000)
/* Field instance: sdr::ctrlgrp::dramtiming4.pwrdownexit                   */
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_MSB 19
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_LSB 10
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_WIDTH 10
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_MASK 0x000ffc00
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_GET(x) \
 (((x) & 0x000ffc00) >> 10)
#define SDR_CTRLGRP_DRAMTIMING4_PWRDOWNEXIT_SET(x) \
 (((x) << 10) & 0x000ffc00)
/* Field instance: sdr::ctrlgrp::dramtiming4.selfrfshexit                  */
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_MSB 9
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_LSB 0
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_WIDTH 10
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_MASK 0x000003ff
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_GET(x) \
 (((x) & 0x000003ff) >> 0)
#define SDR_CTRLGRP_DRAMTIMING4_SELFRFSHEXIT_SET(x) \
 (((x) << 0) & 0x000003ff)

/* Register template: sdr::ctrlgrp::lowpwrtiming                           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 198 */
/* Field instance: sdr::ctrlgrp::lowpwrtiming.clkdisablecycles             */
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_MSB 19
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_LSB 16
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_WIDTH 4
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_MASK 0x000f0000
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_GET(x) \
 (((x) & 0x000f0000) >> 16)
#define SDR_CTRLGRP_LOWPWRTIMING_CLKDISABLECYCLES_SET(x) \
 (((x) << 16) & 0x000f0000)
/* Field instance: sdr::ctrlgrp::lowpwrtiming.autopdcycles                 */
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_MSB 15
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_LSB 0
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_WIDTH 16
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_MASK 0x0000ffff
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_LOWPWRTIMING_AUTOPDCYCLES_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Register template: sdr::ctrlgrp::dramodt                                */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 212 */
/* Field instance: sdr::ctrlgrp::dramodt.cfg_read_odt_chip                 */
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_MSB 7
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_LSB 4
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_WIDTH 4
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_MASK 0x000000f0
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_GET(x) \
 (((x) & 0x000000f0) >> 4)
#define SDR_CTRLGRP_DRAMODT_CFG_READ_ODT_CHIP_SET(x) \
 (((x) << 4) & 0x000000f0)
/* Field instance: sdr::ctrlgrp::dramodt.cfg_write_odt_chip                */
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_MSB 3
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_LSB 0
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_WIDTH 4
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_MASK 0x0000000f
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_DRAMODT_CFG_WRITE_ODT_CHIP_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::extratime1                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 226 */
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_rd_to_wr_diff_chip */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_MSB 31
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_LSB 28
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_MASK 0xf0000000
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_GET(x) \
 (((x) & 0xf0000000) >> 28)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP_SET(x) \
 (((x) << 28) & 0xf0000000)
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_rd_to_wr_bc  */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_MSB 27
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_LSB 24
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_MASK 0x0f000000
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_GET(x) \
 (((x) & 0x0f000000) >> 24)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC_SET(x) \
 (((x) << 24) & 0x0f000000)
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_rd_to_wr     */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_MSB 23
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_LSB 20
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_MASK 0x00f00000
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_GET(x) \
 (((x) & 0x00f00000) >> 20)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_SET(x) \
 (((x) << 20) & 0x00f00000)
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_rd_to_rd_diff_chip */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_MSB 19
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_LSB 16
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_MASK 0x000f0000
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_GET(x) \
 (((x) & 0x000f0000) >> 16)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP_SET(x) \
 (((x) << 16) & 0x000f0000)
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_rd_to_rd     */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_MSB 15
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_LSB 12
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_MASK 0x0000f000
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_GET(x) \
 (((x) & 0x0000f000) >> 12)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_RD_SET(x) \
 (((x) << 12) & 0x0000f000)
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_act_to_act   */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_MSB 11
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_LSB 8
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_MASK 0x00000f00
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_GET(x) \
 (((x) & 0x00000f00) >> 8)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_SET(x) \
 (((x) << 8) & 0x00000f00)
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_act_to_pch   */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_MSB 7
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_LSB 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_MASK 0x000000f0
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_GET(x) \
 (((x) & 0x000000f0) >> 4)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_PCH_SET(x) \
 (((x) << 4) & 0x000000f0)
/* Field instance: sdr::ctrlgrp::extratime1.cfg_extra_ctl_clk_act_to_rdwr  */
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_MSB 3
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_LSB 0
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_MASK 0x0000000f
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_EXTRATIME1_CFG_EXTRA_CTL_CLK_ACT_TO_RDWR_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::extratime2                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 270 */
/* Field instance: sdr::ctrlgrp::extratime2.cfg_extra_ctl_clk_wr_to_rd_diff_chip */
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_MSB 27
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_LSB 24
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_MASK 0x0f000000
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_GET(x) \
 (((x) & 0x0f000000) >> 24)
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP_SET(x) \
 (((x) << 24) & 0x0f000000)
/* Field instance: sdr::ctrlgrp::extratime2.cfg_extra_ctl_clk_wr_to_rd_bc  */
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_MSB 23
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_LSB 20
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_MASK 0x00f00000
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_GET(x) \
 (((x) & 0x00f00000) >> 20)
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_BC_SET(x) \
 (((x) << 20) & 0x00f00000)
/* Field instance: sdr::ctrlgrp::extratime2.cfg_extra_ctl_clk_wr_to_rd     */
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_MSB 19
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_LSB 16
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_MASK 0x000f0000
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_GET(x) \
 (((x) & 0x000f0000) >> 16)
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_RD_SET(x) \
 (((x) << 16) & 0x000f0000)
/* Field instance: sdr::ctrlgrp::extratime2.cfg_extra_ctl_clk_wr_to_wr_diff_chip */
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_MSB 15
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_LSB 12
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_MASK 0x0000f000
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_GET(x) \
 (((x) & 0x0000f000) >> 12)
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP_SET(x) \
 (((x) << 12) & 0x0000f000)
/* Field instance: sdr::ctrlgrp::extratime2.cfg_extra_ctl_clk_wr_to_wr     */
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_MSB 11
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_LSB 8
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_MASK 0x00000f00
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_GET(x) \
 (((x) & 0x00000f00) >> 8)
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_WR_TO_WR_SET(x) \
 (((x) << 8) & 0x00000f00)
/* Field instance: sdr::ctrlgrp::extratime2.cfg_extra_ctl_clk_rd_ap_to_valid */
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_MSB 7
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_LSB 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_MASK 0x000000f0
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_GET(x) \
 (((x) & 0x000000f0) >> 4)
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID_SET(x) \
 (((x) << 4) & 0x000000f0)
/* Field instance: sdr::ctrlgrp::extratime2.cfg_extra_ctl_clk_rd_to_pch    */
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_MSB 3
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_LSB 0
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_MASK 0x0000000f
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_EXTRATIME2_CFG_EXTRA_CTL_CLK_RD_TO_PCH_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::extratime3                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 309 */
/* Field instance: sdr::ctrlgrp::extratime3.cfg_extra_ctl_clk_arf_to_valid */
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_MSB 27
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_LSB 24
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_MASK 0x0f000000
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_GET(x) \
 (((x) & 0x0f000000) >> 24)
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ARF_TO_VALID_SET(x) \
 (((x) << 24) & 0x0f000000)
/* Field instance: sdr::ctrlgrp::extratime3.cfg_extra_ctl_clk_four_act_to_act */
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_MSB 23
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_LSB 20
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_MASK 0x00f00000
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_GET(x) \
 (((x) & 0x00f00000) >> 20)
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT_SET(x) \
 (((x) << 20) & 0x00f00000)
/* Field instance: sdr::ctrlgrp::extratime3.cfg_extra_ctl_clk_act_to_act_diff_bank */
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_MSB 19
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_LSB 16
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_MASK 0x000f0000
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_GET(x) \
 (((x) & 0x000f0000) >> 16)
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK_SET(x) \
 (((x) << 16) & 0x000f0000)
/* Field instance: sdr::ctrlgrp::extratime3.cfg_extra_ctl_clk_pch_all_to_valid */
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_MSB 15
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_LSB 12
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_MASK 0x0000f000
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_GET(x) \
 (((x) & 0x0000f000) >> 12)
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID_SET(x) \
 (((x) << 12) & 0x0000f000)
/* Field instance: sdr::ctrlgrp::extratime3.cfg_extra_ctl_clk_pch_to_valid */
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_MSB 11
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_LSB 8
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_MASK 0x00000f00
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_GET(x) \
 (((x) & 0x00000f00) >> 8)
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_PCH_TO_VALID_SET(x) \
 (((x) << 8) & 0x00000f00)
/* Field instance: sdr::ctrlgrp::extratime3.cfg_extra_ctl_clk_wr_ap_to_valid */
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_MSB 7
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_LSB 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_MASK 0x000000f0
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_GET(x) \
 (((x) & 0x000000f0) >> 4)
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID_SET(x) \
 (((x) << 4) & 0x000000f0)
/* Field instance: sdr::ctrlgrp::extratime3.cfg_extra_ctl_clk_wr_to_pch    */
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_MSB 3
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_LSB 0
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_MASK 0x0000000f
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_EXTRATIME3_CFG_EXTRA_CTL_CLK_WR_TO_PCH_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::extratime4                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 348 */
/* Field instance: sdr::ctrlgrp::extratime4.cfg_extra_ctl_clk_pdn_period   */
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_MSB 19
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_LSB 16
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_MASK 0x000f0000
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_GET(x) \
 (((x) & 0x000f0000) >> 16)
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_PERIOD_SET(x) \
 (((x) << 16) & 0x000f0000)
/* Field instance: sdr::ctrlgrp::extratime4.cfg_extra_ctl_clk_arf_period   */
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_MSB 15
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_LSB 12
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_MASK 0x0000f000
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_GET(x) \
 (((x) & 0x0000f000) >> 12)
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_ARF_PERIOD_SET(x) \
 (((x) << 12) & 0x0000f000)
/* Field instance: sdr::ctrlgrp::extratime4.cfg_extra_ctl_clk_srf_to_zq_cal */
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_MSB 11
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_LSB 8
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_MASK 0x00000f00
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_GET(x) \
 (((x) & 0x00000f00) >> 8)
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL_SET(x) \
 (((x) << 8) & 0x00000f00)
/* Field instance: sdr::ctrlgrp::extratime4.cfg_extra_ctl_clk_srf_to_valid */
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_MSB 7
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_LSB 4
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_MASK 0x000000f0
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_GET(x) \
 (((x) & 0x000000f0) >> 4)
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_SRF_TO_VALID_SET(x) \
 (((x) << 4) & 0x000000f0)
/* Field instance: sdr::ctrlgrp::extratime4.cfg_extra_ctl_clk_pdn_to_valid */
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_MSB 3
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_LSB 0
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_WIDTH 4
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_READ_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_WRITE_ACCESS 1
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_MASK 0x0000000f
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_EXTRATIME4_CFG_EXTRA_CTL_CLK_PDN_TO_VALID_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::dramaddrw                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 377 */
/* Field instance: sdr::ctrlgrp::dramaddrw.csbits                          */
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_MSB 15
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_LSB 13
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_WIDTH 3
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_MASK 0x0000e000
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_GET(x) \
 (((x) & 0x0000e000) >> 13)
#define SDR_CTRLGRP_DRAMADDRW_CSBITS_SET(x) \
 (((x) << 13) & 0x0000e000)
/* Field instance: sdr::ctrlgrp::dramaddrw.bankbits                        */
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_MSB 12
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_LSB 10
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_WIDTH 3
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_MASK 0x00001c00
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_GET(x) \
 (((x) & 0x00001c00) >> 10)
#define SDR_CTRLGRP_DRAMADDRW_BANKBITS_SET(x) \
 (((x) << 10) & 0x00001c00)
/* Field instance: sdr::ctrlgrp::dramaddrw.rowbits                         */
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_MSB 9
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_LSB 5
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_WIDTH 5
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_MASK 0x000003e0
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_GET(x) \
 (((x) & 0x000003e0) >> 5)
#define SDR_CTRLGRP_DRAMADDRW_ROWBITS_SET(x) \
 (((x) << 5) & 0x000003e0)
/* Field instance: sdr::ctrlgrp::dramaddrw.colbits                         */
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_MSB 4
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_LSB 0
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_WIDTH 5
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_MASK 0x0000001f
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_GET(x) \
 (((x) & 0x0000001f) >> 0)
#define SDR_CTRLGRP_DRAMADDRW_COLBITS_SET(x) \
 (((x) << 0) & 0x0000001f)

/* Register template: sdr::ctrlgrp::dramifwidth                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 401 */
/* Field instance: sdr::ctrlgrp::dramifwidth.ifwidth                       */
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_MSB 7
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_LSB 0
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_WIDTH 8
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_MASK 0x000000ff
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_GET(x) \
 (((x) & 0x000000ff) >> 0)
#define SDR_CTRLGRP_DRAMIFWIDTH_IFWIDTH_SET(x) \
 (((x) << 0) & 0x000000ff)

/* Register template: sdr::ctrlgrp::dramdevwidth                           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 410 */
/* Field instance: sdr::ctrlgrp::dramdevwidth.devwidth                     */
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_MSB 3
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_LSB 0
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_WIDTH 4
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_MASK 0x0000000f
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_GET(x) \
 (((x) & 0x0000000f) >> 0)
#define SDR_CTRLGRP_DRAMDEVWIDTH_DEVWIDTH_SET(x) \
 (((x) << 0) & 0x0000000f)

/* Register template: sdr::ctrlgrp::dramsts                                */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 419 */
/* Field instance: sdr::ctrlgrp::dramsts.corrdrop                          */
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_MSB 4
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_LSB 4
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_WIDTH 1
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_MASK 0x00000010
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_GET(x) \
 (((x) & 0x00000010) >> 4)
#define SDR_CTRLGRP_DRAMSTS_CORRDROP_SET(x) \
 (((x) << 4) & 0x00000010)
/* Field instance: sdr::ctrlgrp::dramsts.dbeerr                            */
#define SDR_CTRLGRP_DRAMSTS_DBEERR_MSB 3
#define SDR_CTRLGRP_DRAMSTS_DBEERR_LSB 3
#define SDR_CTRLGRP_DRAMSTS_DBEERR_WIDTH 1
#define SDR_CTRLGRP_DRAMSTS_DBEERR_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_DBEERR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_DBEERR_MASK 0x00000008
#define SDR_CTRLGRP_DRAMSTS_DBEERR_GET(x) \
 (((x) & 0x00000008) >> 3)
#define SDR_CTRLGRP_DRAMSTS_DBEERR_SET(x) \
 (((x) << 3) & 0x00000008)
/* Field instance: sdr::ctrlgrp::dramsts.sbeerr                            */
#define SDR_CTRLGRP_DRAMSTS_SBEERR_MSB 2
#define SDR_CTRLGRP_DRAMSTS_SBEERR_LSB 2
#define SDR_CTRLGRP_DRAMSTS_SBEERR_WIDTH 1
#define SDR_CTRLGRP_DRAMSTS_SBEERR_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_SBEERR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_SBEERR_MASK 0x00000004
#define SDR_CTRLGRP_DRAMSTS_SBEERR_GET(x) \
 (((x) & 0x00000004) >> 2)
#define SDR_CTRLGRP_DRAMSTS_SBEERR_SET(x) \
 (((x) << 2) & 0x00000004)
/* Field instance: sdr::ctrlgrp::dramsts.calfail                           */
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_MSB 1
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_LSB 1
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_WIDTH 1
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_MASK 0x00000002
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_GET(x) \
 (((x) & 0x00000002) >> 1)
#define SDR_CTRLGRP_DRAMSTS_CALFAIL_SET(x) \
 (((x) << 1) & 0x00000002)
/* Field instance: sdr::ctrlgrp::dramsts.calsuccess                        */
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_MSB 0
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_LSB 0
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_WIDTH 1
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_MASK 0x00000001
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_GET(x) \
 (((x) & 0x00000001) >> 0)
#define SDR_CTRLGRP_DRAMSTS_CALSUCCESS_SET(x) \
 (((x) << 0) & 0x00000001)

/* Register template: sdr::ctrlgrp::dramintr                               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 448 */
/* Field instance: sdr::ctrlgrp::dramintr.intrclr                          */
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_MSB 4
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_LSB 4
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_WIDTH 1
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_MASK 0x00000010
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_GET(x) \
 (((x) & 0x00000010) >> 4)
#define SDR_CTRLGRP_DRAMINTR_INTRCLR_SET(x) \
 (((x) << 4) & 0x00000010)
/* Field instance: sdr::ctrlgrp::dramintr.corrdropmask                     */
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_MSB 3
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_LSB 3
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_WIDTH 1
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_MASK 0x00000008
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_GET(x) \
 (((x) & 0x00000008) >> 3)
#define SDR_CTRLGRP_DRAMINTR_CORRDROPMASK_SET(x) \
 (((x) << 3) & 0x00000008)
/* Field instance: sdr::ctrlgrp::dramintr.dbemask                          */
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_MSB 2
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_LSB 2
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_WIDTH 1
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_MASK 0x00000004
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_GET(x) \
 (((x) & 0x00000004) >> 2)
#define SDR_CTRLGRP_DRAMINTR_DBEMASK_SET(x) \
 (((x) << 2) & 0x00000004)
/* Field instance: sdr::ctrlgrp::dramintr.sbemask                          */
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_MSB 1
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_LSB 1
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_WIDTH 1
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_MASK 0x00000002
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_GET(x) \
 (((x) & 0x00000002) >> 1)
#define SDR_CTRLGRP_DRAMINTR_SBEMASK_SET(x) \
 (((x) << 1) & 0x00000002)
/* Field instance: sdr::ctrlgrp::dramintr.intren                           */
#define SDR_CTRLGRP_DRAMINTR_INTREN_MSB 0
#define SDR_CTRLGRP_DRAMINTR_INTREN_LSB 0
#define SDR_CTRLGRP_DRAMINTR_INTREN_WIDTH 1
#define SDR_CTRLGRP_DRAMINTR_INTREN_READ_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_INTREN_WRITE_ACCESS 1
#define SDR_CTRLGRP_DRAMINTR_INTREN_MASK 0x00000001
#define SDR_CTRLGRP_DRAMINTR_INTREN_GET(x) \
 (((x) & 0x00000001) >> 0)
#define SDR_CTRLGRP_DRAMINTR_INTREN_SET(x) \
 (((x) << 0) & 0x00000001)

/* Register template: sdr::ctrlgrp::sbecount                               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 477 */
/* Field instance: sdr::ctrlgrp::sbecount.count                            */
#define SDR_CTRLGRP_SBECOUNT_COUNT_MSB 7
#define SDR_CTRLGRP_SBECOUNT_COUNT_LSB 0
#define SDR_CTRLGRP_SBECOUNT_COUNT_WIDTH 8
#define SDR_CTRLGRP_SBECOUNT_COUNT_READ_ACCESS 1
#define SDR_CTRLGRP_SBECOUNT_COUNT_WRITE_ACCESS 1
#define SDR_CTRLGRP_SBECOUNT_COUNT_MASK 0x000000ff
#define SDR_CTRLGRP_SBECOUNT_COUNT_GET(x) \
 (((x) & 0x000000ff) >> 0)
#define SDR_CTRLGRP_SBECOUNT_COUNT_SET(x) \
 (((x) << 0) & 0x000000ff)

/* Register template: sdr::ctrlgrp::dbecount                               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 486 */
/* Field instance: sdr::ctrlgrp::dbecount.count                            */
#define SDR_CTRLGRP_DBECOUNT_COUNT_MSB 7
#define SDR_CTRLGRP_DBECOUNT_COUNT_LSB 0
#define SDR_CTRLGRP_DBECOUNT_COUNT_WIDTH 8
#define SDR_CTRLGRP_DBECOUNT_COUNT_READ_ACCESS 1
#define SDR_CTRLGRP_DBECOUNT_COUNT_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBECOUNT_COUNT_MASK 0x000000ff
#define SDR_CTRLGRP_DBECOUNT_COUNT_GET(x) \
 (((x) & 0x000000ff) >> 0)
#define SDR_CTRLGRP_DBECOUNT_COUNT_SET(x) \
 (((x) << 0) & 0x000000ff)

/* Register template: sdr::ctrlgrp::erraddr                                */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 495 */
/* Field instance: sdr::ctrlgrp::erraddr.addr                              */
#define SDR_CTRLGRP_ERRADDR_ADDR_MSB 31
#define SDR_CTRLGRP_ERRADDR_ADDR_LSB 0
#define SDR_CTRLGRP_ERRADDR_ADDR_WIDTH 32
#define SDR_CTRLGRP_ERRADDR_ADDR_READ_ACCESS 1
#define SDR_CTRLGRP_ERRADDR_ADDR_WRITE_ACCESS 1
#define SDR_CTRLGRP_ERRADDR_ADDR_MASK 0xffffffff
#define SDR_CTRLGRP_ERRADDR_ADDR_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_ERRADDR_ADDR_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::dropcount                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 504 */
/* Field instance: sdr::ctrlgrp::dropcount.corrdropcount                   */
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_MSB 7
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_LSB 0
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_WIDTH 8
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_READ_ACCESS 1
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_WRITE_ACCESS 1
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_MASK 0x000000ff
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_GET(x) \
 (((x) & 0x000000ff) >> 0)
#define SDR_CTRLGRP_DROPCOUNT_CORRDROPCOUNT_SET(x) \
 (((x) << 0) & 0x000000ff)

/* Register template: sdr::ctrlgrp::dropaddr                               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 513 */
/* Field instance: sdr::ctrlgrp::dropaddr.corrdropaddr                     */
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_MSB 31
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_LSB 0
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_WIDTH 32
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_READ_ACCESS 1
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_WRITE_ACCESS 1
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_MASK 0xffffffff
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_DROPADDR_CORRDROPADDR_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::lowpwreq                               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 522 */
/* Field instance: sdr::ctrlgrp::lowpwreq.selfrfshmask                     */
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_MSB 5
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_LSB 4
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_WIDTH 2
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_MASK 0x00000030
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_GET(x) \
 (((x) & 0x00000030) >> 4)
#define SDR_CTRLGRP_LOWPWREQ_SELFRFSHMASK_SET(x) \
 (((x) << 4) & 0x00000030)
/* Field instance: sdr::ctrlgrp::lowpwreq.selfrshreq                       */
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_MSB 3
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_LSB 3
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_WIDTH 1
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_MASK 0x00000008
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_GET(x) \
 (((x) & 0x00000008) >> 3)
#define SDR_CTRLGRP_LOWPWREQ_SELFRSHREQ_SET(x) \
 (((x) << 3) & 0x00000008)
/* Field instance: sdr::ctrlgrp::lowpwreq.deeppwrdnmask                    */
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_MSB 2
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_LSB 1
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_WIDTH 2
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_MASK 0x00000006
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_GET(x) \
 (((x) & 0x00000006) >> 1)
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNMASK_SET(x) \
 (((x) << 1) & 0x00000006)
/* Field instance: sdr::ctrlgrp::lowpwreq.deeppwrdnreq                     */
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_MSB 0
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_LSB 0
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_WIDTH 1
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_MASK 0x00000001
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_GET(x) \
 (((x) & 0x00000001) >> 0)
#define SDR_CTRLGRP_LOWPWREQ_DEEPPWRDNREQ_SET(x) \
 (((x) << 0) & 0x00000001)

/* Register template: sdr::ctrlgrp::lowpwrack                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 546 */
/* Field instance: sdr::ctrlgrp::lowpwrack.selfrfshack                     */
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_MSB 1
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_LSB 1
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_WIDTH 1
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_MASK 0x00000002
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_GET(x) \
 (((x) & 0x00000002) >> 1)
#define SDR_CTRLGRP_LOWPWRACK_SELFRFSHACK_SET(x) \
 (((x) << 1) & 0x00000002)
/* Field instance: sdr::ctrlgrp::lowpwrack.deeppwrdnack                    */
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_MSB 0
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_LSB 0
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_WIDTH 1
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_READ_ACCESS 1
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_WRITE_ACCESS 1
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_MASK 0x00000001
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_GET(x) \
 (((x) & 0x00000001) >> 0)
#define SDR_CTRLGRP_LOWPWRACK_DEEPPWRDNACK_SET(x) \
 (((x) << 0) & 0x00000001)

/* Register template: sdr::ctrlgrp::staticcfg                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 560 */
/* Field instance: sdr::ctrlgrp::staticcfg.applycfg                        */
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_MSB 3
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_LSB 3
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_WIDTH 1
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_READ_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_WRITE_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_MASK 0x00000008
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_GET(x) \
 (((x) & 0x00000008) >> 3)
#define SDR_CTRLGRP_STATICCFG_APPLYCFG_SET(x) \
 (((x) << 3) & 0x00000008)
/* Field instance: sdr::ctrlgrp::staticcfg.useeccasdata                    */
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_MSB 2
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_LSB 2
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_WIDTH 1
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_READ_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_WRITE_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_MASK 0x00000004
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_GET(x) \
 (((x) & 0x00000004) >> 2)
#define SDR_CTRLGRP_STATICCFG_USEECCASDATA_SET(x) \
 (((x) << 2) & 0x00000004)
/* Field instance: sdr::ctrlgrp::staticcfg.membl                           */
#define SDR_CTRLGRP_STATICCFG_MEMBL_MSB 1
#define SDR_CTRLGRP_STATICCFG_MEMBL_LSB 0
#define SDR_CTRLGRP_STATICCFG_MEMBL_WIDTH 2
#define SDR_CTRLGRP_STATICCFG_MEMBL_READ_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_MEMBL_WRITE_ACCESS 1
#define SDR_CTRLGRP_STATICCFG_MEMBL_MASK 0x00000003
#define SDR_CTRLGRP_STATICCFG_MEMBL_GET(x) \
 (((x) & 0x00000003) >> 0)
#define SDR_CTRLGRP_STATICCFG_MEMBL_SET(x) \
 (((x) << 0) & 0x00000003)

/* Register template: sdr::ctrlgrp::ctrlwidth                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 579 */
/* Field instance: sdr::ctrlgrp::ctrlwidth.ctrlwidth                       */
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_MSB 1
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_LSB 0
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_WIDTH 2
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_MASK 0x00000003
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_GET(x) \
 (((x) & 0x00000003) >> 0)
#define SDR_CTRLGRP_CTRLWIDTH_CTRLWIDTH_SET(x) \
 (((x) << 0) & 0x00000003)

/* Register template: sdr::ctrlgrp::cportwidth                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 588 */
/* Field instance: sdr::ctrlgrp::cportwidth.cmdportwidth                   */
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_MSB 19
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_LSB 0
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_WIDTH 20
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_MASK 0x000fffff
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_GET(x) \
 (((x) & 0x000fffff) >> 0)
#define SDR_CTRLGRP_CPORTWIDTH_CMDPORTWIDTH_SET(x) \
 (((x) << 0) & 0x000fffff)

/* Register template: sdr::ctrlgrp::cportwmap                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 597 */
/* Field instance: sdr::ctrlgrp::cportwmap.cportwfifomap                   */
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_MSB 29
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_LSB 0
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_WIDTH 30
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_MASK 0x3fffffff
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_GET(x) \
 (((x) & 0x3fffffff) >> 0)
#define SDR_CTRLGRP_CPORTWMAP_CPORTWFIFOMAP_SET(x) \
 (((x) << 0) & 0x3fffffff)

/* Register template: sdr::ctrlgrp::cportrmap                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 606 */
/* Field instance: sdr::ctrlgrp::cportrmap.cportrfifomap                   */
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_MSB 29
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_LSB 0
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_WIDTH 30
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_MASK 0x3fffffff
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_GET(x) \
 (((x) & 0x3fffffff) >> 0)
#define SDR_CTRLGRP_CPORTRMAP_CPORTRFIFOMAP_SET(x) \
 (((x) << 0) & 0x3fffffff)

/* Register template: sdr::ctrlgrp::rfifocmap                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 615 */
/* Field instance: sdr::ctrlgrp::rfifocmap.rfifocportmap                   */
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_MSB 23
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_LSB 0
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_WIDTH 24
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_READ_ACCESS 1
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_MASK 0x00ffffff
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_GET(x) \
 (((x) & 0x00ffffff) >> 0)
#define SDR_CTRLGRP_RFIFOCMAP_RFIFOCPORTMAP_SET(x) \
 (((x) << 0) & 0x00ffffff)

/* Register template: sdr::ctrlgrp::wfifocmap                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 624 */
/* Field instance: sdr::ctrlgrp::wfifocmap.wfifocportmap                   */
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_MSB 23
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_LSB 0
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_WIDTH 24
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_READ_ACCESS 1
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_MASK 0x00ffffff
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_GET(x) \
 (((x) & 0x00ffffff) >> 0)
#define SDR_CTRLGRP_WFIFOCMAP_WFIFOCPORTMAP_SET(x) \
 (((x) << 0) & 0x00ffffff)

/* Register template: sdr::ctrlgrp::cportrdwr                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 633 */
/* Field instance: sdr::ctrlgrp::cportrdwr.cportrdwr                       */
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_MSB 19
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_LSB 0
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_WIDTH 20
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_READ_ACCESS 1
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_WRITE_ACCESS 1
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_MASK 0x000fffff
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_GET(x) \
 (((x) & 0x000fffff) >> 0)
#define SDR_CTRLGRP_CPORTRDWR_CPORTRDWR_SET(x) \
 (((x) << 0) & 0x000fffff)

/* Register template: sdr::ctrlgrp::portcfg                                */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 642 */
/* Field instance: sdr::ctrlgrp::portcfg.autopchen                         */
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_MSB 19
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_LSB 10
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_WIDTH 10
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_READ_ACCESS 1
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_MASK 0x000ffc00
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_GET(x) \
 (((x) & 0x000ffc00) >> 10)
#define SDR_CTRLGRP_PORTCFG_AUTOPCHEN_SET(x) \
 (((x) << 10) & 0x000ffc00)
/* Field instance: sdr::ctrlgrp::portcfg.portprotocol                      */
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_MSB 9
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_LSB 0
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_WIDTH 10
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_READ_ACCESS 1
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_WRITE_ACCESS 1
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_MASK 0x000003ff
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_GET(x) \
 (((x) & 0x000003ff) >> 0)
#define SDR_CTRLGRP_PORTCFG_PORTPROTOCOL_SET(x) \
 (((x) << 0) & 0x000003ff)

/* Register template: sdr::ctrlgrp::fpgaportrst                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 656 */
/* Field instance: sdr::ctrlgrp::fpgaportrst.portrstn                      */
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_MSB 13
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_LSB 0
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_WIDTH 14
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_READ_ACCESS 1
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_WRITE_ACCESS 1
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_MASK 0x00003fff
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_GET(x) \
 (((x) & 0x00003fff) >> 0)
#define SDR_CTRLGRP_FPGAPORTRST_PORTRSTN_SET(x) \
 (((x) << 0) & 0x00003fff)

/* Register template: sdr::ctrlgrp::avmmportcfg                            */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 665 */
/* Field instance: sdr::ctrlgrp::avmmportcfg.singlerdy                     */
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_MSB 27
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_LSB 22
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_WIDTH 6
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_READ_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_WRITE_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_MASK 0x0fc00000
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_GET(x) \
 (((x) & 0x0fc00000) >> 22)
#define SDR_CTRLGRP_AVMMPORTCFG_SINGLERDY_SET(x) \
 (((x) << 22) & 0x0fc00000)
/* Field instance: sdr::ctrlgrp::avmmportcfg.almostempty                   */
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_MSB 21
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_LSB 16
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_WIDTH 6
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_READ_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_WRITE_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_MASK 0x003f0000
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_GET(x) \
 (((x) & 0x003f0000) >> 16)
#define SDR_CTRLGRP_AVMMPORTCFG_ALMOSTEMPTY_SET(x) \
 (((x) << 16) & 0x003f0000)
/* Field instance: sdr::ctrlgrp::avmmportcfg.wfifordyalmostfull            */
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_MSB 15
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_LSB 10
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_WIDTH 6
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_READ_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_WRITE_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_MASK 0x0000fc00
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_GET(x) \
 (((x) & 0x0000fc00) >> 10)
#define SDR_CTRLGRP_AVMMPORTCFG_WFIFORDYALMOSTFULL_SET(x) \
 (((x) << 10) & 0x0000fc00)
/* Field instance: sdr::ctrlgrp::avmmportcfg.cportrdyalmostfull            */
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_MSB 9
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_LSB 0
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_WIDTH 10
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_READ_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_WRITE_ACCESS 1
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_MASK 0x000003ff
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_GET(x) \
 (((x) & 0x000003ff) >> 0)
#define SDR_CTRLGRP_AVMMPORTCFG_CPORTRDYALMOSTFULL_SET(x) \
 (((x) << 0) & 0x000003ff)

/* Register template: sdr::ctrlgrp::fifocfg                                */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 689 */
/* Field instance: sdr::ctrlgrp::fifocfg.incsync                           */
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_MSB 10
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_LSB 10
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_WIDTH 1
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_READ_ACCESS 1
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_WRITE_ACCESS 1
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_MASK 0x00000400
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_GET(x) \
 (((x) & 0x00000400) >> 10)
#define SDR_CTRLGRP_FIFOCFG_INCSYNC_SET(x) \
 (((x) << 10) & 0x00000400)
/* Field instance: sdr::ctrlgrp::fifocfg.syncmode                          */
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_MSB 9
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_LSB 0
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_WIDTH 10
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_READ_ACCESS 1
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_WRITE_ACCESS 1
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_MASK 0x000003ff
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_GET(x) \
 (((x) & 0x000003ff) >> 0)
#define SDR_CTRLGRP_FIFOCFG_SYNCMODE_SET(x) \
 (((x) << 0) & 0x000003ff)

/* Register template: sdr::ctrlgrp::protportdefault                        */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 703 */
/* Field instance: sdr::ctrlgrp::protportdefault.portdefault               */
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_MSB 9
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_LSB 0
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_WIDTH 10
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_READ_ACCESS 1
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_MASK 0x000003ff
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_GET(x) \
 (((x) & 0x000003ff) >> 0)
#define SDR_CTRLGRP_PROTPORTDEFAULT_PORTDEFAULT_SET(x) \
 (((x) << 0) & 0x000003ff)

/* Register template: sdr::ctrlgrp::protruleaddr                           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 712 */
/* Field instance: sdr::ctrlgrp::protruleaddr.highaddr                     */
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_MSB 23
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_LSB 12
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_WIDTH 12
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_MASK 0x00fff000
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_GET(x) \
 (((x) & 0x00fff000) >> 12)
#define SDR_CTRLGRP_PROTRULEADDR_HIGHADDR_SET(x) \
 (((x) << 12) & 0x00fff000)
/* Field instance: sdr::ctrlgrp::protruleaddr.lowaddr                      */
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_MSB 11
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_LSB 0
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_WIDTH 12
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_MASK 0x00000fff
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_GET(x) \
 (((x) & 0x00000fff) >> 0)
#define SDR_CTRLGRP_PROTRULEADDR_LOWADDR_SET(x) \
 (((x) << 0) & 0x00000fff)

/* Register template: sdr::ctrlgrp::protruleid                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 726 */
/* Field instance: sdr::ctrlgrp::protruleid.highid                         */
#define SDR_CTRLGRP_PROTRULEID_HIGHID_MSB 23
#define SDR_CTRLGRP_PROTRULEID_HIGHID_LSB 12
#define SDR_CTRLGRP_PROTRULEID_HIGHID_WIDTH 12
#define SDR_CTRLGRP_PROTRULEID_HIGHID_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEID_HIGHID_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEID_HIGHID_MASK 0x00fff000
#define SDR_CTRLGRP_PROTRULEID_HIGHID_GET(x) \
 (((x) & 0x00fff000) >> 12)
#define SDR_CTRLGRP_PROTRULEID_HIGHID_SET(x) \
 (((x) << 12) & 0x00fff000)
/* Field instance: sdr::ctrlgrp::protruleid.lowid                          */
#define SDR_CTRLGRP_PROTRULEID_LOWID_MSB 11
#define SDR_CTRLGRP_PROTRULEID_LOWID_LSB 0
#define SDR_CTRLGRP_PROTRULEID_LOWID_WIDTH 12
#define SDR_CTRLGRP_PROTRULEID_LOWID_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEID_LOWID_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEID_LOWID_MASK 0x00000fff
#define SDR_CTRLGRP_PROTRULEID_LOWID_GET(x) \
 (((x) & 0x00000fff) >> 0)
#define SDR_CTRLGRP_PROTRULEID_LOWID_SET(x) \
 (((x) << 0) & 0x00000fff)

/* Register template: sdr::ctrlgrp::protruledata                           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 740 */
/* Field instance: sdr::ctrlgrp::protruledata.ruleresult                   */
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_MSB 13
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_LSB 13
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_WIDTH 1
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_MASK 0x00002000
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_GET(x) \
 (((x) & 0x00002000) >> 13)
#define SDR_CTRLGRP_PROTRULEDATA_RULERESULT_SET(x) \
 (((x) << 13) & 0x00002000)
/* Field instance: sdr::ctrlgrp::protruledata.portmask                     */
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_MSB 12
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_LSB 3
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_WIDTH 10
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_MASK 0x00001ff8
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_GET(x) \
 (((x) & 0x00001ff8) >> 3)
#define SDR_CTRLGRP_PROTRULEDATA_PORTMASK_SET(x) \
 (((x) << 3) & 0x00001ff8)
/* Field instance: sdr::ctrlgrp::protruledata.validrule                    */
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_MSB 2
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_LSB 2
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_WIDTH 1
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_MASK 0x00000004
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_GET(x) \
 (((x) & 0x00000004) >> 2)
#define SDR_CTRLGRP_PROTRULEDATA_VALIDRULE_SET(x) \
 (((x) << 2) & 0x00000004)
/* Field instance: sdr::ctrlgrp::protruledata.security                     */
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_MSB 1
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_LSB 0
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_WIDTH 2
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_MASK 0x00000003
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_GET(x) \
 (((x) & 0x00000003) >> 0)
#define SDR_CTRLGRP_PROTRULEDATA_SECURITY_SET(x) \
 (((x) << 0) & 0x00000003)

/* Register template: sdr::ctrlgrp::protrulerdwr                           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 764 */
/* Field instance: sdr::ctrlgrp::protrulerdwr.readrule                     */
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_MSB 6
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_LSB 6
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_WIDTH 1
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_MASK 0x00000040
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_GET(x) \
 (((x) & 0x00000040) >> 6)
#define SDR_CTRLGRP_PROTRULERDWR_READRULE_SET(x) \
 (((x) << 6) & 0x00000040)
/* Field instance: sdr::ctrlgrp::protrulerdwr.writerule                    */
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_MSB 5
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_LSB 5
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_WIDTH 1
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_MASK 0x00000020
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_GET(x) \
 (((x) & 0x00000020) >> 5)
#define SDR_CTRLGRP_PROTRULERDWR_WRITERULE_SET(x) \
 (((x) << 5) & 0x00000020)
/* Field instance: sdr::ctrlgrp::protrulerdwr.ruleoffset                   */
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_MSB 4
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_LSB 0
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_WIDTH 5
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_READ_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_WRITE_ACCESS 1
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_MASK 0x0000001f
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_GET(x) \
 (((x) & 0x0000001f) >> 0)
#define SDR_CTRLGRP_PROTRULERDWR_RULEOFFSET_SET(x) \
 (((x) << 0) & 0x0000001f)

/* Register template: sdr::ctrlgrp::qoslowpri                              */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 783 */
/* Field instance: sdr::ctrlgrp::qoslowpri.lowpriorityval                  */
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_MSB 19
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_LSB 0
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_WIDTH 20
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_READ_ACCESS 1
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_WRITE_ACCESS 1
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_MASK 0x000fffff
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_GET(x) \
 (((x) & 0x000fffff) >> 0)
#define SDR_CTRLGRP_QOSLOWPRI_LOWPRIORITYVAL_SET(x) \
 (((x) << 0) & 0x000fffff)

/* Register template: sdr::ctrlgrp::qoshighpri                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 792 */
/* Field instance: sdr::ctrlgrp::qoshighpri.highpriorityval                */
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_MSB 19
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_LSB 0
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_WIDTH 20
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_READ_ACCESS 1
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_WRITE_ACCESS 1
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_MASK 0x000fffff
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_GET(x) \
 (((x) & 0x000fffff) >> 0)
#define SDR_CTRLGRP_QOSHIGHPRI_HIGHPRIORITYVAL_SET(x) \
 (((x) << 0) & 0x000fffff)

/* Register template: sdr::ctrlgrp::qospriorityen                          */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 801 */
/* Field instance: sdr::ctrlgrp::qospriorityen.priorityen                  */
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_MSB 9
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_LSB 0
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_WIDTH 10
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_READ_ACCESS 1
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_MASK 0x000003ff
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_GET(x) \
 (((x) & 0x000003ff) >> 0)
#define SDR_CTRLGRP_QOSPRIORITYEN_PRIORITYEN_SET(x) \
 (((x) << 0) & 0x000003ff)

/* Register template: sdr::ctrlgrp::mppriority                             */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 810 */
/* Field instance: sdr::ctrlgrp::mppriority.userpriority                   */
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_MSB 29
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_LSB 0
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_WIDTH 30
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_READ_ACCESS 1
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_MASK 0x3fffffff
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_GET(x) \
 (((x) & 0x3fffffff) >> 0)
#define SDR_CTRLGRP_MPPRIORITY_USERPRIORITY_SET(x) \
 (((x) << 0) & 0x3fffffff)

/* Wide Register template: sdr::ctrlgrp::mpweight                          */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 819 */

/* Register template: sdr::ctrlgrp::mpweight::mpweight_0                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 819 */
/* Field instance: sdr::ctrlgrp::mpweight::mpweight_0.staticweight_31_0    */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_MSB 31
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_LSB 0
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_WIDTH 32
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_0_STATICWEIGHT_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::mpweight::mpweight_1                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 819 */
/* Field instance: sdr::ctrlgrp::mpweight::mpweight_1.sumofweights_13_0    */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_MSB 31
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_LSB 18
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_WIDTH 14
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_MASK 0xfffc0000
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_GET(x) \
 (((x) & 0xfffc0000) >> 18)
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_SUMOFWEIGHTS_13_0_SET(x) \
 (((x) << 18) & 0xfffc0000)
/* Field instance: sdr::ctrlgrp::mpweight::mpweight_1.staticweight_49_32   */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_MSB 17
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_LSB 0
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_WIDTH 18
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_MASK 0x0003ffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_GET(x) \
 (((x) & 0x0003ffff) >> 0)
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_1_STATICWEIGHT_49_32_SET(x) \
 (((x) << 0) & 0x0003ffff)

/* Register template: sdr::ctrlgrp::mpweight::mpweight_2                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 819 */
/* Field instance: sdr::ctrlgrp::mpweight::mpweight_2.sumofweights_45_14   */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_MSB 31
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_LSB 0
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_WIDTH 32
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_MASK 0xffffffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_2_SUMOFWEIGHTS_45_14_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::mpweight::mpweight_3                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 819 */
/* Field instance: sdr::ctrlgrp::mpweight::mpweight_3.sumofweights_63_46   */
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_MSB 17
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_LSB 0
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_WIDTH 18
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_READ_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_MASK 0x0003ffff
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_GET(x) \
 (((x) & 0x0003ffff) >> 0)
#define SDR_CTRLGRP_MPWEIGHT_MPWEIGHT_3_SUMOFWEIGHTS_63_46_SET(x) \
 (((x) << 0) & 0x0003ffff)

/* Wide Register template: sdr::ctrlgrp::mppacing                          */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 833 */

/* Register template: sdr::ctrlgrp::mppacing::mppacing_0                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 833 */
/* Field instance: sdr::ctrlgrp::mppacing::mppacing_0.threshold1_31_0      */
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_MSB 31
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_LSB 0
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_WIDTH 32
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::mppacing::mppacing_1                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 833 */
/* Field instance: sdr::ctrlgrp::mppacing::mppacing_1.threshold2_3_0       */
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_MSB 31
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_LSB 28
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_WIDTH 4
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_MASK 0xf0000000
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_GET(x) \
 (((x) & 0xf0000000) >> 28)
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_SET(x) \
 (((x) << 28) & 0xf0000000)
/* Field instance: sdr::ctrlgrp::mppacing::mppacing_1.threshold1_59_32     */
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_MSB 27
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_LSB 0
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_WIDTH 28
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_MASK 0x0fffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_GET(x) \
 (((x) & 0x0fffffff) >> 0)
#define SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_SET(x) \
 (((x) << 0) & 0x0fffffff)

/* Register template: sdr::ctrlgrp::mppacing::mppacing_2                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 833 */
/* Field instance: sdr::ctrlgrp::mppacing::mppacing_2.threshold2_35_4      */
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_MSB 31
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_LSB 0
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_WIDTH 32
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_MASK 0xffffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::mppacing::mppacing_3                   */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 833 */
/* Field instance: sdr::ctrlgrp::mppacing::mppacing_3.threshold2_59_36     */
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_MSB 23
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_LSB 0
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_WIDTH 24
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_READ_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_MASK 0x00ffffff
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_GET(x) \
 (((x) & 0x00ffffff) >> 0)
#define SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_SET(x) \
 (((x) << 0) & 0x00ffffff)

/* Wide Register template: sdr::ctrlgrp::mpthresholdrst                    */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 847 */

/* Register template: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_0       */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 847 */
/* Field instance: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_0.thresholdrstcycles_31_0 */
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_MSB 31
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_LSB 0
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_WIDTH 32
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_1       */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 847 */
/* Field instance: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_1.thresholdrstcycles_63_32 */
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_MSB 31
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_LSB 0
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_WIDTH 32
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_READ_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_MASK 0xffffffff
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_2       */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 847 */
/* Field instance: sdr::ctrlgrp::mpthresholdrst::mpthresholdrst_2.thresholdrstcycles_79_64 */
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_MSB 15
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_LSB 0
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_WIDTH 16
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_READ_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_WRITE_ACCESS 1
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_MASK 0x0000ffff
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_MPTHRESHOLDRST_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Register template: sdr::ctrlgrp::remappriority                          */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 856 */
/* Field instance: sdr::ctrlgrp::remappriority.priorityremap               */
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_MSB 7
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_LSB 0
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_WIDTH 8
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_READ_ACCESS 1
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_WRITE_ACCESS 1
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_MASK 0x000000ff
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_GET(x) \
 (((x) & 0x000000ff) >> 0)
#define SDR_CTRLGRP_REMAPPRIORITY_PRIORITYREMAP_SET(x) \
 (((x) << 0) & 0x000000ff)

/* Wide Register template: sdr::ctrlgrp::dbgsignals                        */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 865 */

/* Register template: sdr::ctrlgrp::dbgsignals::dbgsignals_0               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 865 */
/* Field instance: sdr::ctrlgrp::dbgsignals::dbgsignals_0.dbgsignals_31_0  */
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_MSB 31
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_LSB 0
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_WIDTH 32
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_0_DBGSIGNALS_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::dbgsignals::dbgsignals_1               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 865 */
/* Field instance: sdr::ctrlgrp::dbgsignals::dbgsignals_1.dbgsignals_63_32 */
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_MSB 31
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_LSB 0
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_WIDTH 32
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_READ_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_MASK 0xffffffff
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_1_DBGSIGNALS_63_32_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::dbgsignals::dbgsignals_2               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 865 */
/* Field instance: sdr::ctrlgrp::dbgsignals::dbgsignals_2.dbgsignals_79_64 */
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_MSB 15
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_LSB 0
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_WIDTH 16
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_READ_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_MASK 0x0000ffff
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_DBGSIGNALS_DBGSIGNALS_2_DBGSIGNALS_79_64_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Wide Register template: sdr::ctrlgrp::dbgctrl                           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 874 */

/* Register template: sdr::ctrlgrp::dbgctrl::dbgctrl_0                     */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 874 */
/* Field instance: sdr::ctrlgrp::dbgctrl::dbgctrl_0.dbgselectbyte_31_0     */
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_MSB 31
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_LSB 0
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_WIDTH 32
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_0_DBGSELECTBYTE_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::dbgctrl::dbgctrl_1                     */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 874 */
/* Field instance: sdr::ctrlgrp::dbgctrl::dbgctrl_1.counter1rst            */
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_MSB 9
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_LSB 9
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_WIDTH 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_READ_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_MASK 0x00000200
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_GET(x) \
 (((x) & 0x00000200) >> 9)
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER1RST_SET(x) \
 (((x) << 9) & 0x00000200)
/* Field instance: sdr::ctrlgrp::dbgctrl::dbgctrl_1.counter0rst            */
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_MSB 8
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_LSB 8
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_WIDTH 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_READ_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_MASK 0x00000100
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_GET(x) \
 (((x) & 0x00000100) >> 8)
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_COUNTER0RST_SET(x) \
 (((x) << 8) & 0x00000100)
/* Field instance: sdr::ctrlgrp::dbgctrl::dbgctrl_1.dbgselectbyte_39_32    */
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_MSB 7
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_LSB 0
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_WIDTH 8
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_READ_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_MASK 0x000000ff
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_GET(x) \
 (((x) & 0x000000ff) >> 0)
#define SDR_CTRLGRP_DBGCTRL_DBGCTRL_1_DBGSELECTBYTE_39_32_SET(x) \
 (((x) << 0) & 0x000000ff)

/* Register template: sdr::ctrlgrp::dbgmatch                               */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 893 */
/* Field instance: sdr::ctrlgrp::dbgmatch.counter1val                      */
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_MSB 31
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_LSB 16
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_WIDTH 16
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_READ_ACCESS 1
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_MASK 0xffff0000
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_GET(x) \
 (((x) & 0xffff0000) >> 16)
#define SDR_CTRLGRP_DBGMATCH_COUNTER1VAL_SET(x) \
 (((x) << 16) & 0xffff0000)
/* Field instance: sdr::ctrlgrp::dbgmatch.counter0val                      */
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_MSB 15
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_LSB 0
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_WIDTH 16
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_READ_ACCESS 1
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_WRITE_ACCESS 1
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_MASK 0x0000ffff
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_DBGMATCH_COUNTER0VAL_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Wide Register template: sdr::ctrlgrp::counter0mask                      */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 907 */

/* Register template: sdr::ctrlgrp::counter0mask::counter0mask_0           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 907 */
/* Field instance: sdr::ctrlgrp::counter0mask::counter0mask_0.counter0mask_31_0 */
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_MSB 31
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_LSB 0
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_WIDTH 32
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_0_COUNTER0MASK_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter0mask::counter0mask_1           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 907 */
/* Field instance: sdr::ctrlgrp::counter0mask::counter0mask_1.counter0mask_63_32 */
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_MSB 31
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_LSB 0
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_WIDTH 32
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_1_COUNTER0MASK_63_32_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter0mask::counter0mask_2           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 907 */
/* Field instance: sdr::ctrlgrp::counter0mask::counter0mask_2.counter0mask_79_64 */
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_MSB 15
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_LSB 0
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_WIDTH 16
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_MASK 0x0000ffff
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_COUNTER0MASK_COUNTER0MASK_2_COUNTER0MASK_79_64_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Wide Register template: sdr::ctrlgrp::counter1mask                      */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 916 */

/* Register template: sdr::ctrlgrp::counter1mask::counter1mask_0           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 916 */
/* Field instance: sdr::ctrlgrp::counter1mask::counter1mask_0.counter1mask_31_0 */
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_MSB 31
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_LSB 0
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_WIDTH 32
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_0_COUNTER1MASK_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter1mask::counter1mask_1           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 916 */
/* Field instance: sdr::ctrlgrp::counter1mask::counter1mask_1.counter1mask_63_32 */
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_MSB 31
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_LSB 0
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_WIDTH 32
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_1_COUNTER1MASK_63_32_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter1mask::counter1mask_2           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 916 */
/* Field instance: sdr::ctrlgrp::counter1mask::counter1mask_2.counter1mask_79_64 */
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_MSB 15
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_LSB 0
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_WIDTH 16
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_MASK 0x0000ffff
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_COUNTER1MASK_COUNTER1MASK_2_COUNTER1MASK_79_64_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Wide Register template: sdr::ctrlgrp::counter0match                     */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 925 */

/* Register template: sdr::ctrlgrp::counter0match::counter0match_0         */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 925 */
/* Field instance: sdr::ctrlgrp::counter0match::counter0match_0.counter0match_31_0 */
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_MSB 31
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_LSB 0
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_WIDTH 32
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_0_COUNTER0MATCH_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter0match::counter0match_1         */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 925 */
/* Field instance: sdr::ctrlgrp::counter0match::counter0match_1.counter0match_63_32 */
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_MSB 31
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_LSB 0
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_WIDTH 32
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_1_COUNTER0MATCH_63_32_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter0match::counter0match_2         */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 925 */
/* Field instance: sdr::ctrlgrp::counter0match::counter0match_2.counter0match_79_64 */
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_MSB 15
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_LSB 0
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_WIDTH 16
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_MASK 0x0000ffff
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_COUNTER0MATCH_COUNTER0MATCH_2_COUNTER0MATCH_79_64_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Wide Register template: sdr::ctrlgrp::counter1match                     */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 934 */

/* Register template: sdr::ctrlgrp::counter1match::counter1match_0         */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 934 */
/* Field instance: sdr::ctrlgrp::counter1match::counter1match_0.counter1match_31_0 */
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_MSB 31
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_LSB 0
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_WIDTH 32
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_0_COUNTER1MATCH_31_0_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter1match::counter1match_1         */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 934 */
/* Field instance: sdr::ctrlgrp::counter1match::counter1match_1.counter1match_63_32 */
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_MSB 31
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_LSB 0
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_WIDTH 32
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_MASK 0xffffffff
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_GET(x) \
 (((x) & 0xffffffff) >> 0)
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_1_COUNTER1MATCH_63_32_SET(x) \
 (((x) << 0) & 0xffffffff)

/* Register template: sdr::ctrlgrp::counter1match::counter1match_2         */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 934 */
/* Field instance: sdr::ctrlgrp::counter1match::counter1match_2.counter1match_79_64 */
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_MSB 15
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_LSB 0
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_WIDTH 16
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_READ_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_WRITE_ACCESS 1
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_MASK 0x0000ffff
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_GET(x) \
 (((x) & 0x0000ffff) >> 0)
#define SDR_CTRLGRP_COUNTER1MATCH_COUNTER1MATCH_2_COUNTER1MATCH_79_64_SET(x) \
 (((x) << 0) & 0x0000ffff)

/* Wide Register template: sdr::ctrlgrp::phyctrl                           */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 943 */

/* Register template: sdr::ctrlgrp::phyctrl::phyctrl_0                     */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 943 */
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.samplecount_19_0       */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_MSB 31
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_LSB 12
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_WIDTH 20
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_MASK 0xfffff000
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_GET(x) \
 (((x) & 0xfffff000) >> 12)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_SAMPLECOUNT_19_0_SET(x) \
 (((x) << 12) & 0xfffff000)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.addlatsel              */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_MSB 11
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_LSB 10
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_WIDTH 2
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_MASK 0x00000c00
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_GET(x) \
 (((x) & 0x00000c00) >> 10)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ADDLATSEL_SET(x) \
 (((x) << 10) & 0x00000c00)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.lpddrdis               */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_MSB 9
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_LSB 9
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_WIDTH 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_MASK 0x00000200
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_GET(x) \
 (((x) & 0x00000200) >> 9)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_LPDDRDIS_SET(x) \
 (((x) << 9) & 0x00000200)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.resetdelayen           */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_MSB 8
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_LSB 8
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_WIDTH 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_MASK 0x00000100
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_GET(x) \
 (((x) & 0x00000100) >> 8)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_SET(x) \
 (((x) << 8) & 0x00000100)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.dqslogicdelayen        */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_MSB 7
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_LSB 6
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_WIDTH 2
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_MASK 0x000000c0
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_GET(x) \
 (((x) & 0x000000c0) >> 6)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSLOGICDELAYEN_SET(x) \
 (((x) << 6) & 0x000000c0)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.dqsdelayen             */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_MSB 5
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_LSB 4
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_WIDTH 2
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_MASK 0x00000030
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_GET(x) \
 (((x) & 0x00000030) >> 4)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQSDELAYEN_SET(x) \
 (((x) << 4) & 0x00000030)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.dqdelayen              */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_MSB 3
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_LSB 2
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_WIDTH 2
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_MASK 0x0000000c
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_GET(x) \
 (((x) & 0x0000000c) >> 2)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_DQDELAYEN_SET(x) \
 (((x) << 2) & 0x0000000c)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_0.acdelayen              */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_MSB 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_LSB 0
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_WIDTH 2
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_MASK 0x00000003
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_GET(x) \
 (((x) & 0x00000003) >> 0)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_SET(x) \
 (((x) << 0) & 0x00000003)

/* Register template: sdr::ctrlgrp::phyctrl::phyctrl_1                     */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 943 */
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_1.longidlesamplecount_19_0 */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_MSB 31
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_LSB 12
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_WIDTH 20
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_MASK 0xfffff000
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_GET(x) \
 (((x) & 0xfffff000) >> 12)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_LONGIDLESAMPLECOUNT_19_0_SET(x) \
 (((x) << 12) & 0xfffff000)
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_1.samplecount_31_20      */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_MSB 11
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_LSB 0
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_WIDTH 12
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_MASK 0x00000fff
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_GET(x) \
 (((x) & 0x00000fff) >> 0)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_1_SAMPLECOUNT_31_20_SET(x) \
 (((x) << 0) & 0x00000fff)

/* Register template: sdr::ctrlgrp::phyctrl::phyctrl_2                     */
/* Source filename: ./../altera_ip/sdram_controller/csr/../rtl/hmctl/hmctl_regctrl/generate/sdram_ctrl.csr, line: 943 */
/* Field instance: sdr::ctrlgrp::phyctrl::phyctrl_2.longidlesamplecount_31_20 */
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_MSB 11
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_LSB 0
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_WIDTH 12
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_READ_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_WRITE_ACCESS 1
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_MASK 0x00000fff
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_GET(x) \
 (((x) & 0x00000fff) >> 0)
#define SDR_CTRLGRP_PHYCTRL_PHYCTRL_2_LONGIDLESAMPLECOUNT_31_20_SET(x) \
 (((x) << 0) & 0x00000fff)

