Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 19 12:30:04 2020
| Host         : DESKTOP-V5A9UPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/send_frame_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.279        0.000                      0                 5871        0.258        0.000                      0                 5871        3.750        0.000                       0                  3460  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.279        0.000                      0                 5871        0.258        0.000                      0                 5871        3.750        0.000                       0                  3460  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 3.163ns (41.085%)  route 4.536ns (58.915%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     1.407 f  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/p/P[18]
                         net (fo=2, unplaced)         0.800     2.207    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/P[3]
                         LUT1 (Prop_lut1_I0_O)        0.124     2.331 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/add_ln13_fu_90_p2_carry_i_2/O
                         net (fo=1, unplaced)         0.000     2.331    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24_n_21
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.881 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/add_ln13_fu_90_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.890    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/add_ln13_fu_90_p2_carry_n_1
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.146 f  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/add_ln13_fu_90_p2_carry__0/O[2]
                         net (fo=3, unplaced)         0.923     4.069    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/zext_ln13_1_fu_95_p1[7]
                         LUT3 (Prop_lut3_I0_O)        0.301     4.370 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176[30]_i_36/O
                         net (fo=17, unplaced)        0.958     5.328    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[27]_i_14_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.452 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[30]_i_20/O
                         net (fo=4, unplaced)         0.926     6.378    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[30]_i_20_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.502 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[27]_i_14/O
                         net (fo=3, unplaced)         0.920     7.422    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24_n_23
                         LUT6 (Prop_lut6_I3_O)        0.124     7.546 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176[19]_i_4/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[19][1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.096 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.096    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[19]_i_1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.210    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[23]_i_1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.324    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[27]_i_1_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.672 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[30]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.672    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24_n_51
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.682    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/ap_return_preg_reg[9][0]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.780 r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/ap_return_preg[0]_i_1__4/O
                         net (fo=5, unplaced)         0.000     0.780    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/grp_ma_unitdatax_request_fu_344_vo_backoff_counter[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/mac_data_U/ma_unitdatax_requeOg_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram_reg_0_15_0_0/SP/CLK



