

================================================================
== Vivado HLS Report for 'aes_add_round_key'
================================================================
* Date:           Sat Dec 18 12:10:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.312|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- aes_add_round_key_label4  |   16|   16|         4|          4|          1|     4|    yes   |
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:124]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %0 ], [ %row_index, %aes_add_round_key_label4 ]"   --->   Operation 8 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln124 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:124]   --->   Operation 9 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:124]   --->   Operation 11 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %2, label %aes_add_round_key_label4" [AES-XTS/main.cpp:124]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:128]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i5 %tmp_s to i64" [AES-XTS/main.cpp:128]   --->   Operation 14 'zext' 'zext_ln719' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln719" [AES-XTS/main.cpp:128]   --->   Operation 15 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln719 = or i5 %tmp_s, 1" [AES-XTS/main.cpp:128]   --->   Operation 16 'or' 'or_ln719' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln719)" [AES-XTS/main.cpp:128]   --->   Operation 17 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_14 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_24" [AES-XTS/main.cpp:128]   --->   Operation 18 'getelementptr' 'state_matrix_V_addr_14' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%round_key_matrix_V_a = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %zext_ln719" [AES-XTS/main.cpp:128]   --->   Operation 19 'getelementptr' 'round_key_matrix_V_a' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%round_key_matrix_V_a_1 = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %tmp_24" [AES-XTS/main.cpp:128]   --->   Operation 20 'getelementptr' 'round_key_matrix_V_a_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%round_key_matrix_V_l = load i16* %round_key_matrix_V_a, align 2" [AES-XTS/main.cpp:128]   --->   Operation 21 'load' 'round_key_matrix_V_l' <Predicate = (!icmp_ln124)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:128]   --->   Operation 22 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln124)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%round_key_matrix_V_l_1 = load i16* %round_key_matrix_V_a_1, align 2" [AES-XTS/main.cpp:128]   --->   Operation 23 'load' 'round_key_matrix_V_l_1' <Predicate = (!icmp_ln124)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_14, align 2" [AES-XTS/main.cpp:128]   --->   Operation 24 'load' 'state_matrix_V_load_1' <Predicate = (!icmp_ln124)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln719_1 = or i5 %tmp_s, 2" [AES-XTS/main.cpp:128]   --->   Operation 25 'or' 'or_ln719_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln719_1)" [AES-XTS/main.cpp:128]   --->   Operation 26 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_15 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_25" [AES-XTS/main.cpp:128]   --->   Operation 27 'getelementptr' 'state_matrix_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln719_2 = or i5 %tmp_s, 3" [AES-XTS/main.cpp:128]   --->   Operation 28 'or' 'or_ln719_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln719_2)" [AES-XTS/main.cpp:128]   --->   Operation 29 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_16 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_26" [AES-XTS/main.cpp:128]   --->   Operation 30 'getelementptr' 'state_matrix_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%round_key_matrix_V_a_2 = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %tmp_25" [AES-XTS/main.cpp:128]   --->   Operation 31 'getelementptr' 'round_key_matrix_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%round_key_matrix_V_a_3 = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %tmp_26" [AES-XTS/main.cpp:128]   --->   Operation 32 'getelementptr' 'round_key_matrix_V_a_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (2.32ns)   --->   "%round_key_matrix_V_l = load i16* %round_key_matrix_V_a, align 2" [AES-XTS/main.cpp:128]   --->   Operation 33 'load' 'round_key_matrix_V_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:128]   --->   Operation 34 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%xor_ln719 = xor i16 %state_matrix_V_load, %round_key_matrix_V_l" [AES-XTS/main.cpp:128]   --->   Operation 35 'xor' 'xor_ln719' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%round_key_matrix_V_l_1 = load i16* %round_key_matrix_V_a_1, align 2" [AES-XTS/main.cpp:128]   --->   Operation 36 'load' 'round_key_matrix_V_l_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_14, align 2" [AES-XTS/main.cpp:128]   --->   Operation 37 'load' 'state_matrix_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (0.99ns)   --->   "%xor_ln719_1 = xor i16 %state_matrix_V_load_1, %round_key_matrix_V_l_1" [AES-XTS/main.cpp:128]   --->   Operation 38 'xor' 'xor_ln719_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/2] (2.32ns)   --->   "%round_key_matrix_V_l_2 = load i16* %round_key_matrix_V_a_2, align 2" [AES-XTS/main.cpp:128]   --->   Operation 39 'load' 'round_key_matrix_V_l_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 40 [2/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_15, align 2" [AES-XTS/main.cpp:128]   --->   Operation 40 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%round_key_matrix_V_l_3 = load i16* %round_key_matrix_V_a_3, align 2" [AES-XTS/main.cpp:128]   --->   Operation 41 'load' 'round_key_matrix_V_l_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_16, align 2" [AES-XTS/main.cpp:128]   --->   Operation 42 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 43 [1/1] (2.32ns)   --->   "store i16 %xor_ln719, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:128]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 44 [1/1] (2.32ns)   --->   "store i16 %xor_ln719_1, i16* %state_matrix_V_addr_14, align 2" [AES-XTS/main.cpp:128]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/2] (2.32ns)   --->   "%round_key_matrix_V_l_2 = load i16* %round_key_matrix_V_a_2, align 2" [AES-XTS/main.cpp:128]   --->   Operation 45 'load' 'round_key_matrix_V_l_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_15, align 2" [AES-XTS/main.cpp:128]   --->   Operation 46 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%xor_ln719_2 = xor i16 %state_matrix_V_load_2, %round_key_matrix_V_l_2" [AES-XTS/main.cpp:128]   --->   Operation 47 'xor' 'xor_ln719_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%round_key_matrix_V_l_3 = load i16* %round_key_matrix_V_a_3, align 2" [AES-XTS/main.cpp:128]   --->   Operation 48 'load' 'round_key_matrix_V_l_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_16, align 2" [AES-XTS/main.cpp:128]   --->   Operation 49 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 50 [1/1] (0.99ns)   --->   "%xor_ln719_3 = xor i16 %state_matrix_V_load_3, %round_key_matrix_V_l_3" [AES-XTS/main.cpp:128]   --->   Operation 50 'xor' 'xor_ln719_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str5) nounwind" [AES-XTS/main.cpp:125]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str5)" [AES-XTS/main.cpp:125]   --->   Operation 52 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [AES-XTS/main.cpp:126]   --->   Operation 53 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.32ns)   --->   "store i16 %xor_ln719_2, i16* %state_matrix_V_addr_15, align 2" [AES-XTS/main.cpp:128]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 55 [1/1] (2.32ns)   --->   "store i16 %xor_ln719_3, i16* %state_matrix_V_addr_16, align 2" [AES-XTS/main.cpp:128]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str5, i32 %tmp)" [AES-XTS/main.cpp:131]   --->   Operation 56 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:124]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:133]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_index') with incoming values : ('row_index', AES-XTS/main.cpp:124) [5]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('row_index') with incoming values : ('row_index', AES-XTS/main.cpp:124) [5]  (0 ns)
	'getelementptr' operation ('round_key_matrix_V_a', AES-XTS/main.cpp:128) [26]  (0 ns)
	'load' operation ('round_key_matrix_V_l', AES-XTS/main.cpp:128) on array 'round_key_matrix_V' [30]  (2.32 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'load' operation ('round_key_matrix_V_l', AES-XTS/main.cpp:128) on array 'round_key_matrix_V' [30]  (2.32 ns)
	'xor' operation ('xor_ln719', AES-XTS/main.cpp:128) [32]  (0.99 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'load' operation ('round_key_matrix_V_l_2', AES-XTS/main.cpp:128) on array 'round_key_matrix_V' [38]  (2.32 ns)
	'xor' operation ('xor_ln719_2', AES-XTS/main.cpp:128) [40]  (0.99 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln128', AES-XTS/main.cpp:128) of variable 'xor_ln719_2', AES-XTS/main.cpp:128 on array 'state_matrix_V' [41]  (2.32 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
