// Seed: 2222961015
module module_0 (
    input  supply1 id_0,
    output supply1 id_1
);
  wire id_3;
  assign module_2.id_19 = 0;
  assign id_1 = id_0;
  initial id_1 = -1'b0 - -1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input wand id_7
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  id_9 :
  assert property (@(-1 * id_7) 1'h0);
endmodule
module module_2 #(
    parameter id_22 = 32'd20
) (
    input supply0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input uwire id_3,
    output wor id_4,
    output supply0 id_5,
    input wire id_6,
    input wand id_7,
    input wire id_8,
    output wand id_9,
    output tri id_10,
    output logic id_11,
    input tri0 id_12,
    output wand id_13
);
  id_15(
      -1, 1
  );
  reg id_16, id_17, id_18;
  uwire id_19 = id_1;
  assign id_18 = id_16;
  id_20(
      .id_0(id_19),
      .id_1(id_3),
      .id_2(),
      .id_3(id_5),
      .id_4(-1),
      .id_5(),
      .id_6((id_8 - $realtime)),
      .id_7(id_4)
  );
  assign id_2 = id_3;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13
  );
  if (-1) always_latch id_11 <= id_16;
  else defparam id_22 = id_22;
endmodule
