//! **************************************************************************
// Written by: Map P.20131013 on Thu Mar 14 15:15:54 2019
//! **************************************************************************

SCHEMATIC START;
COMP "onewire_b" LOCATE = SITE "L20" LEVEL 1;
COMP "eeprom_scl_b" LOCATE = SITE "H26" LEVEL 1;
COMP "sfp_los_i" LOCATE = SITE "E25" LEVEL 1;
COMP "abscal_tx_o" LOCATE = SITE "F25" LEVEL 1;
COMP "pll25dac_cs_n_o" LOCATE = SITE "D26" LEVEL 1;
COMP "pll20dac_cs_n_o" LOCATE = SITE "K16" LEVEL 1;
COMP "sfp_rxn_i" LOCATE = SITE "L3" LEVEL 1;
COMP "led_o" LOCATE = SITE "C21" LEVEL 1;
COMP "abscal_rx_o" LOCATE = SITE "F22" LEVEL 1;
COMP "sfp_mod_def1_b" LOCATE = SITE "E26" LEVEL 1;
COMP "clk_20m_vcxo_i" LOCATE = SITE "E18" LEVEL 1;
COMP "sfp_mod_def2_b" LOCATE = SITE "F24" LEVEL 1;
COMP "eeprom_sda_b" LOCATE = SITE "G25" LEVEL 1;
COMP "clk_125m_gtx_p_i" LOCATE = SITE "H6" LEVEL 1;
COMP "sfp_txn_o" LOCATE = SITE "K1" LEVEL 1;
COMP "pps_i" LOCATE = SITE "G24" LEVEL 1;
COMP "pps_o" LOCATE = SITE "B21" LEVEL 1;
COMP "spi_mosi_o" LOCATE = SITE "B24" LEVEL 1;
COMP "sfp_mod_def0_i" LOCATE = SITE "C22" LEVEL 1;
COMP "dio_clk_p_i" LOCATE = SITE "AB17" LEVEL 1;
COMP "plldac_din_o" LOCATE = SITE "J20" LEVEL 1;
COMP "spi_ncs_o" LOCATE = SITE "C23" LEVEL 1;
COMP "sfp_rxp_i" LOCATE = SITE "L4" LEVEL 1;
COMP "sfp_tx_fault_i" LOCATE = SITE "D23" LEVEL 1;
COMP "clk_10m_sys_o" LOCATE = SITE "A20" LEVEL 1;
COMP "dio_clk_n_i" LOCATE = SITE "AC17" LEVEL 1;
COMP "sfp_tx_disable_o" LOCATE = SITE "D24" LEVEL 1;
COMP "sfp_txp_o" LOCATE = SITE "K2" LEVEL 1;
COMP "sfp_rate_select_o" LOCATE = SITE "D21" LEVEL 1;
COMP "uart_txd_o" LOCATE = SITE "E22" LEVEL 1;
COMP "led_act_o" LOCATE = SITE "H23" LEVEL 1;
COMP "plldac_sclk_o" LOCATE = SITE "K20" LEVEL 1;
COMP "clk_125m_gtx_n_i" LOCATE = SITE "H5" LEVEL 1;
COMP "reset_i" LOCATE = SITE "B20" LEVEL 1;
COMP "uart_rxd_i" LOCATE = SITE "E21" LEVEL 1;
COMP "led_link_o" LOCATE = SITE "H22" LEVEL 1;
COMP "spi_miso_i" LOCATE = SITE "A25" LEVEL 1;
TIMEGRP
        cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_dmtd_buf_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/new_edge_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/new_edge_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/new_edge_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/new_edge_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/new_edge_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/new_edge_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/clk_i_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/clk_i_d1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/clk_i_d2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/clk_i_d3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/clk_i_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/clk_i_d1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/clk_i_d2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/clk_i_d3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/tag_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/new_edge_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/new_edge_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/new_edge_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/new_edge_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/new_edge_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/new_edge_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/q_p_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_in2out_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_in2out_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_in2out_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/out_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/freq_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/resync_done_dmtd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_done_dmtd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/resync_done_dmtd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/synced_o";
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0056_pins<117>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0056"
        PINNAME CLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0055_pins<117>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0055"
        PINNAME CLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT_pins<117>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT"
        PINNAME CLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem_pins<32>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem"
        PINNAME CLKARDCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/Mram_mem_pins<33>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/Mram_mem"
        PINNAME CLKBWRCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1_pins<32>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1"
        PINNAME CLKARDCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1_pins<33>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1"
        PINNAME CLKBWRCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLK;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKARDCLKL;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKU;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram"
        PINNAME CLKBWRCLKL;
TIMEGRP
        cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/extended_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/synced_d1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/almost_full_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/full_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anrestart_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anrestart_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_sfp_tx_disable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_loopback_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anenable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_uni_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_tx_prbs_sel_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_tx_prbs_sel_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_tx_prbs_sel_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_rfault_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_rfault_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_pause_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_pause_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_lpbck_vec_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_lpbck_vec_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_lpbck_vec_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anrestart_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_enable_changed"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_full_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_half_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_rfault_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_rfault_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_npage_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_pause_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_pause_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_enable_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_addr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_addr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_incorrect_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/snk_cyc_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/wb_out_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/src_dreq_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/npulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_valid_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_rx_cal_start_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_rx_cal_start_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_rw_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_txpause_802_1q_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_txpause_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_rxpause_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_rxpause_802_1q_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_fix_prio_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_a_hp_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_a_giant_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_keep_crc_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_a_runt_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_en_rxts_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_rx_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_en_txts_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_prio_val_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_prio_val_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_prio_val_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_qmode_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_qmode_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/out_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_in2out_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_in2out_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_in2out_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/q_p_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_valid_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_valid_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/out_cur_addr_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/fsmfake11_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/fsmfake11_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/in_prev_addr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/in_prev_addr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/empty_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/dreq_mask"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_cyc"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_adr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_adr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_sel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_adr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_adr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_mosi_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_cs_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_sclk_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_sda_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_scl_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_net_rst_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_mosi_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_cs_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_sclk_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_sda_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_scl_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_pstat_locked_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_pstat_link_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_wr_mode_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_spi_mosi_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_spi_cs_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_spi_sclk_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_sfp_sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_sfp_scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_fmc_sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_fmc_scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_net_rst_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_cnt_inv_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_cnt_inv_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_sync_inv_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_sync_inv_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_dat"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_cyc"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_rst"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_ovd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/irq_ena"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_pwr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_pwr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_sel_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_sel_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/virtual_ERR"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_39"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_38"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_37"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_36"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_35"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_34"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_33"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_set_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_lw"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_swb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_set_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_lw"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_pps_valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_int_write"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_pps_unmask_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_lw_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_swb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_int_write"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_lw_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_req_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_req_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_req_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_pre_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_pre_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_grant_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_grant_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_grant_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_valid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_valid_pre"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/q_p_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/out_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/d_in2out_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/d_in2out_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/d_in2out_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_dfr_host_rdreq_int_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_rdreq_int_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_eccr_ext_ref_pllrst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_eccr_ext_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/wb_irq_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_pending_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_i_d1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_i_d0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_ack_count_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_ack_count_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_ack_count_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/snk_stall_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_sel_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_cyc_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_adr_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_adr_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_newpacket_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_newpacket_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_newpacket"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_type_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_type_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/tx_fifo_rd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_tx_idle_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_rst_ts_ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_valid_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/snk_cyc_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_tx_start_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/regs_o_mcr_tx_start_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_pending_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_pending_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d2_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d2_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_mask_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_mask_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_mask_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_remaining_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_was_busy"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_enable_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_bypass_enable_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_write_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eret_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/scall_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_bypass_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_bypass_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_taken_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_mul_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_load_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_mul_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_load_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_taken_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_shift_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_compare_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/exception_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/exception_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/adder_op_x_n"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/adder_op_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_mul_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_compare_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_result_sel_add_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_shift_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_result_sel_sext_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_result_sel_csr_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/regfile_raw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/regfile_raw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ip_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refilling"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_offset_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_offset_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/restart_request"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/reb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/sign_extend_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/sign_extend_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/direction_m"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0056_pins<117>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0055_pins<117>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT_pins<117>"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/demux_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/demux_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_select_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_select_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_snd_stat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_snd_stat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_rrobin_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_rrobin_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/ep_stall_mask"
        BEL "cmp_xwrc_board_clbv2/cmp_dac_arb/state_FSM_FFd1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/state_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_cs_sel_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_cs_sel_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_23" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_22" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_21" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_20" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_19" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_18" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_17" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_16" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_25" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_24" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_23" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_22" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_21" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_20" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_19" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_18" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_17" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_16" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/cs_sel_reg_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/cs_sel_reg_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_txfsm_FSM_FFd1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_txfsm_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_rxfsm_FSM_FFd1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_rd" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_eof" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_rd" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_inc" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_wr" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_sreg_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_sreg_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_sreg_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/lbk_mcr_ena_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/lbk_mcr_fdmac_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/empty"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/state_FSM_FFd1"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/state_FSM_FFd3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/state_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/enter_idle" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_cyc" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_10"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_9"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_8"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_7"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_6"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_5"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_4"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_3"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_2"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_1"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_0"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_sel" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/wb_stb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_error"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/sof_reg"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/mbuf_we"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Insert_OOB/state"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_runt"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/q_drop"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/dropped_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/state"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/almost_full_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_has_smac"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_reset"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/state"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/led_act"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/spi_mosi_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/spi_sclk_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_sr_rx_rdy_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_host_rdr_rdy_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/sample_valid_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_newpacket"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_tx_ts_ready_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_we"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/irq_rx"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/irq_tx"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/almost_full_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_enable_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/use_buf"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/stall_wb_load"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_we_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_stb_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_select_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux"
        BEL "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_ready" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_ready" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/sendingData" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/mdio_msr_lstatus"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_tx_cal_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/lstat_read_notify_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_msr_anegcomplete_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_en_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_lpack_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_dvalid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_sof"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_bytesel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_eof"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/to_be_untagged"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_stb_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_valid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/bitsel_d"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/stored_status_has_smac"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_pfcr0_enable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_dsr_lact_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_mdio_cr_data_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_pfcr1_mm_data_lsb_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_pfcr0_mm_data_msb_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/src_fab_o_sof"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_bytesel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_purge"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/sof_reg"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_stb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_wrc_n_o_reg"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_overflow"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_net_rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ctrl_data_valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_diag_cr_rw_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_tcr_enable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_rstr_rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_diag_cr_adr_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_fmc_scl_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_rstr_trig_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rdr_rack_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_host_tdr_data_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/host_rack_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_tdr_tx_data_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_bcr_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_bit_inv"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_oen"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/irq_sts"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ctrl_data_snapshot_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_lw_read_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_lw_read_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_rwsel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_utchi_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_utclo_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_nsec_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_rwsel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/rcer_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/ocer_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/in_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/in_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/in_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_rdreq_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_isr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_ier_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_dfr_host_rdreq_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_idr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_dac_hpll_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_ocer_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_dac_main_value_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_rcer_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_al_cr_valid_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_mask_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_flush_last"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_rx_ready_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_tx_start_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_isr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_ier_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_idr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/regs_o_tx_fifo_dat_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_d"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ie"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_cti_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_load_complete"
        BEL "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/iDacClk" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_in_progress"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/sof_reg" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_adr_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_stb" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_f"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/rom/r_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/odd_length"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/src_fab_o_error"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_last_is_odd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/valid_mask"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_giant"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/q_out_valid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_sel_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_expired"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_smp"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_tx_error_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_rx_error_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/virtual_ERR"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_ack"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_rxfsm_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_bytesel" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_sel_0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/mdio_ready_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/spi_ncs_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sfp_sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sfp_scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_i_d2_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_select_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_select_0"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_inc" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_sof" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_wr" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/last_cycle_act"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_dvalid" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/almost_empty_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/empty"
        BEL "cmp_xwrc_board_clbv2/cmp_arst_edge/sync2" BEL
        "cmp_xwrc_board_clbv2/cmp_arst_edge/sync1" BEL
        "cmp_xwrc_board_clbv2/cmp_arst_edge/ppulse_o" BEL
        "cmp_xwrc_board_clbv2/cmp_arst_edge/sync0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/npulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ie_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ip_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_30_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/exception_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_26_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_29_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_28_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_27_1"
        BEL "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/Mshreg_shifters_0_0" BEL
        "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/shifters_0_0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mshreg_ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv_shift1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv_shift2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv_shift3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[10].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[2].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[3].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[4].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[5].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[6].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[7].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[8].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[9].U_SRLx/gen_srl32.U_SRLC32"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/Mram_mem_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>";
TIMEGRP
        cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/extended_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/synced_d1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_bin_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/almost_full_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/full_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync1/sync0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anrestart_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anrestart_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_sfp_tx_disable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_loopback_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anenable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_uni_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_tx_prbs_sel_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_tx_prbs_sel_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_tx_prbs_sel_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_rfault_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_rfault_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_pause_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_advertise_pause_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_lpbck_vec_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_lpbck_vec_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_ectrl_lpbck_vec_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_anrestart_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_enable_changed"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_full_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_half_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_rfault_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_rfault_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_npage_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_pause_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_pause_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_enable_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_addr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_addr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_fid_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_oob_type_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_incorrect_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/snk_cyc_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_value_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/wb_out_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_frame_id_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/stored_msb_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/src_dreq_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/crc_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/npulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_valid_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_rx_cal_start_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_rx_cal_start_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_rw_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_txpause_802_1q_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_txpause_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_rxpause_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_rxpause_802_1q_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_fix_prio_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_a_hp_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_a_giant_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_keep_crc_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_a_runt_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_en_rxts_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_rx_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_tx_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_en_txts_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mach_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_pvid_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_prio_val_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_prio_val_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_prio_val_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_quanta_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_mru_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_asr_phyad_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_qmode_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_vcr0_qmode_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_fcr_tx_thr_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_rfcr_hpap_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_portid_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_macl_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/r_pfcr1_mm_data_lsb_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/out_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_in2out_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_in2out_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/d_in2out_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_Sync_Done/q_p_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_valid_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_valid_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_cur_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/out_cur_addr_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/fsmfake11_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/fsmfake11_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/in_prev_addr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/in_prev_addr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/sync1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/empty_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/dreq_mask"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_cyc"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_adr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_adr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_sel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_adr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_adr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/diag_adr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_mosi_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_cs_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_sclk_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_sda_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_scl_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_net_rst_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_mosi_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_cs_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_spi_sclk_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_sda_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_sfp_scl_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_pstat_locked_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_pstat_link_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_wr_mode_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_astat_aux_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ptpstat_ptpstate_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sstat_servostate_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_spi_mosi_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_spi_cs_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_spi_sclk_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_sfp_sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_sfp_scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_fmc_sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_fmc_scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_net_rst_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_temp_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ucnt_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_setp_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_cko_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_asym_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_lsb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_dms_msb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_lsb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_mu_msb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ns_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_lsb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_sec_msb_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_rxfcnt_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_txfcnt_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_rdr_rx_data_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/uart_bcr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_cnt_inv_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_cnt_inv_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_sync_inv_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_sync_inv_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_dat"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_cyc"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_rst"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_ovd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/irq_ena"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_n_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_pwr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_pwr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cdr_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_sel_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_sel_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ver_id_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/virtual_ERR"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_39"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_38"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_37"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_36"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_35"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_34"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_33"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_set_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sec_set_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_nsec_set_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_lw"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_lwb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_swb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_set_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_lw"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_int_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_pps_valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_int_write"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_pps_unmask_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_lw_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_lwb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_swb_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_int_write"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_lw_delay"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_req_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_req_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_req_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_2_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked_1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_pre_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_src_pre_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cref_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/regs_out_al_cin_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_grant_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_grant_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_grant_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_valid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_valid_pre"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tag_muxed_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_out2in_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/q_p_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/out_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/d_in2out_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/d_in2out_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/U_sync_sampling/d_in2out_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_dfr_host_rdreq_int_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_rdreq_int_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_eccr_ext_ref_pllrst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_eccr_ext_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/wb_irq_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_pending_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_i_d1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_i_d0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_state_FSM_FFd3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_ack_count_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_ack_count_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_ack_count_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/snk_stall_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_sel_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_cyc_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_adr_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_adr_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/src_dat_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_newpacket_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_newpacket_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_newpacket"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_type_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_type_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_stored_dat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_d_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/tx_fifo_rd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_tx_idle_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_rst_ts_ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_valid_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/snk_cyc_d0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_pid_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr1_tsval_i_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/rddata_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_tx_start_dly0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_en_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_hi_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mprot_lo_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_rx_class_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/regs_o_mcr_tx_start_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_pending_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_pending_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d2_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d2_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_mask_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_mask_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_mask_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_remaining_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_was_busy"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_enable_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_bypass_enable_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_write_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eret_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/scall_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/csr_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_bypass_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_bypass_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_enable_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_target_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/eba_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_1_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_operand_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_data_buf_1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_taken_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_mul_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_load_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_mul_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_load_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_taken_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_shift_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_compare_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_0_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/exception_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/exception_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/branch_predict_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/adder_op_x_n"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/adder_op_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/store_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_x_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_mul_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_compare_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_result_sel_add_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/m_result_sel_shift_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_result_sel_sext_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/x_result_sel_csr_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/regfile_raw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_d_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/regfile_raw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ip_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie_delay_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/restart_address_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_x_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_d_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refilling"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_offset_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_offset_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/restart_request"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/old_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/reb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/old_data_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_dat_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/store_data_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_sel_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/sign_extend_w"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_w_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_w_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/byte_enable_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/sign_extend_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_data_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/size_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/right_shift_result_m_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/shifter/direction_m"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0056_pins<117>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Maddsub_n0055_pins<117>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT_pins<117>"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1,result0_sliced_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/matrix_old_1_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_31"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_30"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_29"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_28"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_27"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_26"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_25"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_24"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_23"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_22"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_21"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_20"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_19"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_18"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_17"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_rom_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/demux_FSM_FFd1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/demux_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_select_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_select_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_snd_stat_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_snd_stat_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_rrobin_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_rrobin_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/ep_stall_mask"
        BEL "cmp_xwrc_board_clbv2/cmp_dac_arb/state_FSM_FFd1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/state_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_data_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_cs_sel_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/dac_cs_sel_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_23" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_22" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_21" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_20" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_19" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_18" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_17" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_16" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dataSh_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_25" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_24" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_23" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_22" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_21" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_20" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_19" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_18" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_17" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_16" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_15" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_14" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_13" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_12" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_11" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_10" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_9" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_8" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_7" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_6" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_5" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_4" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_3" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_2" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/bitCounter_0" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/cs_sel_reg_1" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/cs_sel_reg_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/txsize_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/rcv_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/tx_cnt_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_txfsm_FSM_FFd1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_txfsm_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_rxfsm_FSM_FFd1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_rd" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_eof" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_rd" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fwd_cnt_inc" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_in_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/fsize_wr" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_in_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_31" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_30" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_29" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_28" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_27" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_26" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_25" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_24" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_23" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_22" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_21" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_20" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_19" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_18" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_17" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_16" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/rddata_reg_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_sreg_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_sreg_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_sreg_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/lbk_mcr_ena_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/lbk_mcr_fdmac_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/usedw_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/wr_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/wr_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/wr_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/rd_ptr_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/rd_ptr_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/rd_ptr_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/empty"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/state_FSM_FFd1"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/ack_count_0" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/state_FSM_FFd3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/state_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/enter_idle" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_cyc" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_10"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_9"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_8"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_7"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_6"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_5"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_4"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_3"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_2"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_1"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_dat_0"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_sel" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_15" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_14" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_13" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_12" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_11" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_10" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_9" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_8" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_7" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_6" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_5" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_4" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_3" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/tmp_dat_0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/wb_stb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_error"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/sof_reg"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/mbuf_we"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Insert_OOB/state"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_runt"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/q_drop"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/dropped_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/state"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/almost_full_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_has_smac"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_reset"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/state"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/led_act"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/spi_mosi_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/spi_sclk_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_sr_rx_rdy_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/regs_in_host_rdr_rdy_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/sample_valid_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_newpacket"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_tx_ts_ready_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/rx_fifo_we"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/irq_rx"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/irq_tx"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/almost_full_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_enable_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/use_buf"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/stall_wb_load"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_we_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_stb_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_select_m"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux"
        BEL "cmp_xwrc_board_clbv2/cmp_dac_arb/d2_ready" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/d1_ready" BEL
        "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/sendingData" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/full"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/mdio_msr_lstatus"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_tx_cal_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/lstat_read_notify_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_msr_anegcomplete_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_en_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_lpack_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_dvalid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_sof"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_bytesel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_eof"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/to_be_untagged"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_stb_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob_valid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/bitsel_d"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/stored_status_has_smac"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_pfcr0_enable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_dsr_lact_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_mdio_cr_data_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_pfcr1_mm_data_lsb_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_pfcr0_mm_data_msb_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/src_fab_o_sof"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_bytesel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_purge"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/sof_reg"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_stb"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_wrc_n_o_reg"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_overflow"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_net_rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_wdiag_ctrl_data_valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_diag_cr_rw_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_tcr_enable_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_rstr_rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_diag_cr_adr_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_fmc_scl_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_rstr_trig_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/rdr_rack_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_host_tdr_data_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/host_rack_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_tdr_tx_data_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_bcr_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_bit_inv"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_oen"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/irq_sts"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/wrc_diags_ctrl_data_snapshot_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_lw_read_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_lw_read_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_sync_rwsel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_utchi_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_utclo_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_nsec_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_lwb_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_adj_rwsel"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/rcer_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/ocer_int_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/in_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/in_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/in_ext"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_rdreq_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_isr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_ier_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_dfr_host_rdreq_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_idr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_dac_hpll_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_ocer_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_dac_main_value_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_rcer_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_al_cr_valid_load_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_mask_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_flush_last"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_rx_ready_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/minic_mcr_tx_start_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_isr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_ier_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_idr_write_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/regs_o_tx_fifo_dat_wr_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_in_progress"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_d"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_x"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/eie"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ie"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_cti_o_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/wb_load_complete"
        BEL "cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/iDacClk" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/ack_in_progress"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/sof_reg" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_adr_1" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_stb" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/valid_f"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/rom/r_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/regs_towb_ep_dsr_lact_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/odd_length"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/src_fab_o_error"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/crc_last_is_odd"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/valid_mask"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_giant"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/q_out_valid"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/valid_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int_sel_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/cnt_expired"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_ready"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/adp_in_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/owr_smp"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/nrx_state_FSM_FFd2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_tx_error_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_mcr_rx_error_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/virtual_ERR"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/r_ack"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/lbk_rxfsm_FSM_FFd2" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_bytesel" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/src_out_int_sel_0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/mdio_ready_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/spi_ncs_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sfp_sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sda_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sfp_scl_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/empty"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/eic_irq_controller_inst/irq_i_d2_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_select_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/mux_select_0"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/drp_cnt_inc" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_sof" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/frame_wr" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/gen_leds.U_Led_Ctrl/last_cycle_act"
        BEL "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/src_fab_dvalid" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/almost_empty_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/empty"
        BEL "cmp_xwrc_board_clbv2/cmp_arst_edge/sync2" BEL
        "cmp_xwrc_board_clbv2/cmp_arst_edge/sync1" BEL
        "cmp_xwrc_board_clbv2/cmp_arst_edge/ppulse_o" BEL
        "cmp_xwrc_board_clbv2/cmp_arst_edge/sync0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/npulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/sync0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/synced_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ie_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ip_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd1_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_30_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/exception_m_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_26_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_29_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_28_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_27_1"
        BEL "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/Mshreg_shifters_0_0" BEL
        "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/shifters_0_0" BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_16"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_13"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_15"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_14"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_10"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_12"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_7"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_9"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_8"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/Mshreg_q_data_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/Mshreg_ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_11"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv_shift1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv_shift2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv_shift3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[10].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[2].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[3].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[4].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[5].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[6].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[7].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[8].U_SRLx/gen_srl32.U_SRLC32"
        BEL
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[9].U_SRLx/gen_srl32.U_SRLC32"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/Mram_mem_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<32>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<33>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram01_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram02_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram03_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram04_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram05_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram06_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram07_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram08_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram11_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram12_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram13_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram14_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram15_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram16_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram17_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram18_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram21_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram22_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram23_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram24_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram25_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram26_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram27_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram28_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram32_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram33_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram34_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram35_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram36_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram37_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram38_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<63>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<62>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<65>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FRAME_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram_pins<64>";
PIN
        cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_pins<44>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i"
        PINNAME GTREFCLK0;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_pins<2>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll"
        PINNAME CLKIN1;
PIN
        cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m_pins<2>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m"
        PINNAME CLKIN1;
TIMEGRP clk_125m_gtx_p_i = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_clk_sys_buf_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtp_dedicated_clk"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_pins<44>"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_pins<2>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m_pins<2>";
TIMEGRP clk_125m_gtx_n_i = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_clk_sys_buf_i"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtp_dedicated_clk"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_pins<44>"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_6"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_4"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_3"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_0"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync2"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync1"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/ppulse_o"
        BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_pins<2>"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m_pins<2>";
PIN
        cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll_pins<2>
        = BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll"
        PINNAME CLKIN1;
TIMEGRP clk_20m_vcxo_i = BEL
        "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3" BEL
        "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2" BEL
        "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1" BEL
        "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0" BEL
        "cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn" BEL
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_dmtd_buf_i"
        PIN
        "cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll_pins<2>";
TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
TS_clk_125m_gtx_p_i = PERIOD TIMEGRP "clk_125m_gtx_p_i" 8 ns HIGH 50%;
TS_clk_125m_gtx_n_i = PERIOD TIMEGRP "clk_125m_gtx_n_i" 8 ns HIGH 50%;
        TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd
        = PERIOD TIMEGRP
        "cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd"
        TS_clk_20m_vcxo_i / 3.125 HIGH 50%;
        TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys
        = PERIOD TIMEGRP
        "cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys"
        TS_clk_125m_gtx_p_i / 0.5 HIGH 50%;
        TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0
        = PERIOD TIMEGRP
        "cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0"
        TS_clk_125m_gtx_n_i / 0.5 HIGH 50%;
SCHEMATIC END;

