// Seed: 88636455
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    input wire id_11,
    input supply0 id_12,
    input uwire id_13,
    input wand id_14,
    output supply0 id_15
);
  logic [1 : (  -1  )] id_17;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    output supply0 id_7
);
  logic id_9;
  ;
  assign id_0 = -1;
  assign id_0 = id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_3,
      id_3,
      id_3,
      id_6,
      id_0,
      id_3,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
