# ğŸš€ 4:1 MUX using Task (Verilog)

This project implements a **4:1 multiplexer (MUX)** in Verilog using a **task-based RTL approach**.  
 The MUX selects one of the four 1-bit inputs based on a 2-bit select line `S`.

------

## âœ¨ Features

- ğŸ” 4:1 MUX using a task for output assignment.
- ğŸ§ª Testbench included for complete verification.
- âœ… Demonstrates parameterized selection via task.

---

## ğŸ“‚ Files Included

- `mux4to1_task_select.v` â†’ RTL design of the 4:1 MUX using task.
- `mux4to1_task_select_tb.v` â†’ Testbench for verifying the design.
- `README.md` â†’ Documentation (this file).

---

## ğŸ§© Design Details

### ğŸ”¹ Ports

| Port | Direction | Width | Description         |
| ---- | --------- | ----- | ------------------- |
| `I`  | input     | 4-bit | Data inputs for MUX |
| `S`  | input     | 2-bit | Select signal       |
| `F`  | output    | 1-bit | Output of the MUX   |

### ğŸ”¹ Functionality

1. The 2-bit select signal `S` chooses which input (`I[0]` to `I[3]`) is forwarded to the output.
2. A **task `Selector`** is used to assign the selected input to the output `F`.

---

## ğŸ“Š Simulation

The testbench cycles through all possible input combinations and select signals.

### Example Test Sequence

```text
S=00, I=0001 -> F=1
S=01, I=0010 -> F=1
S=10, I=0100 -> F=1
S=11, I=1000 -> F=1
```

### Monitor Output

```text
0 s=00,I=0000,f=0
10 s=00,I=0001,f=1
20 s=01,I=0010,f=1
...
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog mux4to1_task_select.v mux4to1_task_select_tb.v
vsim -c mux4to1_task_select_tb
run -all
```

---

## ğŸ”¹ License

This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com
