Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Sun Jun 21 01:29:38 2020
| Host         : ishiiPC11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.13 2014-05-07
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There are 62 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 74 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 60 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.130     -144.404                    238                83521        0.056        0.000                      0                83521        0.146        0.000                       0                 33933  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
ETH_RX_CLK      {0.000 20.000}       40.000          25.000          
ETH_TX_CLK      {0.000 20.000}       40.000          25.000          
EXTCLK50M       {0.000 10.000}       20.000          50.000          
  CLKIN1        {0.000 20.000}       40.000          25.000          
    CLKFBIN     {0.000 20.000}       40.000          25.000          
    CLK_25M     {0.000 20.000}       40.000          25.000          
    CLK_66M     {0.000 7.500}        15.000          66.667          
    CLK_6M      {0.000 83.333}       166.667         6.000           
      CLK_3M    {0.000 166.667}      333.333         3.000           
  CLK_125M      {0.000 4.000}        8.000           125.000         
  CLK_250M_0    {0.000 2.000}        4.000           250.000         
  CLK_250M_180  {2.000 4.000}        4.000           250.000         
  CLK_250M_270  {3.000 5.000}        4.000           250.000         
  CLK_250M_90   {1.000 3.000}        4.000           250.000         
  CLK_500M      {0.000 1.000}        2.000           500.000         
  I_0           {0.000 10.000}       20.000          50.000          
vclk_66M        {0.000 7.500}        15.000          66.667          
vclk_6M         {0.000 83.334}       166.667         6.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_RX_CLK           11.408        0.000                      0                  616        0.095        0.000                      0                  616       19.500        0.000                       0                   333  
ETH_TX_CLK           19.105        0.000                      0                  397        0.109        0.000                      0                  397       19.146        0.000                       0                   273  
EXTCLK50M                                                                                                                                                         7.000        0.000                       0                     1  
  CLKIN1                                                                                                                                                         15.000        0.000                       0                     2  
    CLKFBIN                                                                                                                                                      38.751        0.000                       0                     2  
    CLK_25M          19.014        0.000                      0                 9093        0.065        0.000                      0                 9093       18.870        0.000                       0                  4866  
    CLK_66M           9.317        0.000                      0                  179        0.087        0.000                      0                  179        7.000        0.000                       0                    88  
    CLK_6M          159.456        0.000                      0                  596        0.073        0.000                      0                  596       46.693        0.000                       0                   331  
      CLK_3M        326.414        0.000                      0                   30        0.183        0.000                      0                   30      166.167        0.000                       0                    35  
  CLK_125M           -1.619     -125.549                    224                69110        0.057        0.000                      0                69110        2.870        0.000                       0                 25964  
  CLK_250M_0          1.733        0.000                      0                 1032        0.120        0.000                      0                 1032        1.146        0.000                       0                  1550  
  CLK_250M_180                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_270                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_90                                                                                                                                                     1.500        0.000                       0                   131  
  CLK_500M           -2.149      -12.519                     12                   69        0.124        0.000                      0                   69        0.146        0.000                       0                    92  
  I_0                                                                                                                                                            18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_6M        CLK_25M             3.341        0.000                      0                    4        0.079        0.000                      0                    4  
CLK_3M        CLK_6M            162.108        0.000                      0                    2        0.232        0.000                      0                    2  
CLK_25M       CLK_3M              4.457        0.000                      0                   25        0.161        0.000                      0                   25  
CLK_6M        CLK_3M            160.050        0.000                      0                    2        0.067        0.000                      0                    2  
CLK_250M_0    CLK_125M            1.183        0.000                      0                 1032        0.056        0.000                      0                 1032  
CLK_250M_180  CLK_250M_0          0.443        0.000                      0                  129        1.638        0.000                      0                  129  
CLK_250M_270  CLK_250M_0          0.570        0.000                      0                  129        0.059        0.000                      0                  129  
CLK_250M_90   CLK_250M_0          1.495        0.000                      0                  129        0.644        0.000                      0                  129  
CLK_125M      CLK_500M           -7.130       -7.130                      1                    1        0.816        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_125M           CLK_125M                 0.210        0.000                      0                  202        0.591        0.000                      0                  202  
**async_default**  CLK_25M            CLK_25M                 31.399        0.000                      0                  769        0.422        0.000                      0                  769  
**async_default**  CLK_500M           CLK_500M                -0.666       -1.333                      2                    2        0.605        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_RX_CLK
  To Clock:  ETH_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.408ns  (required time - arrival time)
  Source:                 ETH_RXD[3]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.453ns (42.547%)  route 1.962ns (57.453%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 42.873 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R2                                                0.000    28.000 r  ETH_RXD[3]
                         net (fo=0)                   0.000    28.000    ETH_RXD[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.962    31.415    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[3]
    SLICE_X88Y115        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.503    42.873    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    42.873    
                         clock uncertainty           -0.035    42.838    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)       -0.015    42.823    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                         -31.415    
  -------------------------------------------------------------------
                         slack                                 11.408    

Slack (MET) :             11.483ns  (required time - arrival time)
  Source:                 ETH_RXD[0]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.457ns (43.632%)  route 1.882ns (56.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 42.873 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P1                                                0.000    28.000 r  ETH_RXD[0]
                         net (fo=0)                   0.000    28.000    ETH_RXD[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.457    29.457 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           1.882    31.339    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[0]
    SLICE_X88Y117        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.503    42.873    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y117                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    42.873    
                         clock uncertainty           -0.035    42.838    
    SLICE_X88Y117        FDRE (Setup_fdre_C_D)       -0.015    42.823    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                         -31.339    
  -------------------------------------------------------------------
                         slack                                 11.483    

Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.449ns (44.793%)  route 1.786ns (55.207%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 42.873 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P4                                                0.000    28.000 r  ETH_RXD[1]
                         net (fo=0)                   0.000    28.000    ETH_RXD[1]
    P4                   IBUF (Prop_ibuf_I_O)         1.449    29.449 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           1.786    31.235    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[1]
    SLICE_X89Y115        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.503    42.873    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    42.873    
                         clock uncertainty           -0.035    42.838    
    SLICE_X89Y115        FDRE (Setup_fdre_C_D)       -0.047    42.791    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         42.791    
                         arrival time                         -31.235    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.643ns  (required time - arrival time)
  Source:                 ETH_RXD[2]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.453ns (46.254%)  route 1.688ns (53.746%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 42.834 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R1                                                0.000    28.000 r  ETH_RXD[2]
                         net (fo=0)                   0.000    28.000    ETH_RXD[2]
    R1                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.688    31.141    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[2]
    SLICE_X88Y109        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.464    42.834    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    42.834    
                         clock uncertainty           -0.035    42.798    
    SLICE_X88Y109        FDRE (Setup_fdre_C_D)       -0.015    42.783    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                         -31.141    
  -------------------------------------------------------------------
                         slack                                 11.643    

Slack (MET) :             11.830ns  (required time - arrival time)
  Source:                 ETH_RX_ER
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.475ns (39.657%)  route 0.723ns (60.343%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 41.078 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    M2                                                0.000    28.000 r  ETH_RX_ER
                         net (fo=0)                   0.000    28.000    ETH_RX_ER
    M2                   IBUF (Prop_ibuf_I_O)         0.475    28.475 r  ETH_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           0.723    29.199    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_ER
    SLICE_X89Y102        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.805    41.078    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y102                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    41.078    
                         clock uncertainty           -0.035    41.042    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)       -0.014    41.028    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         41.028    
                         arrival time                         -29.199    
  -------------------------------------------------------------------
                         slack                                 11.830    

Slack (MET) :             11.940ns  (required time - arrival time)
  Source:                 ETH_RX_DV
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.775%)  route 0.445ns (48.225%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        0.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 40.913 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    N1                                                0.000    28.000 r  ETH_RX_DV
                         net (fo=0)                   0.000    28.000    ETH_RX_DV
    N1                   IBUF (Prop_ibuf_I_O)         0.478    28.478 r  ETH_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           0.445    28.923    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_DV
    SLICE_X89Y82         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.640    40.913    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y82                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    40.913    
                         clock uncertainty           -0.035    40.878    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)       -0.014    40.864    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         40.864    
                         arrival time                         -28.923    
  -------------------------------------------------------------------
                         slack                                 11.940    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.840ns (21.211%)  route 3.120ns (78.789%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 43.148 - 40.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.073     3.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.398     3.907 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/Q
                         net (fo=6, routed)           1.069     4.976    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[0]
    SLICE_X82Y123        LUT2 (Prop_lut2_I1_O)        0.232     5.208 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<7>_xo<0>1/O
                         net (fo=13, routed)          1.245     6.453    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsFb[7]
    SLICE_X81Y125        LUT6 (Prop_lut6_I0_O)        0.105     6.558 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd06b[7]_reduce_xor_881_xo<0>_SW1/O
                         net (fo=1, routed)           0.806     7.364    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N274
    SLICE_X81Y124        LUT6 (Prop_lut6_I5_O)        0.105     7.469 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd06b[7]_reduce_xor_881_xo<0>/O
                         net (fo=1, routed)           0.000     7.469    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd06b[7]_reduce_xor_88_o
    SLICE_X81Y124        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.778    43.148    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6/C
                         clock pessimism              0.114    43.263    
                         clock uncertainty           -0.035    43.227    
    SLICE_X81Y124        FDSE (Setup_fdse_C_D)        0.032    43.259    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_6
  -------------------------------------------------------------------
                         required time                         43.259    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             36.376ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_7/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.589ns (16.772%)  route 2.923ns (83.228%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 43.285 - 40.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.073     3.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.379     3.888 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/Q
                         net (fo=28, routed)          2.247     6.135    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]
    SLICE_X80Y143        LUT6 (Prop_lut6_I1_O)        0.105     6.240 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT81/O
                         net (fo=1, routed)           0.676     6.916    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT8
    SLICE_X82Y143        LUT6 (Prop_lut6_I5_O)        0.105     7.021 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT82/O
                         net (fo=1, routed)           0.000     7.021    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[7]
    SLICE_X82Y143        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.915    43.285    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X82Y143                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_7/C
                         clock pessimism              0.114    43.399    
                         clock uncertainty           -0.035    43.364    
    SLICE_X82Y143        FDRE (Setup_fdre_C_D)        0.033    43.397    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_7
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                 36.376    

Slack (MET) :             36.401ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.695ns (21.576%)  route 2.526ns (78.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 43.138 - 40.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.189     3.625    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.348     3.973 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/Q
                         net (fo=6, routed)           1.450     5.423    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData[1]
    SLICE_X83Y136        LUT6 (Prop_lut6_I0_O)        0.242     5.665 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o81/O
                         net (fo=2, routed)           1.076     6.742    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o8
    SLICE_X86Y128        LUT6 (Prop_lut6_I4_O)        0.105     6.847 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     6.847    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1
    SLICE_X86Y128        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.768    43.138    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
                         clock pessimism              0.114    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.030    43.247    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         43.247    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 36.401    

Slack (MET) :             36.469ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.840ns (25.348%)  route 2.474ns (74.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 43.137 - 40.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.073     3.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.398     3.907 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/Q
                         net (fo=6, routed)           1.069     4.976    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[0]
    SLICE_X82Y123        LUT2 (Prop_lut2_I1_O)        0.232     5.208 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<7>_xo<0>1/O
                         net (fo=13, routed)          0.919     6.127    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsFb[7]
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.105     6.232 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd13b[7]_fcsCal[5]_XOR_109_o_xo<0>_SW1/O
                         net (fo=1, routed)           0.486     6.718    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N272
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.105     6.823 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd13b[7]_fcsCal[5]_XOR_109_o_xo<0>/O
                         net (fo=1, routed)           0.000     6.823    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd13b[7]_fcsCal[5]_XOR_109_o
    SLICE_X80Y123        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.767    43.137    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13/C
                         clock pessimism              0.114    43.251    
                         clock uncertainty           -0.035    43.216    
    SLICE_X80Y123        FDSE (Setup_fdse_C_D)        0.076    43.292    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_13
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 36.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_9/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.960%)  route 0.140ns (40.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.043     1.316    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.164     1.480 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_9/Q
                         net (fo=1, routed)           0.140     1.620    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr[9]
    SLICE_X88Y129        LUT3 (Prop_lut3_I1_O)        0.045     1.665 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT121/O
                         net (fo=1, routed)           0.000     1.665    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[9]
    SLICE_X88Y129        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.208     1.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/C
                         clock pessimism             -0.219     1.450    
    SLICE_X88Y129        FDRE (Hold_fdre_C_D)         0.120     1.570    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_9
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_10/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_10/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.736%)  route 0.132ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.051     1.324    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141     1.465 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_10/Q
                         net (fo=3, routed)           0.132     1.596    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm[10]
    SLICE_X87Y123        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_10/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.207     1.668    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                         clock pessimism             -0.219     1.449    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.046     1.495    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_10
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxEof/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxEof/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.030%)  route 0.230ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.996     1.269    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.141     1.410 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxEof/Q
                         net (fo=1, routed)           0.230     1.640    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxEof
    SLICE_X85Y124        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxEof/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.219     1.680    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
                         clock pessimism             -0.219     1.461    
    SLICE_X85Y124        FDRE (Hold_fdre_C_D)         0.075     1.536    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxEof
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.239%)  route 0.150ns (41.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.049     1.322    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDRE (Prop_fdre_C_Q)         0.164     1.486 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/Q
                         net (fo=1, routed)           0.150     1.635    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr[4]
    SLICE_X88Y129        LUT3 (Prop_lut3_I1_O)        0.045     1.680 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT71/O
                         net (fo=1, routed)           0.000     1.680    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[4]
    SLICE_X88Y129        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.208     1.669    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
                         clock pessimism             -0.219     1.450    
    SLICE_X88Y129        FDRE (Hold_fdre_C_D)         0.121     1.571    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_4
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.710%)  route 0.196ns (51.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.078     1.351    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y126                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDRE (Prop_fdre_C_Q)         0.141     1.492 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_1/Q
                         net (fo=1, routed)           0.196     1.688    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk[1]
    SLICE_X86Y125        LUT3 (Prop_lut3_I2_O)        0.045     1.733 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[1]_AND_82_o1/O
                         net (fo=1, routed)           0.000     1.733    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[1]_AND_82_o
    SLICE_X86Y125        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.290     1.751    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y125                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_2/C
                         clock pessimism             -0.219     1.531    
    SLICE_X86Y125        FDRE (Hold_fdre_C_D)         0.092     1.623    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_2
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/D
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.321%)  route 0.170ns (54.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.096     1.369    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y132                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y132        FDCE (Prop_fdce_C_Q)         0.141     1.510 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/Q
                         net (fo=6, routed)           0.170     1.680    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[5]
    SLICE_X88Y132        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.265     1.726    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y132                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                         clock pessimism             -0.219     1.507    
    SLICE_X88Y132        FDCE (Hold_fdce_C_D)         0.063     1.570    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orSof/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrInh/D
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.032     1.305    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y132                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDRE (Prop_fdre_C_Q)         0.164     1.469 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orSof/Q
                         net (fo=1, routed)           0.134     1.603    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orSof
    SLICE_X85Y132        LUT5 (Prop_lut5_I2_O)        0.045     1.648 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrInh_rstpot/O
                         net (fo=1, routed)           0.000     1.648    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrInh_rstpot
    SLICE_X85Y132        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrInh/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.203     1.664    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y132                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrInh/C
                         clock pessimism             -0.219     1.445    
    SLICE_X85Y132        FDCE (Hold_fdce_C_D)         0.091     1.536    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrInh
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_28/C
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.056%)  route 0.256ns (57.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.117     1.389    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDSE (Prop_fdse_C_Q)         0.141     1.530 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_28/Q
                         net (fo=8, routed)           0.256     1.787    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal[28]
    SLICE_X78Y124        LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd16b[7]_fcsCal[8]_XOR_106_o_xo<0>1/O
                         net (fo=1, routed)           0.000     1.832    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd16b[7]_fcsCal[8]_XOR_106_o
    SLICE_X78Y124        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.355     1.816    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
                         clock pessimism             -0.219     1.597    
    SLICE_X78Y124        FDSE (Hold_fdse_C_D)         0.121     1.718    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_5/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.500%)  route 0.136ns (39.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.049     1.322    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.164     1.486 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_5/Q
                         net (fo=11, routed)          0.136     1.623    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[5]
    SLICE_X82Y124        LUT5 (Prop_lut5_I4_O)        0.045     1.668 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd25b[7]_fcsCal[17]_XOR_97_o_xo<0>1/O
                         net (fo=1, routed)           0.000     1.668    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd25b[7]_fcsCal[17]_XOR_97_o
    SLICE_X82Y124        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.219     1.680    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X82Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/C
                         clock pessimism             -0.219     1.461    
    SLICE_X82Y124        FDSE (Hold_fdse_C_D)         0.092     1.553    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_15/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.804%)  route 0.131ns (48.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.094     1.367    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y124        FDRE (Prop_fdre_C_Q)         0.141     1.508 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/Q
                         net (fo=3, routed)           0.131     1.639    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm[15]
    SLICE_X87Y123        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_15/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.207     1.668    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y123                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                         clock pessimism             -0.219     1.449    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.075     1.524    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orMacTim_15
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_RX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     40.000  37.830  RAMB36_X3Y27   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y130  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y130  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y130  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y130  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X88Y130  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X88Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X88Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y131  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/lastWe/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y131  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X82Y131  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y132  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y131  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_3/C



---------------------------------------------------------------------------------------------------
From Clock:  ETH_TX_CLK
  To Clock:  ETH_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       19.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.105ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 3.811ns (64.368%)  route 2.110ns (35.632%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.500     2.938    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y103                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.348     3.286 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           2.110     5.396    ETH_TXD_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.463     8.859 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.859    ETH_TXD[2]
    L2                                                                r  ETH_TXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 19.105    

Slack (MET) :             19.113ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TX_EN
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 3.809ns (64.583%)  route 2.089ns (35.417%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.516     2.953    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y105                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.348     3.301 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           2.089     5.390    ETH_TX_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.461     8.852 r  ETH_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     8.852    ETH_TX_EN
    M1                                                                r  ETH_TX_EN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 19.113    

Slack (MET) :             19.483ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 3.690ns (66.083%)  route 1.894ns (33.917%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.460     2.898    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y103                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.379     3.277 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           1.894     5.170    ETH_TXD_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.311     8.481 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.481    ETH_TXD[0]
    L3                                                                r  ETH_TXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 19.483    

Slack (MET) :             19.649ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 3.787ns (70.428%)  route 1.590ns (29.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.500     2.938    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y103                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.348     3.286 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           1.590     4.876    ETH_TXD_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         3.439     8.316 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.316    ETH_TXD[1]
    L4                                                                r  ETH_TXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                 19.649    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.689ns (71.068%)  route 1.502ns (28.932%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.428     2.865    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y101                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.379     3.244 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           1.502     4.746    ETH_TXD_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.310     8.056 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.056    ETH_TXD[3]
    K3                                                                r  ETH_TXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             35.617ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.589ns (15.307%)  route 3.259ns (84.693%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 42.986 - 40.000 ) 
    Source Clock Delay      (SCD):    3.213ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.775     3.213    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y108                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDCE (Prop_fdce_C_Q)         0.379     3.592 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/Q
                         net (fo=5, routed)           2.002     5.593    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[7]
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.105     5.698 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.659     6.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X85Y109        LUT2 (Prop_lut2_I1_O)        0.105     6.463 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.598     7.061    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_9
    RAMB18_X3Y44         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.615    42.986    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y44                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.114    43.100    
                         clock uncertainty           -0.035    43.065    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.678    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                 35.617    

Slack (MET) :             36.023ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.589ns (17.113%)  route 2.853ns (82.887%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 42.986 - 40.000 ) 
    Source Clock Delay      (SCD):    3.213ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.775     3.213    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y108                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDCE (Prop_fdce_C_Q)         0.379     3.592 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/Q
                         net (fo=5, routed)           2.002     5.593    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[7]
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.105     5.698 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.235     5.934    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X85Y109        LUT2 (Prop_lut2_I1_O)        0.105     6.039 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.616     6.655    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_10
    RAMB18_X3Y45         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.615    42.986    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y45                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.114    43.100    
                         clock uncertainty           -0.035    43.065    
    RAMB18_X3Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.678    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 36.023    

Slack (MET) :             36.492ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.589ns (17.949%)  route 2.693ns (82.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 42.834 - 40.000 ) 
    Source Clock Delay      (SCD):    3.213ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.775     3.213    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y108                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDCE (Prop_fdce_C_Q)         0.379     3.592 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_7/Q
                         net (fo=5, routed)           1.852     5.443    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[7]
    SLICE_X82Y109        LUT6 (Prop_lut6_I1_O)        0.105     5.548 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_memRdAddr[10]_equal_74_o111/O
                         net (fo=1, routed)           0.841     6.389    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_memRdAddr[10]_equal_74_o11
    SLICE_X84Y109        LUT4 (Prop_lut4_I2_O)        0.105     6.494 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_memRdAddr[10]_equal_74_o115/O
                         net (fo=1, routed)           0.000     6.494    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_memRdAddr[10]_equal_74_o
    SLICE_X84Y109        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.462    42.834    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
                         clock pessimism              0.114    42.948    
                         clock uncertainty           -0.035    42.912    
    SLICE_X84Y109        FDRE (Setup_fdre_C_D)        0.074    42.986    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdLastAddr
  -------------------------------------------------------------------
                         required time                         42.986    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                 36.492    

Slack (MET) :             36.537ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.775ns (24.419%)  route 2.399ns (75.581%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 42.812 - 40.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.774     3.212    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.379     3.591 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           1.119     4.710    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.128     4.838 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          1.280     6.117    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X87Y111        LUT6 (Prop_lut6_I3_O)        0.268     6.385 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n047691/O
                         net (fo=1, routed)           0.000     6.385    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[17]
    SLICE_X87Y111        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.440    42.812    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y111                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                         clock pessimism              0.114    42.926    
                         clock uncertainty           -0.035    42.891    
    SLICE_X87Y111        FDCE (Setup_fdce_C_D)        0.032    42.923    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_17
  -------------------------------------------------------------------
                         required time                         42.923    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 36.537    

Slack (MET) :             36.537ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.775ns (24.420%)  route 2.399ns (75.580%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 42.812 - 40.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.774     3.212    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.379     3.591 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           1.119     4.710    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.128     4.838 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          1.279     6.117    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X86Y111        LUT6 (Prop_lut6_I1_O)        0.268     6.385 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n04765/O
                         net (fo=1, routed)           0.000     6.385    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[13]
    SLICE_X86Y111        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.440    42.812    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y111                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13/C
                         clock pessimism              0.114    42.926    
                         clock uncertainty           -0.035    42.891    
    SLICE_X86Y111        FDCE (Setup_fdce_C_D)        0.032    42.923    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13
  -------------------------------------------------------------------
                         required time                         42.923    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 36.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.176%)  route 0.176ns (51.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.855     1.130    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y113                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.164     1.294 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_3/Q
                         net (fo=1, routed)           0.176     1.470    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData[3]
    SLICE_X82Y110        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.047     1.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                         clock pessimism             -0.219     1.290    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.071     1.361    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_3
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.880%)  route 0.125ns (40.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.903     1.177    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDCE (Prop_fdce_C_Q)         0.141     1.318 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7/Q
                         net (fo=2, routed)           0.125     1.442    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[7]
    SLICE_X86Y113        LUT5 (Prop_lut5_I4_O)        0.045     1.487 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT<0>/O
                         net (fo=1, routed)           0.000     1.487    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT[0]
    SLICE_X86Y113        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.039     1.502    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y113                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_0/C
                         clock pessimism             -0.219     1.283    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.091     1.374    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_0
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.368%)  route 0.144ns (43.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.908     1.182    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141     1.323 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           0.144     1.467    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X84Y109        LUT5 (Prop_lut5_I2_O)        0.045     1.512 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT<1>/O
                         net (fo=1, routed)           0.000     1.512    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT[1]
    SLICE_X84Y109        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.035     1.497    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_1/C
                         clock pessimism             -0.219     1.278    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120     1.398    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_1
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_6/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_6/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.789%)  route 0.154ns (52.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.875     1.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDCE (Prop_fdce_C_Q)         0.141     1.290 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_6/Q
                         net (fo=1, routed)           0.154     1.444    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen[6]
    SLICE_X84Y109        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.035     1.497    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_6/C
                         clock pessimism             -0.237     1.260    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.064     1.324    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_6
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdAct_0/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orRdAct_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.530%)  route 0.207ns (59.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.902     1.176    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141     1.317 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdAct_0/Q
                         net (fo=2, routed)           0.207     1.524    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdAct[0]
    SLICE_X85Y115        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.086     1.548    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                         clock pessimism             -0.219     1.329    
    SLICE_X85Y115        FDRE (Hold_fdre_C_D)         0.071     1.400    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orRdAct_0
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_19/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.024%)  route 0.193ns (50.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.847     1.121    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.141     1.262 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11/Q
                         net (fo=2, routed)           0.193     1.456    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[11]
    SLICE_X88Y111        LUT6 (Prop_lut6_I1_O)        0.045     1.501 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476111/O
                         net (fo=1, routed)           0.000     1.501    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[19]
    SLICE_X88Y111        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_19/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.027     1.489    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y111                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
                         clock pessimism             -0.237     1.252    
    SLICE_X88Y111        FDCE (Hold_fdce_C_D)         0.120     1.372    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_19
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.200%)  route 0.152ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.871     1.145    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y111                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141     1.286 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/Q
                         net (fo=2, routed)           0.152     1.438    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[2]
    SLICE_X85Y110        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.012     1.474    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                         clock pessimism             -0.236     1.238    
    SLICE_X85Y110        FDRE (Hold_fdre_C_D)         0.070     1.308    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.386%)  route 0.161ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.900     1.174    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y109                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.164     1.338 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.161     1.500    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X82Y110        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.047     1.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism             -0.219     1.290    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.075     1.365    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_29/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.891     1.165    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDCE (Prop_fdce_C_Q)         0.141     1.306 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/Q
                         net (fo=2, routed)           0.160     1.466    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[21]
    SLICE_X84Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.511 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476221/O
                         net (fo=1, routed)           0.000     1.511    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[29]
    SLICE_X84Y110        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_29/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.012     1.474    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_29/C
                         clock pessimism             -0.219     1.255    
    SLICE_X84Y110        FDCE (Hold_fdce_C_D)         0.121     1.376    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_29
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/orBufEmpty/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/rdReq/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.903%)  route 0.211ns (53.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.917     1.191    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y105                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/orBufEmpty/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     1.332 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/orBufEmpty/Q
                         net (fo=1, routed)           0.211     1.543    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/orBufEmpty
    SLICE_X81Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.588 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/orBufEmpty_irBufSop[1]_AND_34_o1/O
                         net (fo=1, routed)           0.000     1.588    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/orBufEmpty_irBufSop[1]_AND_34_o
    SLICE_X81Y106        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/rdReq/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.116     1.578    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y106                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/rdReq/C
                         clock pessimism             -0.219     1.359    
    SLICE_X81Y106        FDCE (Hold_fdce_C_D)         0.091     1.450    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/rdReq
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_TX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528  RAMB18_X3Y42   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y44   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y45   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y42   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X85Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X85Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X85Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X85Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X85Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X85Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X82Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X82Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X82Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/pramblDec/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_7/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X80Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X82Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_5/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X82Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_6/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X82Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y109  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/pramblDec/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X89Y103  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X87Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/ipgCnt_0/C
High Pulse Width  Slow    FDPE/C              n/a            0.500     20.000  19.500  SLICE_X87Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/ipgCnt_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X87Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/ipgCnt_2/C



---------------------------------------------------------------------------------------------------
From Clock:  EXTCLK50M
  To Clock:  EXTCLK50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXTCLK50M
Waveform:           { 0 10 }
Period:             20.000
Sources:            { EXTCLK50M }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKIN1
  To Clock:  CLKIN1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.014ns  (required time - arrival time)
  Source:                 ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M fall@20.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.386%)  route 0.495ns (56.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.096ns = ( 19.904 - 20.000 ) 
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.605     0.397    ResetManager_0/PulseExtender_TcpOpenAck/SCK_DAC_OBUF
    SLICE_X1Y46                                                       r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.379     0.776 r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/Q
                         net (fo=1, routed)           0.495     1.270    ResetManager_0/DOUT
    SLICE_X0Y46          FDCE                                         r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M fall edge)   20.000    20.000 f  
    D18                                               0.000    20.000 f  EXTCLK50M
                         net (fo=0)                   0.000    20.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 f  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    22.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    16.037 f  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    16.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.968 f  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    18.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    18.418 f  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.486    19.904    ResetManager_0/Clk_N
    SLICE_X0Y46                                                       r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/C  (IS_INVERTED)
                         clock pessimism              0.468    20.373    
                         clock uncertainty           -0.046    20.327    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)       -0.043    20.284    ResetManager_0/DelayedTcpOpenAckBothEdge_reg
  -------------------------------------------------------------------
                         required time                         20.284    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 19.014    

Slack (MET) :             28.841ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 0.433ns (3.943%)  route 10.549ns (96.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 39.684 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/Q
                         net (fo=51, routed)         10.549    11.132    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/RBCP_WD[2]
    SLICE_X67Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.266    39.684    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/SCK_DAC_OBUF
    SLICE_X67Y93                                                      r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[2]/C
                         clock pessimism              0.373    40.058    
                         clock uncertainty           -0.046    40.012    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.039    39.973    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[2]
  -------------------------------------------------------------------
                         required time                         39.973    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                 28.841    

Slack (MET) :             29.000ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 0.433ns (4.000%)  route 10.392ns (96.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.314ns = ( 39.686 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDPE (Prop_fdpe_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/Q
                         net (fo=59, routed)         10.392    10.975    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/RBCP_WD[1]
    SLICE_X68Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.268    39.686    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/SCK_DAC_OBUF
    SLICE_X68Y90                                                      r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[9]/C
                         clock pessimism              0.373    40.060    
                         clock uncertainty           -0.046    40.014    
    SLICE_X68Y90         FDRE (Setup_fdre_C_D)       -0.039    39.975    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[9]
  -------------------------------------------------------------------
                         required time                         39.975    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 29.000    

Slack (MET) :             29.010ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 0.433ns (4.007%)  route 10.373ns (95.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.314ns = ( 39.686 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/Q
                         net (fo=51, routed)         10.373    10.956    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/RBCP_WD[2]
    SLICE_X68Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.268    39.686    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/SCK_DAC_OBUF
    SLICE_X68Y90                                                      r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[10]/C
                         clock pessimism              0.373    40.060    
                         clock uncertainty           -0.046    40.014    
    SLICE_X68Y90         FDRE (Setup_fdre_C_D)       -0.047    39.967    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[10]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                 29.010    

Slack (MET) :             29.393ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.398ns  (logic 0.433ns (4.164%)  route 9.965ns (95.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.314ns = ( 39.686 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDPE (Prop_fdpe_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/Q
                         net (fo=59, routed)          9.965    10.548    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/RBCP_WD[1]
    SLICE_X69Y91         FDRE                                         r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.268    39.686    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/SCK_DAC_OBUF
    SLICE_X69Y91                                                      r  MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[1]/C
                         clock pessimism              0.373    40.060    
                         clock uncertainty           -0.046    40.014    
    SLICE_X69Y91         FDRE (Setup_fdre_C_D)       -0.073    39.941    MHTDC_0/MHTDC_Core_0/TimeWindowRegister_0/TIME_WINDOW_reg[1]
  -------------------------------------------------------------------
                         required time                         39.941    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 29.393    

Slack (MET) :             29.924ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HVControl_O/low_dac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 0.433ns (4.355%)  route 9.509ns (95.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( 39.770 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDPE (Prop_fdpe_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/Q
                         net (fo=59, routed)          9.509    10.092    HVControl_O/RBCP_WD[1]
    SLICE_X85Y92         FDRE                                         r  HVControl_O/low_dac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.352    39.770    HVControl_O/SCK_DAC_OBUF
    SLICE_X85Y92                                                      r  HVControl_O/low_dac_reg[1]/C
                         clock pessimism              0.373    40.144    
                         clock uncertainty           -0.046    40.098    
    SLICE_X85Y92         FDRE (Setup_fdre_C_D)       -0.081    40.017    HVControl_O/low_dac_reg[1]
  -------------------------------------------------------------------
                         required time                         40.017    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 29.924    

Slack (MET) :             29.941ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HVControl_O/low_dac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.948ns  (logic 0.433ns (4.353%)  route 9.515ns (95.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( 39.770 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/Q
                         net (fo=51, routed)          9.515    10.098    HVControl_O/RBCP_WD[2]
    SLICE_X85Y94         FDRE                                         r  HVControl_O/low_dac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.352    39.770    HVControl_O/SCK_DAC_OBUF
    SLICE_X85Y94                                                      r  HVControl_O/low_dac_reg[2]/C
                         clock pessimism              0.373    40.144    
                         clock uncertainty           -0.046    40.098    
    SLICE_X85Y94         FDRE (Setup_fdre_C_D)       -0.059    40.039    HVControl_O/low_dac_reg[2]
  -------------------------------------------------------------------
                         required time                         40.039    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 29.941    

Slack (MET) :             30.003ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HVControl_O/up_dac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 0.433ns (4.386%)  route 9.440ns (95.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 39.772 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDPE (Prop_fdpe_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/Q
                         net (fo=59, routed)          9.440    10.023    HVControl_O/RBCP_WD[1]
    SLICE_X86Y94         FDRE                                         r  HVControl_O/up_dac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.354    39.772    HVControl_O/SCK_DAC_OBUF
    SLICE_X86Y94                                                      r  HVControl_O/up_dac_reg[1]/C
                         clock pessimism              0.373    40.146    
                         clock uncertainty           -0.046    40.100    
    SLICE_X86Y94         FDRE (Setup_fdre_C_D)       -0.073    40.027    HVControl_O/up_dac_reg[1]
  -------------------------------------------------------------------
                         required time                         40.027    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 30.003    

Slack (MET) :             30.312ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HVControl_O/up_dac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 0.433ns (4.527%)  route 9.132ns (95.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 39.772 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/Q
                         net (fo=51, routed)          9.132     9.715    HVControl_O/RBCP_WD[2]
    SLICE_X86Y94         FDRE                                         r  HVControl_O/up_dac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.354    39.772    HVControl_O/SCK_DAC_OBUF
    SLICE_X86Y94                                                      r  HVControl_O/up_dac_reg[2]/C
                         clock pessimism              0.373    40.146    
                         clock uncertainty           -0.046    40.100    
    SLICE_X86Y94         FDRE (Setup_fdre_C_D)       -0.073    40.027    HVControl_O/up_dac_reg[2]
  -------------------------------------------------------------------
                         required time                         40.027    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                 30.312    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_14/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TriggerWidth_0/width_cnt_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 0.589ns (6.342%)  route 8.698ns (93.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 39.680 - 40.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.356     0.148    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X48Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDRE (Prop_fdre_C_Q)         0.379     0.527 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_14/Q
                         net (fo=18, routed)          1.678     2.205    WRAP_SiTCP_GMII_XC7A_32K_0/O1[13]
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.105     2.310 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_6__0/O
                         net (fo=9, routed)           0.854     3.164    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_6__0
    SLICE_X40Y133        LUT6 (Prop_lut6_I4_O)        0.105     3.269 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_1__7/O
                         net (fo=45, routed)          6.167     9.435    TriggerWidth_0/WIDTH_rst
    SLICE_X15Y102        FDRE                                         r  TriggerWidth_0/width_cnt_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.262    39.680    TriggerWidth_0/SCK_DAC_OBUF
    SLICE_X15Y102                                                     r  TriggerWidth_0/width_cnt_reg[0]_rep/C
                         clock pessimism              0.439    40.119    
                         clock uncertainty           -0.046    40.073    
    SLICE_X15Y102        FDRE (Setup_fdre_C_CE)      -0.168    39.905    TriggerWidth_0/width_cnt_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                 30.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/orBusAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.435%)  route 0.183ns (49.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.244ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.641    -0.244    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X53Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/orBusAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.103 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/orBusAddr_4/Q
                         net (fo=1, routed)           0.183     0.079    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_DMAC/orBusAddr[4]
    SLICE_X54Y147        LUT3 (Prop_lut3_I2_O)        0.045     0.124 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/Mmux_IBUS_ADDR[15]_DMAC_BUS_ADDR[15]_mux_17_OUT111/O
                         net (fo=1, routed)           0.000     0.124    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/IBUS_ADDR[15]_DMAC_BUS_ADDR[15]_mux_17_OUT[4]
    SLICE_X54Y147        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.828    -0.537    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X54Y147                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAddr_4/C
                         clock pessimism              0.475    -0.062    
    SLICE_X54Y147        FDRE (Hold_fdre_C_D)         0.121     0.059    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAddr_4
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMS32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.561    -0.325    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X33Y135                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.184 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.253     0.069    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y135        RAMS32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.831    -0.535    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y135                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/CLK
                         clock pessimism              0.225    -0.310    
    SLICE_X30Y135        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.001    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rdDataBuf_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.356%)  route 0.130ns (34.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.645    -0.240    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rdDataBuf_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.092 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rdDataBuf_9/Q
                         net (fo=2, routed)           0.130     0.038    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rdDataBuf[9]
    SLICE_X62Y149        LUT3 (Prop_lut3_I1_O)        0.098     0.136 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/mux111/O
                         net (fo=1, routed)           0.000     0.136    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rdDataBuf[15]_rdDataBuf[7]_mux_84_OUT[1]
    SLICE_X62Y149        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.833    -0.532    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y149                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd_1/C
                         clock pessimism              0.475    -0.057    
    SLICE_X62Y149        FDRE (Hold_fdre_C_D)         0.120     0.063    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd_1
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X3Y52     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X1Y58     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y44     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y45     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y49     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y47     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y50     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y49     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y47     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y126    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X14Y125    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X38Y129    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X38Y129    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_66M
  To Clock:  CLK_66M

Setup :            0  Failing Endpoints,  Worst Slack        9.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.021ns (21.620%)  route 3.701ns (78.380%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.189ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.397     0.189    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y56                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.734     0.923 r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/DOBDO[7]
                         net (fo=1, routed)           0.944     1.867    SPI_FLASH_Programmer_0/WriteBuf/SPI_CommandSender_0/SPI_IF_0/DinReg[7]
    SLICE_X63Y140        LUT6 (Prop_lut6_I0_O)        0.105     1.972 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_i_3/O
                         net (fo=1, routed)           0.000     1.972    SPI_FLASH_Programmer_0/WriteBuf/n_0_SPI_MOSI_i_3
    SLICE_X63Y140        MUXF7 (Prop_muxf7_I1_O)      0.182     2.154 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_reg_i_1/O
                         net (fo=1, routed)           2.757     4.911    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiMosiPre
    OLOGIC_X0Y98         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y98                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.854    14.228    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  9.317    

Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.538ns (11.612%)  route 4.095ns (88.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.252ns = ( 14.748 - 15.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.356     0.148    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X58Y149                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.433     0.581 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.437     2.018    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.105     2.123 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          2.658     4.781    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    OLOGIC_X0Y88         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.748    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    OLOGIC_X0Y88                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    OLOGIC_X0Y88         FDRE (Setup_fdre_C_D)       -0.707    14.371    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             10.446ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.448ns (11.844%)  route 3.335ns (88.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.141ns = ( 14.859 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           3.335     4.053    SPI_FLASH_Programmer_0/ReadBuf/Q[0]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.441    14.859    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.373    15.232    
                         clock uncertainty           -0.043    15.189    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.690    14.499    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                 10.446    

Slack (MET) :             10.548ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.484ns (13.164%)  route 3.193ns (86.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.358     0.150    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X49Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.379     0.529 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=8, routed)           0.614     1.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[2]
    SLICE_X44Y141        LUT3 (Prop_lut3_I0_O)        0.105     1.248 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.579     3.827    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    OLOGIC_X0Y96         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y96                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.707    14.375    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                 10.548    

Slack (MET) :             10.946ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.484ns (14.029%)  route 2.966ns (85.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.358     0.150    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X49Y141                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.379     0.529 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=8, routed)           0.614     1.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[2]
    SLICE_X44Y141        LUT3 (Prop_lut3_I0_O)        0.105     1.248 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.352     3.600    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_CE)      -0.536    14.546    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                 10.946    

Slack (MET) :             11.195ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.538ns (15.870%)  route 2.852ns (84.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.180ns = ( 14.820 - 15.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.356     0.148    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X58Y149                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.433     0.581 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.437     2.018    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.105     2.123 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.415     3.538    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y158        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.402    14.820    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y158                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/C
                         clock pessimism              0.379    15.200    
                         clock uncertainty           -0.043    15.157    
    SLICE_X62Y158        FDRE (Setup_fdre_C_R)       -0.423    14.734    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 11.195    

Slack (MET) :             11.217ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.448ns (12.567%)  route 3.117ns (87.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.182ns = ( 14.818 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           3.117     3.835    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/O5[0]
    SLICE_X61Y155        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.400    14.818    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X61Y155                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/C
                         clock pessimism              0.373    15.192    
                         clock uncertainty           -0.043    15.149    
    SLICE_X61Y155        FDRE (Setup_fdre_C_D)       -0.096    15.053    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                 11.217    

Slack (MET) :             11.305ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.538ns (16.394%)  route 2.744ns (83.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 14.821 - 15.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.356     0.148    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X58Y149                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.433     0.581 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.437     2.018    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.105     2.123 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.307     3.430    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y157        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.403    14.821    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y157                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
                         clock pessimism              0.379    15.201    
                         clock uncertainty           -0.043    15.158    
    SLICE_X62Y157        FDRE (Setup_fdre_C_R)       -0.423    14.735    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 11.305    

Slack (MET) :             11.305ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.538ns (16.394%)  route 2.744ns (83.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 14.821 - 15.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.356     0.148    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X58Y149                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.433     0.581 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.437     2.018    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.105     2.123 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.307     3.430    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y157        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.403    14.821    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y157                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
                         clock pessimism              0.379    15.201    
                         clock uncertainty           -0.043    15.158    
    SLICE_X62Y157        FDRE (Setup_fdre_C_R)       -0.423    14.735    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 11.305    

Slack (MET) :             11.305ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.538ns (16.394%)  route 2.744ns (83.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 14.821 - 15.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.356     0.148    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X58Y149                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.433     0.581 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/Q
                         net (fo=9, routed)           1.437     2.018    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[1]
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.105     2.123 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.307     3.430    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y157        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.403    14.821    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y157                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]/C
                         clock pessimism              0.379    15.201    
                         clock uncertainty           -0.043    15.158    
    SLICE_X62Y157        FDRE (Setup_fdre_C_R)       -0.423    14.735    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 11.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.443%)  route 0.161ns (49.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.643    -0.242    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y157                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.078 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/Q
                         net (fo=3, routed)           0.161     0.083    SPI_FLASH_Programmer_0/ReadBuf/out[11]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.957    -0.409    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.221    -0.188    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.005    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.185%)  route 0.163ns (49.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y156                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/Q
                         net (fo=3, routed)           0.163     0.085    SPI_FLASH_Programmer_0/ReadBuf/out[6]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.957    -0.409    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.221    -0.188    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.005    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.085%)  route 0.217ns (56.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.643    -0.242    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y157                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.078 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/Q
                         net (fo=3, routed)           0.217     0.138    SPI_FLASH_Programmer_0/ReadBuf/out[10]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.957    -0.409    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.221    -0.188    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.005    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.900%)  route 0.218ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.643    -0.242    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y157                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.078 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/Q
                         net (fo=3, routed)           0.218     0.140    SPI_FLASH_Programmer_0/ReadBuf/out[9]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.957    -0.409    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.221    -0.188    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.005    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y155                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/Q
                         net (fo=3, routed)           0.219     0.141    SPI_FLASH_Programmer_0/ReadBuf/out[0]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.957    -0.409    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.221    -0.188    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.005    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.393%)  route 0.223ns (57.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y155                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/Q
                         net (fo=3, routed)           0.223     0.146    SPI_FLASH_Programmer_0/ReadBuf/out[1]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.957    -0.409    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.221    -0.188    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.005    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.202%)  route 0.225ns (57.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.241ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.644    -0.241    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y155                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.077 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/Q
                         net (fo=3, routed)           0.225     0.147    SPI_FLASH_Programmer_0/ReadBuf/out[2]
    RAMB36_X1Y31         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.957    -0.409    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y31                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.221    -0.188    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.005    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.299%)  route 0.344ns (67.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.645    -0.240    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X62Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.076 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[7]/Q
                         net (fo=1, routed)           0.344     0.267    SPI_FLASH_Programmer_0/ReadBuf/Q[7]
    RAMB36_X1Y30         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.958    -0.408    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y30                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.221    -0.187    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.109    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.127%)  route 0.346ns (67.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.645    -0.240    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X62Y152                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.076 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[6]/Q
                         net (fo=2, routed)           0.346     0.270    SPI_FLASH_Programmer_0/ReadBuf/Q[6]
    RAMB36_X1Y30         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.958    -0.408    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y30                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.221    -0.187    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.109    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.040%)  route 0.267ns (61.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.643    -0.242    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y157                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.078 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/Q
                         net (fo=3, routed)           0.267     0.189    SPI_FLASH_Programmer_0/ReadBuf/out[11]
    RAMB36_X1Y30         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.958    -0.408    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y30                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.221    -0.187    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.004    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_66M
Waveform:           { 0 7.5 }
Period:             15.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X1Y31     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X1Y30     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     15.000  12.830   RAMB18_X1Y56     SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     15.000  13.408   BUFGCTRL_X0Y22   ClockManager_0/MMCM_0/BUFG_CLK_66M/I
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y98     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y96     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   ILOGIC_X0Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y88     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     15.000  13.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     15.000  14.000   SLICE_X44Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   15.000  198.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X44Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X44Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X58Y149    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y139    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X44Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X58Y149    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y138    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y139    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y136    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y137    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      159.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.456ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG2/Address_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.341ns (19.754%)  route 5.447ns (80.246%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 166.339 - 166.667 ) 
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.463     0.255    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y106                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        FDCE (Prop_fdce_C_Q)         0.448     0.703 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/Q
                         net (fo=4, routed)           3.151     3.854    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[7]
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.154     4.008 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_48__2/O
                         net (fo=1, routed)           0.000     4.008    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_48__2
    SLICE_X40Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.340 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.472 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           1.792     6.264    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.275     6.539 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Address[5]_i_1__2/O
                         net (fo=6, routed)           0.504     7.043    ADC_0/ADC_Core_LG2/n_0_PedestalSuppressionRam
    SLICE_X15Y118        FDCE                                         r  ADC_0/ADC_Core_LG2/Address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.254   166.339    ADC_0/ADC_Core_LG2/CLK
    SLICE_X15Y118                                                     r  ADC_0/ADC_Core_LG2/Address_reg[5]/C
                         clock pessimism              0.379   166.719    
                         clock uncertainty           -0.052   166.667    
    SLICE_X15Y118        FDCE (Setup_fdce_C_CE)      -0.168   166.499    ADC_0/ADC_Core_LG2/Address_reg[5]
  -------------------------------------------------------------------
                         required time                        166.499    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                159.456    

Slack (MET) :             159.476ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.341ns (20.629%)  route 5.160ns (79.371%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 166.380 - 166.667 ) 
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.463     0.255    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y106                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        FDCE (Prop_fdce_C_Q)         0.448     0.703 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/Q
                         net (fo=4, routed)           3.151     3.854    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[7]
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.154     4.008 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_48__2/O
                         net (fo=1, routed)           0.000     4.008    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_48__2
    SLICE_X40Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.340 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.472 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           1.407     5.879    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X11Y118        LUT4 (Prop_lut4_I0_O)        0.275     6.154 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.602     6.756    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.295   166.380    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y47                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.759    
                         clock uncertainty           -0.052   166.708    
    RAMB18_X0Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.232    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.232    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                159.476    

Slack (MET) :             159.548ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.341ns (20.860%)  route 5.087ns (79.140%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 166.380 - 166.667 ) 
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.463     0.255    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y106                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        FDCE (Prop_fdce_C_Q)         0.448     0.703 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/Q
                         net (fo=4, routed)           3.151     3.854    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[7]
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.154     4.008 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_48__2/O
                         net (fo=1, routed)           0.000     4.008    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_48__2
    SLICE_X40Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.340 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.472 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           1.407     5.879    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X11Y118        LUT4 (Prop_lut4_I0_O)        0.275     6.154 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.530     6.683    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.295   166.380    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y47                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.759    
                         clock uncertainty           -0.052   166.708    
    RAMB18_X0Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.232    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.232    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                159.548    

Slack (MET) :             159.548ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.341ns (20.860%)  route 5.087ns (79.140%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 166.380 - 166.667 ) 
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.463     0.255    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y106                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        FDCE (Prop_fdce_C_Q)         0.448     0.703 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/Q
                         net (fo=4, routed)           3.151     3.854    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[7]
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.154     4.008 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_48__2/O
                         net (fo=1, routed)           0.000     4.008    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_48__2
    SLICE_X40Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.340 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.472 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           1.407     5.879    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X11Y118        LUT4 (Prop_lut4_I0_O)        0.275     6.154 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.530     6.683    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.295   166.380    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y47                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.759    
                         clock uncertainty           -0.052   166.708    
    RAMB18_X0Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.232    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.232    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                159.548    

Slack (MET) :             159.559ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.694ns (10.571%)  route 5.871ns (89.429%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.160ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.368     0.160    ADC_0/ADC_Core_LG1/CLK
    SLICE_X15Y137                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDCE (Prop_fdce_C_Q)         0.379     0.539 f  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=60, routed)          2.271     2.810    ADC_0/ADC_Core_LG1/CurrentState[3]
    SLICE_X11Y124        LUT4 (Prop_lut4_I2_O)        0.105     2.915 r  ADC_0/ADC_Core_LG1/RamData_reg_i_35/O
                         net (fo=13, routed)          1.345     4.260    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteFooter
    SLICE_X14Y133        LUT6 (Prop_lut6_I2_O)        0.105     4.365 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           1.461     5.826    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X6Y126         LUT4 (Prop_lut4_I1_O)        0.105     5.931 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__1/O
                         net (fo=4, routed)           0.794     6.725    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                159.559    

Slack (MET) :             159.559ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.694ns (10.571%)  route 5.871ns (89.429%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.160ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.368     0.160    ADC_0/ADC_Core_LG1/CLK
    SLICE_X15Y137                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDCE (Prop_fdce_C_Q)         0.379     0.539 f  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=60, routed)          2.271     2.810    ADC_0/ADC_Core_LG1/CurrentState[3]
    SLICE_X11Y124        LUT4 (Prop_lut4_I2_O)        0.105     2.915 r  ADC_0/ADC_Core_LG1/RamData_reg_i_35/O
                         net (fo=13, routed)          1.345     4.260    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteFooter
    SLICE_X14Y133        LUT6 (Prop_lut6_I2_O)        0.105     4.365 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           1.461     5.826    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X6Y126         LUT4 (Prop_lut4_I1_O)        0.105     5.931 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__1/O
                         net (fo=4, routed)           0.794     6.725    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                159.559    

Slack (MET) :             159.567ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG2/Address_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 1.341ns (20.082%)  route 5.337ns (79.918%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 166.340 - 166.667 ) 
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.463     0.255    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y106                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        FDCE (Prop_fdce_C_Q)         0.448     0.703 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/Q
                         net (fo=4, routed)           3.151     3.854    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[7]
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.154     4.008 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_48__2/O
                         net (fo=1, routed)           0.000     4.008    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_48__2
    SLICE_X40Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.340 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.472 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           1.792     6.264    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.275     6.539 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Address[5]_i_1__2/O
                         net (fo=6, routed)           0.394     6.933    ADC_0/ADC_Core_LG2/n_0_PedestalSuppressionRam
    SLICE_X15Y117        FDCE                                         r  ADC_0/ADC_Core_LG2/Address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.255   166.340    ADC_0/ADC_Core_LG2/CLK
    SLICE_X15Y117                                                     r  ADC_0/ADC_Core_LG2/Address_reg[0]/C
                         clock pessimism              0.379   166.720    
                         clock uncertainty           -0.052   166.668    
    SLICE_X15Y117        FDCE (Setup_fdce_C_CE)      -0.168   166.500    ADC_0/ADC_Core_LG2/Address_reg[0]
  -------------------------------------------------------------------
                         required time                        166.500    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                159.567    

Slack (MET) :             159.567ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG2/Address_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 1.341ns (20.082%)  route 5.337ns (79.918%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 166.340 - 166.667 ) 
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.463     0.255    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y106                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        FDCE (Prop_fdce_C_Q)         0.448     0.703 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/Q
                         net (fo=4, routed)           3.151     3.854    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[7]
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.154     4.008 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_48__2/O
                         net (fo=1, routed)           0.000     4.008    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_48__2
    SLICE_X40Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.340 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.472 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           1.792     6.264    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.275     6.539 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Address[5]_i_1__2/O
                         net (fo=6, routed)           0.394     6.933    ADC_0/ADC_Core_LG2/n_0_PedestalSuppressionRam
    SLICE_X15Y117        FDCE                                         r  ADC_0/ADC_Core_LG2/Address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.255   166.340    ADC_0/ADC_Core_LG2/CLK
    SLICE_X15Y117                                                     r  ADC_0/ADC_Core_LG2/Address_reg[2]/C
                         clock pessimism              0.379   166.720    
                         clock uncertainty           -0.052   166.668    
    SLICE_X15Y117        FDCE (Setup_fdce_C_CE)      -0.168   166.500    ADC_0/ADC_Core_LG2/Address_reg[2]
  -------------------------------------------------------------------
                         required time                        166.500    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                159.567    

Slack (MET) :             159.629ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 1.341ns (21.125%)  route 5.007ns (78.875%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 166.380 - 166.667 ) 
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.463     0.255    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y106                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        FDCE (Prop_fdce_C_Q)         0.448     0.703 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[7]/Q
                         net (fo=4, routed)           3.151     3.854    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[7]
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.154     4.008 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_48__2/O
                         net (fo=1, routed)           0.000     4.008    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_48__2
    SLICE_X40Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.340 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_39__1
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.472 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           1.407     5.879    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X11Y118        LUT4 (Prop_lut4_I0_O)        0.275     6.154 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           0.449     6.603    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.295   166.380    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y47                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.759    
                         clock uncertainty           -0.052   166.708    
    RAMB18_X0Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.232    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.232    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                159.629    

Slack (MET) :             159.640ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.694ns (10.702%)  route 5.791ns (89.298%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.160ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.368     0.160    ADC_0/ADC_Core_LG1/CLK
    SLICE_X15Y137                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDCE (Prop_fdce_C_Q)         0.379     0.539 f  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=60, routed)          2.271     2.810    ADC_0/ADC_Core_LG1/CurrentState[3]
    SLICE_X11Y124        LUT4 (Prop_lut4_I2_O)        0.105     2.915 r  ADC_0/ADC_Core_LG1/RamData_reg_i_35/O
                         net (fo=13, routed)          1.345     4.260    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteFooter
    SLICE_X14Y133        LUT6 (Prop_lut6_I2_O)        0.105     4.365 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           1.461     5.826    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X6Y126         LUT4 (Prop_lut4_I1_O)        0.105     5.931 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__1/O
                         net (fo=4, routed)           0.714     6.645    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                159.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.445%)  route 0.184ns (56.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.649    -0.236    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/CLK
    SLICE_X28Y150                                                     r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.095 r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.184     0.088    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/temp
    SLICE_X28Y146        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.836    -0.530    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/CLK
    SLICE_X28Y146                                                     r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.475    -0.055    
    SLICE_X28Y146        FDCE (Hold_fdce_C_D)         0.070     0.015    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/Wptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.187%)  route 0.099ns (34.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ADC_0/ADC_Core_LG1/CLK
    SLICE_X13Y136                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=55, routed)          0.099    -0.080    ADC_0/ADC_EventBuffer_LG1/out[0]
    SLICE_X12Y136        LUT5 (Prop_lut5_I2_O)        0.045    -0.035 r  ADC_0/ADC_EventBuffer_LG1/Wptr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    ADC_0/ADC_EventBuffer_LG1/n_0_Wptr[0]_i_1
    SLICE_X12Y136        FDCE                                         r  ADC_0/ADC_EventBuffer_LG1/Wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ADC_0/ADC_EventBuffer_LG1/CLK
    SLICE_X12Y136                                                     r  ADC_0/ADC_EventBuffer_LG1/Wptr_reg[0]/C
                         clock pessimism              0.223    -0.308    
    SLICE_X12Y136        FDCE (Hold_fdce_C_D)         0.120    -0.188    ADC_0/ADC_EventBuffer_LG1/Wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.491%)  route 0.116ns (38.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.177 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.116    -0.060    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X12Y141        LUT6 (Prop_lut6_I2_O)        0.045    -0.015 r  GlobalReadRegister_0/ReadRegister_1/Count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.015    GlobalReadRegister_0/ReadRegister_1/p_0_in[2]
    SLICE_X12Y141        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.527    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X12Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[2]/C
                         clock pessimism              0.222    -0.305    
    SLICE_X12Y141        FDCE (Hold_fdce_C_D)         0.121    -0.184    GlobalReadRegister_0/ReadRegister_1/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.087%)  route 0.118ns (38.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.177 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.118    -0.058    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X12Y141        LUT5 (Prop_lut5_I4_O)        0.045    -0.013 r  GlobalReadRegister_0/ReadRegister_1/Count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.013    GlobalReadRegister_0/ReadRegister_1/p_0_in[1]
    SLICE_X12Y141        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.527    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X12Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/C
                         clock pessimism              0.222    -0.305    
    SLICE_X12Y141        FDCE (Hold_fdce_C_D)         0.121    -0.184    GlobalReadRegister_0/ReadRegister_1/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.660%)  route 0.098ns (37.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/I5
    SLICE_X14Y140                                                     r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDCE (Prop_fdce_C_Q)         0.164    -0.154 r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.098    -0.056    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/temp
    SLICE_X13Y141        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.527    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.225    -0.302    
    SLICE_X13Y141        FDCE (Hold_fdce_C_D)         0.075    -0.227    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X35Y144                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.072    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[5]
    SLICE_X34Y144        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X34Y144                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]/C
                         clock pessimism              0.222    -0.309    
    SLICE_X34Y144        FDCE (Hold_fdce_C_D)         0.063    -0.246    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/Serializer_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/CurrentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.436%)  route 0.150ns (44.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    GlobalSlowControl_0/SlowControl_2/Serializer_0/CLK
    SLICE_X28Y140                                                     r  GlobalSlowControl_0/SlowControl_2/Serializer_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  GlobalSlowControl_0/SlowControl_2/Serializer_0/CurrentState_reg[1]/Q
                         net (fo=7, routed)           0.150    -0.030    GlobalSlowControl_0/SlowControl_2/Serializer_0/CurrentState[1]
    SLICE_X30Y140        LUT4 (Prop_lut4_I2_O)        0.045     0.015 r  GlobalSlowControl_0/SlowControl_2/Serializer_0/CurrentState[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.015    GlobalSlowControl_0/SlowControl_2/n_2_Serializer_0
    SLICE_X30Y140        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    GlobalSlowControl_0/SlowControl_2/CLK
    SLICE_X30Y140                                                     r  GlobalSlowControl_0/SlowControl_2/CurrentState_reg[1]/C
                         clock pessimism              0.246    -0.285    
    SLICE_X30Y140        FDCE (Hold_fdce_C_D)         0.121    -0.164    GlobalSlowControl_0/SlowControl_2/CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.177 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.129    -0.047    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X12Y141        LUT4 (Prop_lut4_I2_O)        0.045    -0.002 r  GlobalReadRegister_0/ReadRegister_1/Count[0]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.002    GlobalReadRegister_0/ReadRegister_1/p_0_in[0]
    SLICE_X12Y141        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.838    -0.527    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X12Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[0]/C
                         clock pessimism              0.222    -0.305    
    SLICE_X12Y141        FDCE (Hold_fdce_C_D)         0.120    -0.185    GlobalReadRegister_0/ReadRegister_1/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X35Y143                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.070    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[4]
    SLICE_X34Y144        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X34Y144                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]/C
                         clock pessimism              0.225    -0.306    
    SLICE_X34Y144        FDCE (Hold_fdce_C_D)         0.052    -0.254    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.735%)  route 0.131ns (41.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.566    -0.320    ADC_0/ADC_Core_HG1/CLK
    SLICE_X15Y137                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.179 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=56, routed)          0.131    -0.048    ADC_0/ADC_Core_HG1/CurrentState[2]
    SLICE_X14Y137        LUT6 (Prop_lut6_I3_O)        0.045    -0.003 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.003    ADC_0/ADC_Core_HG1/n_0_FSM_sequential_CurrentState[0]_i_1__5
    SLICE_X14Y137        FDCE                                         r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.836    -0.530    ADC_0/ADC_Core_HG1/CLK
    SLICE_X14Y137                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[0]/C
                         clock pessimism              0.223    -0.307    
    SLICE_X14Y137        FDCE (Hold_fdce_C_D)         0.120    -0.187    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_6M
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y44     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y45     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y49     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y47     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y50     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y49     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y47     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     166.667  165.074  BUFGCTRL_X0Y23   ClockManager_0/MMCM_0/BUFG_CLK_6M/I
Min Period        n/a     FDCE/C              n/a            1.474     166.667  165.193  ILOGIC_X0Y109    ADC_0/ADC_Core_HG1/DelayedAdcData_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y121    ADC_0/ADC_Core_HG1/DelayedChannel_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y121    ADC_0/ADC_Core_HG1/DelayedChannel_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y121    ADC_0/ADC_Core_HG1/DelayedChannel_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y121    ADC_0/ADC_Core_HG1/DelayedChannel_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X14Y117    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X14Y119    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X14Y119    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X15Y128    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X14Y128    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X15Y128    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y146    ADC_0/ADC_Controller_0/Channel_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X12Y145    ADC_0/ADC_Controller_0/Channel_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X12Y145    ADC_0/ADC_Controller_0/Channel_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y145    ADC_0/ADC_Controller_0/Channel_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y145    ADC_0/ADC_Controller_0/Channel_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y147    ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X11Y147    ADC_0/ADC_Controller_0/CurrentState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y144    ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X15Y112    ADC_0/ADC_Core_HG1/Address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X15Y112    ADC_0/ADC_Core_HG1/Address_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      326.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      166.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             326.414ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 2.032ns (29.459%)  route 4.866ns (70.541%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.758 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.023 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.023    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                326.414    

Slack (MET) :             326.420ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.026ns (29.398%)  route 4.866ns (70.602%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.758 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259    10.017 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.017    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                326.420    

Slack (MET) :             326.480ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 1.966ns (28.778%)  route 4.866ns (71.222%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.758 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.957 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.957    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                326.480    

Slack (MET) :             326.498ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.948ns (28.590%)  route 4.866ns (71.410%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.758 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.939 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.939    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                326.498    

Slack (MET) :             326.512ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.934ns (28.443%)  route 4.866ns (71.557%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.925 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.925    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                326.512    

Slack (MET) :             326.518ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.928ns (28.379%)  route 4.866ns (71.621%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.919 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.919    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                326.518    

Slack (MET) :             326.578ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 1.868ns (27.741%)  route 4.866ns (72.259%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.859 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.859    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                326.578    

Slack (MET) :             326.596ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 1.850ns (27.548%)  route 4.866ns (72.452%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.660 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.660    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.841 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.841    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.787   336.429    
                         clock uncertainty           -0.052   336.378    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   336.437    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        336.437    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                326.596    

Slack (MET) :             326.612ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 1.836ns (27.396%)  route 4.866ns (72.604%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 335.644 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.827 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.827    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X87Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.644    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.787   336.431    
                         clock uncertainty           -0.052   336.380    
    SLICE_X87Y70         FDCE (Setup_fdce_C_D)        0.059   336.439    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        336.439    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                326.612    

Slack (MET) :             326.618ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.830ns (27.331%)  route 4.866ns (72.669%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 335.644 - 333.333 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     3.125    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.379     3.504 r  UsrClkOut_O/CLK_cnt_reg[5]/Q
                         net (fo=7, routed)           1.096     4.601    UsrClkOut_O/CLK_cnt_reg[5]
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.706 r  UsrClkOut_O/CLK_cnt[0]_i_23/O
                         net (fo=1, routed)           1.588     6.293    UsrClkOut_O/n_0_CLK_cnt[0]_i_23
    SLICE_X85Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.622 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.622    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.720 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.720    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.818 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182     9.000    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105     9.105 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     9.105    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.562 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.821 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.821    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.644    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.787   336.431    
                         clock uncertainty           -0.052   336.380    
    SLICE_X87Y70         FDCE (Setup_fdce_C_D)        0.059   336.439    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        336.439    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                326.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.572     0.905    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X8Y90                                                       r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.057     1.111    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.098     1.209 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.209    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_TriggerInExtended
    SLICE_X8Y90          FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.843     1.076    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X8Y90                                                       r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
                         clock pessimism             -0.171     0.905    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.120     1.025    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.243%)  route 0.238ns (62.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.571     0.904    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X9Y61                                                       r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.045 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.238     1.283    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/temp
    SLICE_X9Y65          FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.838     1.071    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X9Y65                                                       r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.155     0.916    
    SLICE_X9Y65          FDCE (Hold_fdce_C_D)         0.070     0.986    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.596     0.929    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  UsrClkOut_O/CLK_cnt_reg[15]/Q
                         net (fo=5, routed)           0.169     1.240    UsrClkOut_O/CLK_cnt_reg[15]
    SLICE_X87Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.285 r  UsrClkOut_O/CLK_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     1.285    UsrClkOut_O/n_0_CLK_cnt[15]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.348 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.348    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.099    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism             -0.170     0.929    
    SLICE_X87Y70         FDCE (Hold_fdce_C_D)         0.105     1.034    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.595     0.928    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  UsrClkOut_O/CLK_cnt_reg[23]/Q
                         net (fo=4, routed)           0.169     1.239    UsrClkOut_O/CLK_cnt_reg[23]
    SLICE_X87Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.284 r  UsrClkOut_O/CLK_cnt[23]_i_2/O
                         net (fo=1, routed)           0.000     1.284    UsrClkOut_O/n_0_CLK_cnt[23]_i_2
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.347 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.347    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.097    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism             -0.169     0.928    
    SLICE_X87Y72         FDCE (Hold_fdce_C_D)         0.105     1.033    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.597     0.930    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  UsrClkOut_O/CLK_cnt_reg[11]/Q
                         net (fo=6, routed)           0.169     1.241    UsrClkOut_O/CLK_cnt_reg[11]
    SLICE_X87Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.286 r  UsrClkOut_O/CLK_cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     1.286    UsrClkOut_O/n_0_CLK_cnt[11]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.349 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.349    UsrClkOut_O/n_0_CLK_cnt_reg[11]_i_1
    SLICE_X87Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.867     1.100    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[11]/C
                         clock pessimism             -0.170     0.930    
    SLICE_X87Y69         FDCE (Hold_fdce_C_D)         0.105     1.035    UsrClkOut_O/CLK_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.595     0.928    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  UsrClkOut_O/CLK_cnt_reg[16]/Q
                         net (fo=4, routed)           0.167     1.237    UsrClkOut_O/CLK_cnt_reg[16]
    SLICE_X87Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.282 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.282    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.352 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.098    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism             -0.170     0.928    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.105     1.033    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.211%)  route 0.169ns (39.789%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.595     0.928    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  UsrClkOut_O/CLK_cnt_reg[20]/Q
                         net (fo=5, routed)           0.169     1.239    UsrClkOut_O/CLK_cnt_reg[20]
    SLICE_X87Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.284 r  UsrClkOut_O/CLK_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.284    UsrClkOut_O/n_0_CLK_cnt[20]_i_2
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.354 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.354    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.097    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism             -0.169     0.928    
    SLICE_X87Y72         FDCE (Hold_fdce_C_D)         0.105     1.033    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.948%)  route 0.181ns (42.052%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.595     0.928    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  UsrClkOut_O/CLK_cnt_reg[19]/Q
                         net (fo=5, routed)           0.181     1.250    UsrClkOut_O/CLK_cnt_reg[19]
    SLICE_X87Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.295 r  UsrClkOut_O/CLK_cnt[19]_i_2/O
                         net (fo=1, routed)           0.000     1.295    UsrClkOut_O/n_0_CLK_cnt[19]_i_2
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.358 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.358    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.098    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism             -0.170     0.928    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.105     1.033    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.948%)  route 0.181ns (42.052%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.598     0.931    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=6, routed)           0.181     1.253    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X87Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.298 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.298    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.361 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.361    UsrClkOut_O/n_0_CLK_cnt_reg[7]_i_1
    SLICE_X87Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.101    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
                         clock pessimism             -0.170     0.931    
    SLICE_X87Y68         FDCE (Hold_fdce_C_D)         0.105     1.036    UsrClkOut_O/CLK_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.543%)  route 0.189ns (42.457%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.598     0.931    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=7, routed)           0.189     1.261    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X87Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.306 r  UsrClkOut_O/CLK_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.306    UsrClkOut_O/n_0_CLK_cnt[4]_i_2
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.376 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.376    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_1
    SLICE_X87Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.101    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[4]/C
                         clock pessimism             -0.170     0.931    
    SLICE_X87Y68         FDCE (Hold_fdce_C_D)         0.105     1.036    UsrClkOut_O/CLK_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_3M
Waveform:           { 0 166.667 }
Period:             333.333
Sources:            { ClockManager_0/Clk3M_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack    Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592     333.333  331.741  BUFGCTRL_X0Y4  ClockManager_0/BUFG_AD9220_CLK/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592     333.333  331.741  BUFGCTRL_X0Y3  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X12Y147  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X8Y111   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X10Y137  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X35Y127  TriggerManager_0/DelayedAdcBusy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X9Y61    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X9Y65    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X8Y111   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y70   UsrClkOut_O/CLK_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y70   UsrClkOut_O/CLK_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y70   UsrClkOut_O/CLK_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X87Y70   UsrClkOut_O/CLK_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X83Y69   UsrClkOut_O/CLK_usr_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X8Y111   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X35Y127  TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X83Y69   UsrClkOut_O/CLK_usr_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X12Y147  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X10Y137  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X9Y61    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
High Pulse Width  Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X9Y61    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X9Y65    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X8Y90    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :          224  Failing Endpoints,  Worst Slack       -1.619ns,  Total Violation     -125.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.367ns (36.287%)  route 5.912ns (63.713%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.390     8.727    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X67Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.238     6.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X67Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/C
                         clock pessimism              0.338     7.323    
                         clock uncertainty           -0.047     7.276    
    SLICE_X67Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.108    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.367ns (36.287%)  route 5.912ns (63.713%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.390     8.727    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X67Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.238     6.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X67Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]/C
                         clock pessimism              0.338     7.323    
                         clock uncertainty           -0.047     7.276    
    SLICE_X67Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.108    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[1]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.367ns (36.287%)  route 5.912ns (63.713%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.390     8.727    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X67Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.238     6.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X67Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]/C
                         clock pessimism              0.338     7.323    
                         clock uncertainty           -0.047     7.276    
    SLICE_X67Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.108    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[2]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.367ns (36.287%)  route 5.912ns (63.713%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.390     8.727    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X67Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.238     6.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X67Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]/C
                         clock pessimism              0.338     7.323    
                         clock uncertainty           -0.047     7.276    
    SLICE_X67Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.108    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[3]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.367ns (36.287%)  route 5.912ns (63.713%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.390     8.727    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X67Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.238     6.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X67Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]/C
                         clock pessimism              0.338     7.323    
                         clock uncertainty           -0.047     7.276    
    SLICE_X67Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.108    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[4]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.367ns (36.287%)  route 5.912ns (63.713%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.390     8.727    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X67Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.238     6.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X67Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]/C
                         clock pessimism              0.338     7.323    
                         clock uncertainty           -0.047     7.276    
    SLICE_X67Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.108    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[5]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 3.367ns (36.306%)  route 5.907ns (63.694%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 6.988 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.386     8.723    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X69Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.241     6.988    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X69Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/C
                         clock pessimism              0.338     7.326    
                         clock uncertainty           -0.047     7.279    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.111    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 3.367ns (36.306%)  route 5.907ns (63.694%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 6.988 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.386     8.723    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X69Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.241     6.988    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X69Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/C
                         clock pessimism              0.338     7.326    
                         clock uncertainty           -0.047     7.279    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.111    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 3.367ns (36.306%)  route 5.907ns (63.694%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 6.988 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.386     8.723    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X69Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.241     6.988    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X69Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/C
                         clock pessimism              0.338     7.326    
                         clock uncertainty           -0.047     7.279    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.111    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 3.367ns (36.306%)  route 5.907ns (63.694%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 6.988 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.364    -0.551    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X63Y77                                                      r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[1]_rep__7/Q
                         net (fo=64, routed)          1.658     1.454    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_Channel_reg[1]_rep__7
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.242     1.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_102/O
                         net (fo=1, routed)           0.000     1.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_102
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     1.878 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout_reg[11]_i_44/O
                         net (fo=1, routed)           1.135     3.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout_reg[11]_i_44
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.252     3.265 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_16/O
                         net (fo=1, routed)           0.902     4.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/n_0_DelayedDout[11]_i_16
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.105     4.272 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/DelayedDout[11]_i_6/O
                         net (fo=1, routed)           0.000     4.272    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I74[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.712 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.712    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.810 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     4.810    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_160
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.908 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.908    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_71
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.006 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.271 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.657     5.928    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[25]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.250     6.178 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/FSM_sequential_CurrentState[2]_i_21/O
                         net (fo=1, routed)           0.000     6.178    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I70[0]
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.618 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.618    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_10
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.716    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.906 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_2/CO[2]
                         net (fo=5, routed)           1.170     8.076    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X68Y121        LUT6 (Prop_lut6_I1_O)        0.261     8.337 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1__0/O
                         net (fo=11, routed)          0.386     8.723    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X69Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.241     6.988    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X69Y120                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]/C
                         clock pessimism              0.338     7.326    
                         clock uncertainty           -0.047     7.279    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.168     7.111    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[8]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.799%)  route 0.160ns (53.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.635    -0.476    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/SCALER_CLK
    SLICE_X44Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg_reg[64]/Q
                         net (fo=2, routed)           0.160    -0.174    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg[64]
    SLICE_X44Y50         FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/SCALER_CLK
    SLICE_X44Y50                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg_reg[65]/C
                         clock pessimism              0.504    -0.277    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.046    -0.231    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/delay_reg_reg[65]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.555    -0.556    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.178    -0.237    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X60Y116        RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X60Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y116        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.302    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.080%)  route 0.179ns (55.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.556    -0.555    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X44Y117                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.179    -0.235    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X42Y117        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X42Y117                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.255    -0.541    
    SLICE_X42Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.301    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X2Y23     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y46     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X2Y24     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y48     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X2Y25     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y53     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X1Y25     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y52     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y52     Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y53     Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y83     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X42Y83     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y81     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X38Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.433ns (20.072%)  route 1.724ns (79.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 3.094 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.464    -0.451    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X88Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.433    -0.018 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.724     1.706    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X80Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.347     3.094    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X80Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.405     3.499    
                         clock uncertainty           -0.044     3.454    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)       -0.015     3.439    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.439    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.433ns (20.669%)  route 1.662ns (79.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 3.010 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.367    -0.548    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X30Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.433    -0.115 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.662     1.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X29Y77         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.263     3.010    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X29Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.405     3.415    
                         clock uncertainty           -0.044     3.370    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)       -0.039     3.331    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.331    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.433ns (20.603%)  route 1.669ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 2.998 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.357    -0.558    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X60Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.125 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.669     1.543    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X61Y77         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.251     2.998    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X61Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.423     3.421    
                         clock uncertainty           -0.044     3.376    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)       -0.047     3.329    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.329    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.398ns (20.769%)  route 1.518ns (79.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 3.098 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.465    -0.450    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X84Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.398    -0.052 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.518     1.466    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X85Y59         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.351     3.098    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X85Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.423     3.521    
                         clock uncertainty           -0.044     3.476    
    SLICE_X85Y59         FDRE (Setup_fdre_C_D)       -0.206     3.270    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.433ns (21.079%)  route 1.621ns (78.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 3.097 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.464    -0.451    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X88Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.018 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.621     1.603    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X82Y89         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.350     3.097    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X82Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.405     3.502    
                         clock uncertainty           -0.044     3.457    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)       -0.042     3.415    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.398ns (20.980%)  route 1.499ns (79.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 3.081 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.445    -0.470    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.398    -0.072 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.499     1.427    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X82Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.334     3.081    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X82Y102                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.421     3.502    
                         clock uncertainty           -0.044     3.458    
    SLICE_X82Y102        FDRE (Setup_fdre_C_D)       -0.210     3.248    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.248    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.433ns (21.449%)  route 1.586ns (78.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 3.074 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.436    -0.479    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y116                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.433    -0.046 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.586     1.540    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X87Y119        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.327     3.074    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X87Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.403     3.477    
                         clock uncertainty           -0.044     3.433    
    SLICE_X87Y119        FDRE (Setup_fdre_C_D)       -0.070     3.363    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.363    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.398ns (20.735%)  route 1.521ns (79.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 3.085 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.452    -0.463    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X76Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.398    -0.065 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.521     1.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X73Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.338     3.085    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X73Y52                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.405     3.490    
                         clock uncertainty           -0.044     3.445    
    SLICE_X73Y52         FDRE (Setup_fdre_C_D)       -0.166     3.279    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.279    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.433ns (21.656%)  route 1.566ns (78.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 3.090 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.458    -0.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X80Y51                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.433    -0.024 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.566     1.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X79Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.343     3.090    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X79Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.405     3.495    
                         clock uncertainty           -0.044     3.450    
    SLICE_X79Y57         FDRE (Setup_fdre_C_D)       -0.059     3.391    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.391    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.379ns (18.848%)  route 1.632ns (81.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 3.099 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.465    -0.450    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X83Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.071 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.632     1.560    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X85Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.352     3.099    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X85Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.423     3.522    
                         clock uncertainty           -0.044     3.477    
    SLICE_X85Y98         FDRE (Setup_fdre_C_D)       -0.059     3.418    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.418    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.166%)  route 0.289ns (63.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.572    -0.539    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X30Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.289    -0.086    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X31Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X31Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.509    -0.275    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.070    -0.205    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.596    -0.515    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X75Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.067    -0.307    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X75Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.869    -0.751    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X75Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.236    -0.515    
    SLICE_X75Y92         FDRE (Hold_fdre_C_D)         0.075    -0.440    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.553    -0.558    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X41Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.067    -0.350    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X41Y129        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X41Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.239    -0.558    
    SLICE_X41Y129        FDRE (Hold_fdre_C_D)         0.075    -0.483    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.390%)  route 0.068ns (32.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.600    -0.511    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X89Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.302    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X89Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.871    -0.748    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X89Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.237    -0.511    
    SLICE_X89Y108        FDRE (Hold_fdre_C_D)         0.075    -0.436    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.906%)  route 0.276ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X50Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.398 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.276    -0.122    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X52Y54         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.834    -0.786    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X52Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.282    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.022    -0.260    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.133%)  route 0.075ns (34.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.601    -0.510    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X82Y102                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.075    -0.294    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X82Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.873    -0.747    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X82Y102                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.237    -0.510    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.075    -0.435    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.497%)  route 0.281ns (65.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.550    -0.561    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X42Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.281    -0.132    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X55Y123        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.813    -0.807    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X55Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.303    
    SLICE_X55Y123        FDRE (Hold_fdre_C_D)         0.025    -0.278    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.829%)  route 0.277ns (65.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.549    -0.562    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X50Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.277    -0.137    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X52Y122        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.815    -0.805    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X52Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.017    -0.284    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.966%)  route 0.116ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.601    -0.510    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X87Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.254    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/I4
    SLICE_X85Y104        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.871    -0.748    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X85Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.275    -0.473    
    SLICE_X85Y104        FDRE (Hold_fdre_C_D)         0.072    -0.401    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.702%)  route 0.070ns (33.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.602    -0.509    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X87Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.070    -0.298    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X86Y83         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.872    -0.748    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X86Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.252    -0.496    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.047    -0.449    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y30   ClockManager_0/MMCM_0/BUFG_CLK_250M_0/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X38Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X34Y85     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X34Y85     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X39Y88     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X40Y86     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X39Y85     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X37Y86     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X39Y88     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X34Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X12Y81     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_180
Waveform:           { 2 4 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y28   ClockManager_0/MMCM_0/BUFG_CLK_250M_180/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X35Y86     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X40Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X68Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X68Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X79Y91     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X28Y87     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y86     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X40Y71     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X68Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X69Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X76Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_270

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_270
Waveform:           { 3 5 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y27   ClockManager_0/MMCM_0/BUFG_CLK_250M_270/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X40Y85     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X37Y80     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X40Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X39Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X37Y80     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X68Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X41Y86     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X73Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X41Y86     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X85Y85     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y104    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X50Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y95     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y99     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_90
Waveform:           { 1 3 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y29   ClockManager_0/MMCM_0/BUFG_CLK_250M_90/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X35Y87     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X31Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X39Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X67Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y87     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X31Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y53     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X75Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X46Y53     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X31Y83     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X44Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y91     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X58Y83     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y87     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y87     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X31Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X31Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X39Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X32Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :           12  Failing Endpoints,  Worst Slack       -2.149ns,  Total Violation      -12.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.643ns (16.357%)  route 3.288ns (83.643%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 1.078 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X14Y48                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.433     0.054 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.994     1.047    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[1]
    SLICE_X14Y54         LUT4 (Prop_lut4_I1_O)        0.105     1.152 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           2.295     3.447    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X3Y144         LUT4 (Prop_lut4_I0_O)        0.105     3.552 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__4/O
                         net (fo=1, routed)           0.000     3.552    TriggerManager_0/InterclockTrigger_ScalerFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X3Y144         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.331     1.078    TriggerManager_0/InterclockTrigger_ScalerFastClear/FAST_CLK
    SLICE_X3Y144                                                      r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.416    
                         clock uncertainty           -0.043     1.373    
    SLICE_X3Y144         FDRE (Setup_fdre_C_D)        0.030     1.403    TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.403    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.904ns (22.173%)  route 3.173ns (77.827%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 1.014 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.374    -0.541    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X33Y80                                                      r  TriggerManager_0/Trig_Delayer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.379    -0.162 r  TriggerManager_0/Trig_Delayer/counter_reg[3]/Q
                         net (fo=5, routed)           0.826     0.663    TriggerManager_0/Trig_Delayer/counter[3]
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.105     0.768 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_8/O
                         net (fo=1, routed)           0.204     0.972    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_8
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.105     1.077 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_7/O
                         net (fo=1, routed)           0.354     1.431    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_7
    SLICE_X36Y81         LUT5 (Prop_lut5_I4_O)        0.105     1.536 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5/O
                         net (fo=1, routed)           0.518     2.055    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_5
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.105     2.160 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=4, routed)           1.271     3.431    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.105     3.536 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.536    TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1
    SLICE_X36Y66         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.267     1.014    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X36Y66                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.405     1.419    
                         clock uncertainty           -0.043     1.376    
    SLICE_X36Y66         FDCE (Setup_fdce_C_D)        0.032     1.408    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.408    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.117ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.643ns (16.490%)  route 3.256ns (83.510%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 1.078 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X14Y48                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.433     0.054 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.994     1.047    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[1]
    SLICE_X14Y54         LUT4 (Prop_lut4_I1_O)        0.105     1.152 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           2.263     3.415    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X3Y143         LUT4 (Prop_lut4_I0_O)        0.105     3.520 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__2/O
                         net (fo=1, routed)           0.000     3.520    TriggerManager_0/InterclockTrigger_AdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X3Y143         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.331     1.078    TriggerManager_0/InterclockTrigger_AdcFastClear/FAST_CLK
    SLICE_X3Y143                                                      r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.416    
                         clock uncertainty           -0.043     1.373    
    SLICE_X3Y143         FDRE (Setup_fdre_C_D)        0.030     1.403    TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.403    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                 -2.117    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.643ns (17.932%)  route 2.943ns (82.068%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 1.004 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X14Y48                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.433     0.054 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.994     1.047    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[1]
    SLICE_X14Y54         LUT4 (Prop_lut4_I1_O)        0.105     1.152 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           1.949     3.101    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X14Y135        LUT4 (Prop_lut4_I0_O)        0.105     3.206 r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__3/O
                         net (fo=1, routed)           0.000     3.206    TriggerManager_0/InterclockTrigger_TdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X14Y135        FDRE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.257     1.004    TriggerManager_0/InterclockTrigger_TdcFastClear/FAST_CLK
    SLICE_X14Y135                                                     r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.342    
                         clock uncertainty           -0.043     1.299    
    SLICE_X14Y135        FDRE (Setup_fdre_C_D)        0.072     1.371    TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.371    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.625ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.904ns (25.026%)  route 2.708ns (74.974%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 1.012 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.374    -0.541    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X33Y80                                                      r  TriggerManager_0/Trig_Delayer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.379    -0.162 r  TriggerManager_0/Trig_Delayer/counter_reg[3]/Q
                         net (fo=5, routed)           0.826     0.663    TriggerManager_0/Trig_Delayer/counter[3]
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.105     0.768 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_8/O
                         net (fo=1, routed)           0.204     0.972    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_8
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.105     1.077 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_7/O
                         net (fo=1, routed)           0.354     1.431    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_7
    SLICE_X36Y81         LUT5 (Prop_lut5_I4_O)        0.105     1.536 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5/O
                         net (fo=1, routed)           0.518     2.055    TriggerManager_0/Trig_Delayer/n_0_trigger_s_reg_i_5
    SLICE_X35Y82         LUT6 (Prop_lut6_I1_O)        0.105     2.160 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=4, routed)           0.806     2.966    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X33Y80         LUT6 (Prop_lut6_I4_O)        0.105     3.071 r  TriggerManager_0/Trig_Delayer/state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.071    TriggerManager_0/Trig_Delayer/state_next[1]
    SLICE_X33Y80         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.265     1.012    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X33Y80                                                      r  TriggerManager_0/Trig_Delayer/state_reg[1]/C
                         clock pessimism              0.447     1.459    
                         clock uncertainty           -0.043     1.416    
    SLICE_X33Y80         FDCE (Setup_fdce_C_D)        0.030     1.446    TriggerManager_0/Trig_Delayer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.446    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 -1.625    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.748ns (28.059%)  route 1.918ns (71.941%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.532    -0.383    TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/FAST_CLK
    SLICE_X30Y45                                                      r  TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.433     0.050 f  TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.765     0.815    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/I1
    SLICE_X16Y44         LUT4 (Prop_lut4_I3_O)        0.105     0.920 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[0]_i_3__1/O
                         net (fo=1, routed)           0.354     1.274    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/I1
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.105     1.379 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_2__1/O
                         net (fo=1, routed)           0.798     2.178    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/n_0_CurrentState[0]_i_2__1
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.105     2.283 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_1__11/O
                         net (fo=1, routed)           0.000     2.283    TriggerManager_0/n_0_SynchEdgeDetector_HOLD
    SLICE_X14Y48         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/FAST_CLK
    SLICE_X14Y48                                                      r  TriggerManager_0/CurrentState_reg[0]/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.074     1.607    TriggerManager_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          1.607    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.826ns (32.076%)  route 1.749ns (67.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.532    -0.383    TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/FAST_CLK
    SLICE_X30Y45                                                      r  TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.433     0.050 f  TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.765     0.815    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/I1
    SLICE_X16Y44         LUT4 (Prop_lut4_I3_O)        0.126     0.941 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[2]_i_2__2/O
                         net (fo=2, routed)           0.984     1.925    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/n_0_CurrentState[2]_i_2__2
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.267     2.192 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[1]_i_1__9/O
                         net (fo=1, routed)           0.000     2.192    TriggerManager_0/n_1_SynchEdgeDetector_FAST_CLEAR
    SLICE_X14Y48         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/FAST_CLK
    SLICE_X14Y48                                                      r  TriggerManager_0/CurrentState_reg[1]/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.074     1.607    TriggerManager_0/CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          1.607    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.643ns (30.172%)  route 1.488ns (69.828%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 1.024 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.536    -0.379    TriggerManager_0/FAST_CLK
    SLICE_X14Y48                                                      r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.433     0.054 r  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=11, routed)          0.945     0.999    TriggerManager_0/InterclockTrigger_AdcTrigger/Q[0]
    SLICE_X12Y54         LUT4 (Prop_lut4_I2_O)        0.105     1.104 r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_i_2__0/O
                         net (fo=1, routed)           0.543     1.647    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/I1
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.105     1.752 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1/O
                         net (fo=1, routed)           0.000     1.752    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_ResetTriggerIn
    SLICE_X10Y61         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.277     1.024    TriggerManager_0/InterclockTrigger_AdcTrigger/FAST_CLK
    SLICE_X10Y61                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.345     1.369    
                         clock uncertainty           -0.043     1.326    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)        0.072     1.398    TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.398    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/BusyManager_0/BUSY_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.695ns (30.532%)  route 1.581ns (69.468%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.348    -0.043 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           1.237     1.194    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.242     1.436 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.344     1.780    TriggerManager_0/BusyManager_0/RESET1_out
    SLICE_X13Y48         LUT6 (Prop_lut6_I4_O)        0.105     1.885 r  TriggerManager_0/BusyManager_0/BUSY_i_1/O
                         net (fo=1, routed)           0.000     1.885    TriggerManager_0/BusyManager_0/n_0_BUSY_i_1
    SLICE_X13Y48         FDRE                                         r  TriggerManager_0/BusyManager_0/BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/BusyManager_0/FAST_CLK
    SLICE_X13Y48                                                      r  TriggerManager_0/BusyManager_0/BUSY_reg/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)        0.030     1.563    TriggerManager_0/BusyManager_0/BUSY_reg
  -------------------------------------------------------------------
                         required time                          1.563    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/HoldOut_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.590ns (26.595%)  route 1.629ns (73.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.348    -0.043 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           1.629     1.585    TriggerManager_0/HoldExpander_0/DOUT
    SLICE_X13Y47         LUT6 (Prop_lut6_I5_O)        0.242     1.827 r  TriggerManager_0/HoldExpander_0/HoldOut_i_1/O
                         net (fo=1, routed)           0.000     1.827    TriggerManager_0/HoldExpander_0/n_0_HoldOut_i_1
    SLICE_X13Y47         FDRE                                         r  TriggerManager_0/HoldExpander_0/HoldOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X13Y47                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.030     1.563    TriggerManager_0/HoldExpander_0/HoldOut_reg
  -------------------------------------------------------------------
                         required time                          1.563    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                 -0.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CommonStopMask_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.266%)  route 0.233ns (52.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.642    -0.469    TriggerManager_0/FAST_CLK
    SLICE_X14Y48                                                      r  TriggerManager_0/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.305 f  TriggerManager_0/CurrentState_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.071    TriggerManager_0/CurrentState[3]
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.045    -0.026 r  TriggerManager_0/CommonStopMask_i_1/O
                         net (fo=1, routed)           0.000    -0.026    TriggerManager_0/CommonStopMask0
    SLICE_X12Y54         FDRE                                         r  TriggerManager_0/CommonStopMask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.846    -0.774    TriggerManager_0/FAST_CLK
    SLICE_X12Y54                                                      r  TriggerManager_0/CommonStopMask_reg/C
                         clock pessimism              0.504    -0.270    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.120    -0.150    TriggerManager_0/CommonStopMask_reg
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.641    -0.470    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X18Y49                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.064    -0.265    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/temp
    SLICE_X18Y49         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.917    -0.703    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X18Y49                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.233    -0.470    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.075    -0.395    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.633    -0.478    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.337 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.064    -0.273    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/temp
    SLICE_X24Y17         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.907    -0.713    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.235    -0.478    
    SLICE_X24Y17         FDCE (Hold_fdce_C_D)         0.075    -0.403    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.626    -0.485    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X32Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.064    -0.280    TriggerManager_0/Synchronizer_AdcTdcBusy/temp
    SLICE_X32Y23         FDCE                                         r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.897    -0.723    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X32Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.485    
    SLICE_X32Y23         FDCE (Hold_fdce_C_D)         0.075    -0.410    TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.640    -0.471    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X12Y42                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.307 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.055    -0.251    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/temp
    SLICE_X12Y42         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.915    -0.705    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X12Y42                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.234    -0.471    
    SLICE_X12Y42         FDCE (Hold_fdce_C_D)         0.060    -0.411    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.576    -0.535    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X14Y51                                                      r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.055    -0.316    TriggerManager_0/Synchronizer_GathererBusy/temp
    SLICE_X14Y51         FDCE                                         r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.847    -0.773    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X14Y51                                                      r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.535    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.060    -0.475    TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.571    -0.540    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X9Y64                                                       r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.115    -0.285    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/temp
    SLICE_X9Y62          FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.842    -0.778    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X9Y62                                                       r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.254    -0.524    
    SLICE_X9Y62          FDCE (Hold_fdce_C_D)         0.070    -0.454    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.573    -0.538    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X13Y60                                                      r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.115    -0.283    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/temp
    SLICE_X12Y58         FDCE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.845    -0.775    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X12Y58                                                      r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.254    -0.521    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.059    -0.462    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.894%)  route 0.136ns (49.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.642    -0.469    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X13Y47                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  TriggerManager_0/HoldExpander_0/HoldOut_reg/Q
                         net (fo=3, routed)           0.136    -0.192    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/HoldOut
    SLICE_X12Y47         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.917    -0.703    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X12Y47                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.247    -0.456    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.059    -0.397    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.960%)  route 0.140ns (40.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.574    -0.537    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X12Y58                                                      r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/Q
                         net (fo=1, routed)           0.140    -0.234    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/DOUT
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.045    -0.189 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__1/O
                         net (fo=1, routed)           0.000    -0.189    TriggerManager_0/InterclockTrigger_TransmitStart/n_0_Synchronizer_ResetTriggerIn
    SLICE_X12Y57         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.845    -0.775    TriggerManager_0/InterclockTrigger_TransmitStart/FAST_CLK
    SLICE_X12Y57                                                      r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/C
                         clock pessimism              0.254    -0.521    
    SLICE_X12Y57         FDRE (Hold_fdre_C_D)         0.120    -0.401    TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_500M
Waveform:           { 0 1 }
Period:             2.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     2.000   0.408    BUFGCTRL_X0Y25   ClockManager_0/MMCM_0/BUFG_CLK_500M/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249     2.000   0.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X13Y48     TriggerManager_0/BusyManager_0/BUSY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X12Y54     TriggerManager_0/CommonStopMask_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X14Y48     TriggerManager_0/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X14Y48     TriggerManager_0/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X14Y48     TriggerManager_0/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X14Y48     TriggerManager_0/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X10Y39     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]/C
Min Period        n/a     FDCE/C              n/a            1.000     2.000   1.000    SLICE_X12Y47     TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   2.000   211.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y41      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y41      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y41      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y40      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y41      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y36      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y36      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[447]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y36      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[479]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X8Y36      TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I_0
  To Clock:  I_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592     20.000  18.408   BUFGCTRL_X0Y31   ClockManager_0/MMCM_0/BUFG_CLK_FB_0/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack        3.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.798ns  (logic 0.494ns (17.656%)  route 2.304ns (82.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.162ns = ( 833.495 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.370   833.495    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDCE (Prop_fdce_C_Q)         0.379   833.874 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          1.609   835.483    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X13Y142        LUT3 (Prop_lut3_I0_O)        0.115   835.598 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.695   836.293    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X12Y144        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y144                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X12Y144        FDCE (Setup_fdce_C_D)       -0.177   839.634    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.634    
                         arrival time                        -836.293    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.382ns  (logic 0.498ns (20.907%)  route 1.884ns (79.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.163ns = ( 833.496 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371   833.496    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X13Y143                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.379   833.875 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.165   835.041    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[1]
    SLICE_X13Y143        LUT3 (Prop_lut3_I1_O)        0.119   835.160 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.719   835.878    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X12Y144        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X12Y144                                                     r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X12Y144        FDCE (Setup_fdce_C_D)       -0.189   839.622    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.622    
                         arrival time                        -835.878    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.197ns  (logic 0.484ns (22.033%)  route 1.713ns (77.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.163ns = ( 833.496 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371   833.496    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X13Y143                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDCE (Prop_fdce_C_Q)         0.379   833.875 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.713   835.588    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[1]
    SLICE_X10Y144        LUT3 (Prop_lut3_I0_O)        0.105   835.693 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.693    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X10Y144        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X10Y144                                                     r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X10Y144        FDCE (Setup_fdce_C_D)        0.072   839.883    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.883    
                         arrival time                        -835.693    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.914ns  (logic 0.484ns (25.293%)  route 1.430ns (74.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.162ns = ( 833.495 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.370   833.495    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDCE (Prop_fdce_C_Q)         0.379   833.874 f  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          1.430   835.304    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X12Y142        LUT3 (Prop_lut3_I2_O)        0.105   835.409 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000   835.409    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X12Y142        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X12Y142        FDCE (Setup_fdce_C_D)        0.072   839.883    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.883    
                         arrival time                        -835.409    
  -------------------------------------------------------------------
                         slack                                  4.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.988%)  route 0.503ns (73.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.177 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.503     0.326    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X12Y142        LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000     0.371    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X12Y142        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.838    -0.527    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y142                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.528     0.001    
                         clock uncertainty            0.171     0.172    
    SLICE_X12Y142        FDCE (Hold_fdce_C_D)         0.120     0.292    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.629%)  route 0.569ns (75.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X13Y142                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDCE (Prop_fdce_C_Q)         0.141    -0.177 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.569     0.392    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X10Y144        LUT3 (Prop_lut3_I1_O)        0.045     0.437 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.437    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X10Y144        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.840    -0.526    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X10Y144                                                     r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.528     0.002    
                         clock uncertainty            0.171     0.173    
    SLICE_X10Y144        FDCE (Hold_fdce_C_D)         0.120     0.293    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.183ns (21.257%)  route 0.678ns (78.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_2/I5
    SLICE_X13Y142                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDCE (Prop_fdce_C_Q)         0.141    -0.177 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.374     0.197    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X13Y143        LUT3 (Prop_lut3_I2_O)        0.042     0.239 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.304     0.543    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X12Y144        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.840    -0.526    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X12Y144                                                     r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.528     0.002    
                         clock uncertainty            0.171     0.173    
    SLICE_X12Y144        FDCE (Hold_fdce_C_D)        -0.010     0.163    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.187ns (20.161%)  route 0.741ns (79.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.568    -0.318    GlobalReadRegister_0/ReadRegister_1/I5
    SLICE_X13Y141                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.177 f  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.415     0.238    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X13Y142        LUT3 (Prop_lut3_I2_O)        0.046     0.284 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.325     0.610    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X12Y144        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.840    -0.526    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X12Y144                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.528     0.002    
                         clock uncertainty            0.171     0.173    
    SLICE_X12Y144        FDCE (Hold_fdce_C_D)        -0.003     0.170    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      162.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             162.108ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.538ns (34.786%)  route 1.009ns (65.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 166.347 - 166.667 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.371     3.045    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X10Y137                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDCE (Prop_fdce_C_Q)         0.433     3.478 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           1.009     4.486    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DOUT
    SLICE_X13Y147        LUT6 (Prop_lut6_I2_O)        0.105     4.591 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     4.591    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X13Y147        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.262   166.347    ADC_0/ADC_Controller_0/CLK
    SLICE_X13Y147                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.373   166.721    
                         clock uncertainty           -0.051   166.669    
    SLICE_X13Y147        FDCE (Setup_fdce_C_D)        0.030   166.699    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                        166.699    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                162.108    

Slack (MET) :             165.008ns  (required time - arrival time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.105ns (9.169%)  route 1.040ns (90.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 166.349 - 166.667 ) 
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.377     0.169    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.040     1.588    ClockManager_0/Clk3M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.105     1.693 f  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000     1.693    ClockManager_0/p_0_in
    SLICE_X51Y96         FDCE                                         f  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   166.349    ClockManager_0/I
    SLICE_X51Y96                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.373   166.722    
                         clock uncertainty           -0.051   166.671    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.030   166.701    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                        166.701    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                165.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@166.667ns - CLK_3M fall@166.667ns)
  Data Path Delay:        0.503ns  (logic 0.045ns (8.942%)  route 0.458ns (91.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns = ( 166.136 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.180ns = ( 166.487 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M fall edge)   166.667   166.667 f  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301   166.968 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440   167.408    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   164.867 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343   165.210    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   165.260 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495   165.755    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026   165.781 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565   166.346    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141   166.487 f  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.458   166.945    ClockManager_0/Clk3M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045   166.990 r  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000   166.990    ClockManager_0/p_0_in
    SLICE_X51Y96         FDCE                                         r  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489   167.156 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480   167.636    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334   164.302 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377   164.679    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   164.732 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540   165.272    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029   165.301 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835   166.136    ClockManager_0/I
    SLICE_X51Y96                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.480   166.616    
                         clock uncertainty            0.051   166.667    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.091   166.758    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                       -166.758    
                         arrival time                         166.990    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.572     0.906    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X12Y147                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDCE (Prop_fdce_C_Q)         0.164     1.070 f  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/Q
                         net (fo=1, routed)           0.081     1.151    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DelayedDin
    SLICE_X13Y147        LUT6 (Prop_lut6_I1_O)        0.045     1.196 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.196    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X13Y147        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.840    -0.525    ADC_0/ADC_Controller_0/CLK
    SLICE_X13Y147                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.480    -0.045    
    SLICE_X13Y147        FDCE (Hold_fdce_C_D)         0.091     0.046    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.136ns  (logic 2.360ns (21.192%)  route 8.776ns (78.808%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.110 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.110    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.375 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   331.375    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.375    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.130ns  (logic 2.354ns (21.149%)  route 8.776ns (78.851%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.110 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.110    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   331.369 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   331.369    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.369    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.070ns  (logic 2.294ns (20.722%)  route 8.776ns (79.278%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.110 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.110    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   331.309 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   331.309    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.309    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.052ns  (logic 2.276ns (20.593%)  route 8.776ns (79.407%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.110 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.110    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   331.291 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   331.291    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y72         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.291    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.038ns  (logic 2.262ns (20.492%)  route 8.776ns (79.508%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.277 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   331.277    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.277    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.032ns  (logic 2.256ns (20.449%)  route 8.776ns (79.551%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   331.271 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   331.271    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.271    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.972ns  (logic 2.196ns (20.014%)  route 8.776ns (79.986%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   331.211 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   331.211    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.211    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.954ns  (logic 2.178ns (19.882%)  route 8.776ns (80.118%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=2)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 335.642 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.012 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.012    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   331.193 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   331.193    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.642    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.302   335.944    
                         clock uncertainty           -0.171   335.773    
    SLICE_X87Y71         FDCE (Setup_fdce_C_D)        0.059   335.832    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        335.832    
                         arrival time                        -331.193    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.940ns  (logic 2.164ns (19.780%)  route 8.776ns (80.220%))
  Logic Levels:           9  (CARRY4=4 LUT2=3 LUT6=2)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 335.644 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.179 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   331.179    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X87Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.644    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.302   335.946    
                         clock uncertainty           -0.171   335.775    
    SLICE_X87Y70         FDCE (Setup_fdce_C_D)        0.059   335.834    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        335.834    
                         arrival time                        -331.179    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.934ns  (logic 2.158ns (19.736%)  route 8.776ns (80.264%))
  Logic Levels:           9  (CARRY4=4 LUT2=3 LUT6=2)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 335.644 - 333.333 ) 
    Source Clock Delay      (SCD):    0.239ns = ( 320.239 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.447   320.239    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y73                                                      r  UsrClkOut_O/out_sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDCE (Prop_fdce_C_Q)         0.379   320.618 f  UsrClkOut_O/out_sw_reg[7]/Q
                         net (fo=4, routed)           1.301   321.918    UsrClkOut_O/out_sw[7]
    SLICE_X86Y72         LUT2 (Prop_lut2_I1_O)        0.105   322.023 f  UsrClkOut_O/CLK_usr_i_33/O
                         net (fo=3, routed)           1.479   323.502    UsrClkOut_O/n_0_CLK_usr_i_33
    SLICE_X86Y71         LUT6 (Prop_lut6_I0_O)        0.105   323.607 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=25, routed)          2.239   325.846    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X87Y66         LUT2 (Prop_lut2_I0_O)        0.105   325.951 f  UsrClkOut_O/CLK_usr_i_20/O
                         net (fo=9, routed)           1.576   327.528    UsrClkOut_O/n_0_CLK_usr_i_20
    SLICE_X85Y68         LUT6 (Prop_lut6_I0_O)        0.105   327.633 r  UsrClkOut_O/CLK_cnt[0]_i_21/O
                         net (fo=1, routed)           0.000   327.633    UsrClkOut_O/n_0_CLK_cnt[0]_i_21
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   328.073 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.073    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.171 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.182   330.352    UsrClkOut_O/load
    SLICE_X87Y69         LUT2 (Prop_lut2_I1_O)        0.105   330.457 r  UsrClkOut_O/CLK_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000   330.457    UsrClkOut_O/n_0_CLK_cnt[9]_i_2
    SLICE_X87Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.914 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.914    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   331.173 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   331.173    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.342   335.644    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.302   335.946    
                         clock uncertainty           -0.171   335.775    
    SLICE_X87Y70         FDCE (Setup_fdce_C_D)        0.059   335.834    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        335.834    
                         arrival time                        -331.173    
  -------------------------------------------------------------------
                         slack                                  4.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.490ns (20.826%)  route 1.863ns (79.174%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.720     1.953    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     1.998    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.064 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.064    UsrClkOut_O/n_0_CLK_cnt_reg[14]_i_1
    SLICE_X87Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.099    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[14]/C
                         clock pessimism              0.528     1.627    
                         clock uncertainty            0.171     1.798    
    SLICE_X87Y70         FDCE (Hold_fdce_C_D)         0.105     1.903    UsrClkOut_O/CLK_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.487ns (20.698%)  route 1.866ns (79.302%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.723     1.956    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  UsrClkOut_O/CLK_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     2.001    UsrClkOut_O/n_0_CLK_cnt[15]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.064 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.064    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X87Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.099    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.528     1.627    
                         clock uncertainty            0.171     1.798    
    SLICE_X87Y70         FDCE (Hold_fdce_C_D)         0.105     1.903    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_usr_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.366ns (15.051%)  route 2.066ns (84.949%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 f  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.169     1.022    UsrClkOut_O/Q[0]
    SLICE_X86Y68         LUT4 (Prop_lut4_I1_O)        0.049     1.071 r  UsrClkOut_O/CLK_usr_i_12/O
                         net (fo=1, routed)           0.000     1.071    UsrClkOut_O/n_0_CLK_usr_i_12
    SLICE_X86Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.163 r  UsrClkOut_O/CLK_usr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.163    UsrClkOut_O/n_0_CLK_usr_reg_i_3
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.202 f  UsrClkOut_O/CLK_usr_reg_i_2/CO[3]
                         net (fo=1, routed)           0.896     2.098    UsrClkOut_O/ltOp
    SLICE_X83Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.143 r  UsrClkOut_O/CLK_usr_i_1/O
                         net (fo=1, routed)           0.000     2.143    UsrClkOut_O/n_0_CLK_usr_i_1
    SLICE_X83Y69         FDCE                                         r  UsrClkOut_O/CLK_usr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.099    UsrClkOut_O/AD9220_CLK
    SLICE_X83Y69                                                      r  UsrClkOut_O/CLK_usr_reg/C
                         clock pessimism              0.528     1.627    
                         clock uncertainty            0.171     1.798    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.092     1.890    UsrClkOut_O/CLK_usr_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.594ns (24.177%)  route 1.863ns (75.823%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.720     1.953    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     1.998    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.113 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     2.168 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.168    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.098    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.528     1.626    
                         clock uncertainty            0.171     1.797    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.105     1.902    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.604ns (24.485%)  route 1.863ns (75.515%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.720     1.953    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     1.998    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.113 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.178 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.178    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.098    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.528     1.626    
                         clock uncertainty            0.171     1.797    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.105     1.902    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.629ns (25.242%)  route 1.863ns (74.758%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.720     1.953    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     1.998    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.113 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.203 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.203    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.098    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.528     1.626    
                         clock uncertainty            0.171     1.797    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.105     1.902    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.629ns (25.242%)  route 1.863ns (74.758%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.720     1.953    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     1.998    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.113 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.203 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.203    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X87Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.098    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.528     1.626    
                         clock uncertainty            0.171     1.797    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.105     1.902    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.633ns (25.362%)  route 1.863ns (74.638%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.720     1.953    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     1.998    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.113 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.152    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     2.207 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.207    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.097    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.528     1.625    
                         clock uncertainty            0.171     1.796    
    SLICE_X87Y72         FDCE (Hold_fdce_C_D)         0.105     1.901    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.490ns (19.596%)  route 2.010ns (80.404%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.868     2.101    UsrClkOut_O/load
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  UsrClkOut_O/CLK_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     2.146    UsrClkOut_O/n_0_CLK_cnt[6]_i_2
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.212 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.212    UsrClkOut_O/n_0_CLK_cnt_reg[6]_i_1
    SLICE_X87Y68         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.101    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y68                                                      r  UsrClkOut_O/CLK_cnt_reg[6]/C
                         clock pessimism              0.528     1.629    
                         clock uncertainty            0.171     1.800    
    SLICE_X87Y68         FDCE (Hold_fdce_C_D)         0.105     1.905    UsrClkOut_O/CLK_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.643ns (25.660%)  route 1.863ns (74.340%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.597    -0.289    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y71                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.148 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.143     0.995    UsrClkOut_O/Q[0]
    SLICE_X85Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.040 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     1.040    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.155    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.233 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.720     1.953    UsrClkOut_O/load
    SLICE_X87Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     1.998    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.113 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.152    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.217 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.217    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X87Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.097    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.528     1.625    
                         clock uncertainty            0.171     1.796    
    SLICE_X87Y72         FDCE (Hold_fdce_C_D)         0.105     1.901    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      160.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.050ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        7.567ns  (logic 0.773ns (10.215%)  route 6.794ns (89.785%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 334.251 - 333.333 ) 
    Source Clock Delay      (SCD):    0.164ns = ( 166.831 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372   166.831    ADC_0/ADC_Controller_0/CLK
    SLICE_X13Y144                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDCE (Prop_fdce_C_Q)         0.379   167.210 r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/Q
                         net (fo=15, routed)          2.367   169.576    ADC_0/ADC_Controller_0/CurrentState[2]
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.119   169.695 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           2.821   172.517    ADC_0/ADC_Core_HG1/I5
    SLICE_X35Y127        LUT5 (Prop_lut5_I4_O)        0.275   172.792 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           1.606   174.398    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.932   334.251    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.373   334.624    
                         clock uncertainty           -0.051   334.573    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125   334.448    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                        334.448    
                         arrival time                        -174.398    
  -------------------------------------------------------------------
                         slack                                160.050    

Slack (MET) :             163.108ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        5.961ns  (logic 0.773ns (12.967%)  route 5.188ns (87.033%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 335.547 - 333.333 ) 
    Source Clock Delay      (SCD):    0.164ns = ( 166.831 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372   166.831    ADC_0/ADC_Controller_0/CLK
    SLICE_X13Y144                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDCE (Prop_fdce_C_Q)         0.379   167.210 r  ADC_0/ADC_Controller_0/CurrentState_reg[2]/Q
                         net (fo=15, routed)          2.367   169.576    ADC_0/ADC_Controller_0/CurrentState[2]
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.119   169.695 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           2.821   172.517    ADC_0/ADC_Core_HG1/I5
    SLICE_X35Y127        LUT5 (Prop_lut5_I4_O)        0.275   172.792 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000   172.792    TriggerManager_0/BUSY
    SLICE_X35Y127        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.245   335.547    TriggerManager_0/AD9220_CLK
    SLICE_X35Y127                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.373   335.921    
                         clock uncertainty           -0.051   335.869    
    SLICE_X35Y127        FDRE (Setup_fdre_C_D)        0.030   335.899    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                        335.899    
                         arrival time                        -172.792    
  -------------------------------------------------------------------
                         slack                                163.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.231ns (11.469%)  route 1.783ns (88.531%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.567    -0.319    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.178 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=58, routed)          0.975     0.798    ADC_0/ADC_Core_HG1/CurrentState[3]
    SLICE_X15Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.843 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_2/O
                         net (fo=4, routed)           0.808     1.650    ADC_0/ADC_Core_HG1/n_0_BUFG_AD9220_CLK_OUT_i_2
    SLICE_X35Y127        LUT5 (Prop_lut5_I0_O)        0.045     1.695 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000     1.695    TriggerManager_0/BUSY
    SLICE_X35Y127        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.823     1.057    TriggerManager_0/AD9220_CLK
    SLICE_X35Y127                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.480     1.537    
    SLICE_X35Y127        FDRE (Hold_fdre_C_D)         0.091     1.628    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.231ns (8.294%)  route 2.554ns (91.706%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.567    -0.319    ADC_0/ADC_Core_HG1/CLK
    SLICE_X13Y139                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.178 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=58, routed)          0.975     0.798    ADC_0/ADC_Core_HG1/CurrentState[3]
    SLICE_X15Y126        LUT3 (Prop_lut3_I1_O)        0.045     0.843 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_2/O
                         net (fo=4, routed)           0.808     1.650    ADC_0/ADC_Core_HG1/n_0_BUFG_AD9220_CLK_OUT_i_2
    SLICE_X35Y127        LUT5 (Prop_lut5_I0_O)        0.045     1.695 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.771     2.466    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.566     0.210    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.480     0.690    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.849    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.618    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.381ns  (logic 0.433ns (18.188%)  route 1.948ns (81.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 7.072 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 3.521 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.436     3.521    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y116                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.433     3.954 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.948     5.902    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X85Y119        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.325     7.072    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X85Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.325    
                         clock uncertainty           -0.167     7.159    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)       -0.074     7.085    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.116ns  (logic 0.433ns (20.463%)  route 1.683ns (79.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 7.066 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 3.511 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.426     3.511    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X78Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y117        FDRE (Prop_fdre_C_Q)         0.433     3.944 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.683     5.627    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X78Y116        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.319     7.066    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X78Y116                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.319    
                         clock uncertainty           -0.167     7.153    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)       -0.017     7.136    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.887ns  (logic 0.398ns (21.087%)  route 1.489ns (78.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 3.457 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.372     3.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X10Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.398     3.855 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.489     5.345    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X33Y104        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X33Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.256    
                         clock uncertainty           -0.167     7.090    
    SLICE_X33Y104        FDRE (Setup_fdre_C_D)       -0.204     6.886    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.886    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.998ns  (logic 0.379ns (18.966%)  route 1.619ns (81.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 7.085 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 3.534 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.449     3.534    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X73Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.379     3.913 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.619     5.532    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X72Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.338     7.085    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X72Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.338    
                         clock uncertainty           -0.167     7.171    
    SLICE_X72Y57         FDRE (Setup_fdre_C_D)       -0.032     7.139    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.139    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.977ns  (logic 0.433ns (21.907%)  route 1.544ns (78.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 3.428 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.343     3.428    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X42Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.433     3.861 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.544     5.405    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X43Y123        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.238     6.985    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X43Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.238    
                         clock uncertainty           -0.167     7.072    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)       -0.042     7.030    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.941ns  (logic 0.433ns (22.314%)  route 1.508ns (77.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 7.098 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 3.546 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.461     3.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.433     3.979 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.508     5.486    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X85Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.351     7.098    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X85Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.351    
                         clock uncertainty           -0.167     7.184    
    SLICE_X85Y90         FDRE (Setup_fdre_C_D)       -0.070     7.114    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.972ns  (logic 0.379ns (19.216%)  route 1.593ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 7.007 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 3.457 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.372     3.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X53Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.379     3.836 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.593     5.429    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X55Y55         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.260     7.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X55Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.260    
                         clock uncertainty           -0.167     7.093    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.027     7.066    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.066    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.884ns  (logic 0.379ns (20.118%)  route 1.505ns (79.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 7.101 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 3.548 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.463     3.548    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X87Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.379     3.927 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.505     5.431    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X86Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.354     7.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X86Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.354    
                         clock uncertainty           -0.167     7.187    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)       -0.072     7.115    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.907ns  (logic 0.379ns (19.872%)  route 1.528ns (80.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 7.015 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 3.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.380     3.465    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X39Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.379     3.844 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.528     5.372    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X41Y88         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.268     7.015    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X41Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.268    
                         clock uncertainty           -0.167     7.101    
    SLICE_X41Y88         FDRE (Setup_fdre_C_D)       -0.044     7.057    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.876ns  (logic 0.433ns (23.085%)  route 1.443ns (76.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.003 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 3.456 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.371     3.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X58Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.433     3.889 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.443     5.331    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X55Y86         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.256     7.003    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X55Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.256    
                         clock uncertainty           -0.167     7.089    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)       -0.039     7.050    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.461%)  route 0.487ns (77.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X39Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.487     0.081    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X40Y87         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X40Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.052    
    SLICE_X40Y87         FDRE (Hold_fdre_C_D)         0.078     0.026    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.718%)  route 0.480ns (77.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.567    -0.544    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X36Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.480     0.076    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X37Y87         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.837    -0.783    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X37Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.218    
                         clock uncertainty            0.167    -0.051    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.071     0.020    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.558%)  route 0.458ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.564    -0.547    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X39Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.458     0.051    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[1]
    SLICE_X39Y86         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X39Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.167    -0.053    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.047    -0.006    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.073%)  route 0.470ns (76.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.566    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X37Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.470     0.066    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X37Y85         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X37Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.052    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.059     0.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.979%)  route 0.473ns (77.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.603    -0.508    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X89Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.473     0.105    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[1]
    SLICE_X87Y85         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.874    -0.746    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X87Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.181    
                         clock uncertainty            0.167    -0.014    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.059     0.045    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.148ns (25.560%)  route 0.431ns (74.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X34Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.398 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.431     0.033    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X39Y86         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X39Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.167    -0.053    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.025    -0.028    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.290%)  route 0.446ns (77.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.566    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X32Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.417 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.446     0.029    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X33Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.836    -0.783    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X33Y102                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.218    
                         clock uncertainty            0.167    -0.052    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.019    -0.033    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.020%)  route 0.472ns (76.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.607    -0.504    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X86Y93                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.472     0.108    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X82Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.877    -0.743    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X82Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.178    
                         clock uncertainty            0.167    -0.011    
    SLICE_X82Y92         FDRE (Hold_fdre_C_D)         0.055     0.044    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.831%)  route 0.477ns (77.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.566    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X37Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.477     0.072    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X37Y85         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X37Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.167    -0.052    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.060     0.008    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.965%)  route 0.455ns (78.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.563    -0.548    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X51Y60                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.455     0.034    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X51Y61         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X51Y61                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.222    
                         clock uncertainty            0.167    -0.055    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.025    -0.030    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.142ns  (logic 0.379ns (33.186%)  route 0.763ns (66.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 1.471 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.386     1.471    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X33Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     1.850 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.763     2.613    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X30Y96         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     3.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X30Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.274    
                         clock uncertainty           -0.164     3.110    
    SLICE_X30Y96         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.056    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.079ns  (logic 0.379ns (35.114%)  route 0.700ns (64.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 3.007 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.458 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.373     1.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.379     1.837 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.700     2.537    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X60Y87         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.260     3.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.260    
                         clock uncertainty           -0.164     3.096    
    SLICE_X60Y87         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.042    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.066ns  (logic 0.379ns (35.539%)  route 0.687ns (64.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 2.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 1.442 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.357     1.442    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.379     1.821 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.687     2.508    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X60Y76         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.249     2.996    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.249    
                         clock uncertainty           -0.164     3.085    
    SLICE_X60Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.031    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.031    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.029ns  (logic 0.379ns (36.850%)  route 0.650ns (63.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 3.100 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.450ns = ( 1.550 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.465     1.550    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X89Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.379     1.929 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.650     2.578    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y59         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.353     3.100    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.353    
                         clock uncertainty           -0.164     3.189    
    SLICE_X88Y59         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.135    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.034ns  (logic 0.379ns (36.640%)  route 0.655ns (63.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.013ns = ( 2.987 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 1.429 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.344     1.429    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X44Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.379     1.808 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.655     2.463    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X42Y122        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.240     2.987    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X42Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.240    
                         clock uncertainty           -0.164     3.076    
    SLICE_X42Y122        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.022    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.024ns  (logic 0.379ns (37.012%)  route 0.645ns (62.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 3.095 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 1.546 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.461     1.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X89Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.379     1.925 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.645     2.570    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y84         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.348     3.095    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.348    
                         clock uncertainty           -0.164     3.184    
    SLICE_X88Y84         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.130    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.130    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.009ns  (logic 0.433ns (42.905%)  route 0.576ns (57.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 3.076 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.471ns = ( 1.529 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.444     1.529    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X84Y107                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     1.962 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.576     2.538    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X80Y105        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.329     3.076    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X80Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.329    
                         clock uncertainty           -0.164     3.165    
    SLICE_X80Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.111    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.831ns  (logic 0.348ns (41.896%)  route 0.483ns (58.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 3.100 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.451ns = ( 1.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.464     1.549    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X87Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.348     1.897 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.483     2.379    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y91         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.353     3.100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.353    
                         clock uncertainty           -0.164     3.189    
    SLICE_X88Y91         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191     2.998    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.059%)  route 0.479ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 3.101 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.451ns = ( 1.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.464     1.549    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X87Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.348     1.897 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.479     2.376    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y92         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.354     3.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.354    
                         clock uncertainty           -0.164     3.190    
    SLICE_X88Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.188     3.002    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.002    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.963ns  (logic 0.379ns (39.356%)  route 0.584ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 2.979 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 1.420 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.335     1.420    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X57Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.379     1.799 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.584     2.383    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X56Y122        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.232     2.979    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X56Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.232    
                         clock uncertainty           -0.164     3.068    
    SLICE_X56Y122        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.014    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns = ( 1.487 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.598     1.487    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X77Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.727    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X74Y50         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.871    -0.749    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X74Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.184    
                         clock uncertainty            0.164    -0.020    
    SLICE_X74Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.089    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns = ( 1.453 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.564     1.453    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.691    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X58Y88         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.164    -0.056    
    SLICE_X58Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.053    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns = ( 1.495 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.606     1.495    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X87Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.735    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y90         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.878    -0.742    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y90                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.177    
                         clock uncertainty            0.164    -0.013    
    SLICE_X88Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.096    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.630%)  route 0.099ns (41.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns = ( 1.489 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.600     1.489    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X86Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.729    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y108        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.871    -0.748    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.183    
                         clock uncertainty            0.164    -0.019    
    SLICE_X88Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.090    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns = ( 1.451 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.562     1.451    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.689    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X58Y85         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.832    -0.788    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.223    
                         clock uncertainty            0.164    -0.059    
    SLICE_X58Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.050    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns = ( 1.451 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.562     1.451    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.690    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X58Y84         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.831    -0.789    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.224    
                         clock uncertainty            0.164    -0.060    
    SLICE_X58Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.049    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.514ns = ( 1.486 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.597     1.486    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X87Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.724    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y76         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.864    -0.756    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.191    
                         clock uncertainty            0.164    -0.027    
    SLICE_X88Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.082    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns = ( 1.450 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.561     1.450    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X33Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.690    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X30Y77         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.829    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X30Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.226    
                         clock uncertainty            0.164    -0.062    
    SLICE_X30Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.047    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.514ns = ( 1.486 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.597     1.486    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X87Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.727    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y77         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.866    -0.754    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.189    
                         clock uncertainty            0.164    -0.025    
    SLICE_X88Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.084    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns = ( 1.454 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.565     1.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X48Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.103     1.698    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X46Y57         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X46Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.219    
                         clock uncertainty            0.164    -0.055    
    SLICE_X46Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.054    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  1.643    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        4.001ns  (logic 0.379ns (9.473%)  route 3.622ns (90.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.017ns = ( 2.983 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 2.427 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.342     2.427    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X49Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.379     2.806 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.622     6.428    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X48Y127        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.236     6.983    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X48Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.236    
                         clock uncertainty           -0.164     7.072    
    SLICE_X48Y127        FDRE (Setup_fdre_C_D)       -0.074     6.998    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        4.019ns  (logic 0.379ns (9.431%)  route 3.640ns (90.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 3.018 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 2.468 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.383     2.468    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X41Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.640     6.486    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X39Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.271     7.018    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X39Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.271    
                         clock uncertainty           -0.164     7.107    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)       -0.039     7.068    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        4.003ns  (logic 0.379ns (9.469%)  route 3.624ns (90.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 3.005 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 2.452 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.367     2.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X40Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.379     2.831 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.624     6.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X43Y77         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.258     7.005    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X43Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.258    
                         clock uncertainty           -0.164     7.094    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)       -0.047     7.047    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.977ns  (logic 0.379ns (9.530%)  route 3.598ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 3.006 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 2.454 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.369     2.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X57Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.379     2.833 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.598     6.430    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X57Y88         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.259     7.006    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X57Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.259    
                         clock uncertainty           -0.164     7.095    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)       -0.059     7.036    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.935ns  (logic 0.379ns (9.631%)  route 3.556ns (90.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 3.007 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 2.457 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.372     2.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X52Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.379     2.836 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.556     6.392    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X55Y53         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.260     7.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X55Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.260    
                         clock uncertainty           -0.164     7.096    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.047     7.049    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.922ns  (logic 0.433ns (11.039%)  route 3.489ns (88.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 3.011 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 2.461 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.376     2.461    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X50Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.433     2.894 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.489     6.383    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X51Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.264     7.011    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X51Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.264    
                         clock uncertainty           -0.164     7.100    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.042     7.058    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.897ns  (logic 0.379ns (9.725%)  route 3.518ns (90.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 3.087 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 2.537 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.452     2.537    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X77Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y55         FDRE (Prop_fdre_C_Q)         0.379     2.916 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.518     6.434    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X75Y55         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.340     7.087    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X75Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.340    
                         clock uncertainty           -0.164     7.176    
    SLICE_X75Y55         FDRE (Setup_fdre_C_D)       -0.047     7.129    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.842ns  (logic 0.379ns (9.865%)  route 3.463ns (90.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 3.002 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 2.449 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.364     2.449    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X36Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.379     2.828 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.463     6.291    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X37Y104        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.255     7.002    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X37Y104                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.255    
                         clock uncertainty           -0.164     7.091    
    SLICE_X37Y104        FDRE (Setup_fdre_C_D)       -0.059     7.032    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.858ns  (logic 0.433ns (11.224%)  route 3.425ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 3.003 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 2.451 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.366     2.451    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X60Y82                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.425     6.308    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X59Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.256     7.003    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X59Y82                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.256    
                         clock uncertainty           -0.164     7.092    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.032     7.060    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.060    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.829ns  (logic 0.379ns (9.898%)  route 3.450ns (90.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 3.097 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 2.546 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.461     2.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X82Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.379     2.925 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.450     6.375    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X82Y89         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.350     7.097    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X82Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.350    
                         clock uncertainty           -0.164     7.186    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)       -0.059     7.127    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.627ns  (logic 0.141ns (8.668%)  route 1.486ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns = ( 2.497 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.608     2.497    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X87Y52                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.141     2.638 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.486     4.123    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X87Y53         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.879     3.259    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X87Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.824    
                         clock uncertainty            0.164     3.988    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.076     4.064    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.064    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.614ns  (logic 0.141ns (8.735%)  route 1.473ns (91.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns = ( 2.457 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.568     2.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X68Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y54         FDRE (Prop_fdre_C_Q)         0.141     2.598 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.473     4.071    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X68Y53         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.840     3.220    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X68Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.785    
                         clock uncertainty            0.164     3.949    
    SLICE_X68Y53         FDRE (Hold_fdre_C_D)         0.059     4.008    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.071    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.627ns  (logic 0.141ns (8.665%)  route 1.486ns (91.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns = ( 2.455 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.566     2.455    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X40Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     2.596 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.486     4.082    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X39Y88         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.838     3.218    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X39Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.783    
                         clock uncertainty            0.164     3.947    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.070     4.017    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.017    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.618ns  (logic 0.141ns (8.716%)  route 1.477ns (91.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns = ( 2.456 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.567     2.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X45Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     2.597 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.477     4.073    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X46Y58         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836     3.216    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X46Y58                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.781    
                         clock uncertainty            0.164     3.945    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.063     4.008    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.629ns  (logic 0.141ns (8.656%)  route 1.488ns (91.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.559ns = ( 2.441 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.552     2.441    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X41Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y128        FDRE (Prop_fdre_C_Q)         0.141     2.582 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.488     4.070    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X43Y128        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.820     3.200    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X43Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.765    
                         clock uncertainty            0.164     3.929    
    SLICE_X43Y128        FDRE (Hold_fdre_C_D)         0.071     4.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.000    
                         arrival time                           4.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.643ns  (logic 0.141ns (8.581%)  route 1.502ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns = ( 2.451 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.562     2.451    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X57Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     2.592 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.502     4.094    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X57Y86         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.830     3.210    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X57Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.775    
                         clock uncertainty            0.164     3.939    
    SLICE_X57Y86         FDRE (Hold_fdre_C_D)         0.075     4.014    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.014    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.642ns  (logic 0.141ns (8.589%)  route 1.501ns (91.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns = ( 2.454 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.565     2.454    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X36Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141     2.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.501     4.096    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X35Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836     3.216    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X35Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.781    
                         clock uncertainty            0.164     3.945    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.070     4.015    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.015    
                         arrival time                           4.096    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.642ns  (logic 0.141ns (8.585%)  route 1.501ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns = ( 2.455 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.566     2.455    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X36Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     2.596 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.501     4.097    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X37Y86         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836     3.216    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X37Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.781    
                         clock uncertainty            0.164     3.945    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.071     4.016    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.016    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.645ns  (logic 0.141ns (8.570%)  route 1.504ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns = ( 2.459 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.570     2.459    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X36Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.504     4.104    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X36Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.841     3.221    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X36Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.786    
                         clock uncertainty            0.164     3.950    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.070     4.020    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.020    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.542%)  route 1.510ns (91.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns = ( 2.456 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.567     2.456    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X29Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     2.597 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.510     4.107    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X32Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836     3.217    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X32Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.782    
                         clock uncertainty            0.164     3.946    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.075     4.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.021    
                         arrival time                           4.107    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.093ns  (logic 0.433ns (39.600%)  route 0.660ns (60.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 3.007 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 0.458 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.373     0.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X60Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.433     0.891 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.660     1.551    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X60Y87         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.260     3.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y87                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.260    
                         clock uncertainty           -0.164     3.096    
    SLICE_X60Y87         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.046    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.046    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.927ns  (logic 0.348ns (37.547%)  route 0.579ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 3.076 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.469ns = ( 0.531 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.446     0.531    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X86Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.348     0.879 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.579     1.458    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X80Y105        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.329     3.076    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X80Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.329    
                         clock uncertainty           -0.164     3.165    
    SLICE_X80Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.187     2.978    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.016ns  (logic 0.379ns (37.298%)  route 0.637ns (62.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 3.015 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 0.462 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.377     0.462    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X31Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.379     0.841 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.637     1.478    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X30Y83         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.268     3.015    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X30Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.268    
                         clock uncertainty           -0.164     3.104    
    SLICE_X30Y83         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.054    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.054    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.996ns  (logic 0.379ns (38.060%)  route 0.617ns (61.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 3.006 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 0.449 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.364     0.449    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X39Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.379     0.828 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.617     1.444    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X38Y71         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.259     3.006    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X38Y71                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.259    
                         clock uncertainty           -0.164     3.095    
    SLICE_X38Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.045    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.989ns  (logic 0.379ns (38.336%)  route 0.610ns (61.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 3.065 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 0.511 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.426     0.511    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X79Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.379     0.890 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.610     1.500    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X78Y117        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.318     3.065    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X78Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.318    
                         clock uncertainty           -0.164     3.154    
    SLICE_X78Y117        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.104    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.977ns  (logic 0.433ns (44.327%)  route 0.544ns (55.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 3.006 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.452 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.367     0.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X58Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.433     0.885 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.544     1.428    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y86         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.259     3.006    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y86                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.259    
                         clock uncertainty           -0.164     3.095    
    SLICE_X58Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.045    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.847ns  (logic 0.433ns (51.130%)  route 0.414ns (48.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 3.090 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.348ns = ( 0.652 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.567     0.652    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X78Y49                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.433     1.085 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.414     1.499    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X78Y50         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.343     3.090    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X78Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.343    
                         clock uncertainty           -0.164     3.179    
    SLICE_X78Y50         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.129    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.129    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.920ns  (logic 0.379ns (41.188%)  route 0.541ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 3.083 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 0.551 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.466     0.551    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X89Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     0.930 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.541     1.471    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y100        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.336     3.083    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.336    
                         clock uncertainty           -0.164     3.172    
    SLICE_X88Y100        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.122    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.122    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.940ns  (logic 0.379ns (40.334%)  route 0.561ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 3.006 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.452 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.367     0.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X32Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379     0.831 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.561     1.391    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X34Y73         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.259     3.006    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X34Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.259    
                         clock uncertainty           -0.164     3.095    
    SLICE_X34Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.045    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.929ns  (logic 0.379ns (40.785%)  route 0.550ns (59.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 2.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 0.442 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.357     0.442    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X61Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.379     0.821 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.550     1.371    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X60Y76         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.249     2.996    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.249    
                         clock uncertainty           -0.164     3.085    
    SLICE_X60Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.035    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  1.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns = ( 0.494 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.605     0.494    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X87Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.732    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y89         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.877    -0.743    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y89                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.178    
                         clock uncertainty            0.164    -0.014    
    SLICE_X88Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.088    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns = ( 0.496 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.607     0.496    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X87Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.141     0.637 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.734    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y54         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.879    -0.741    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.176    
                         clock uncertainty            0.164    -0.012    
    SLICE_X88Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.090    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns = ( 0.494 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.605     0.494    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X87Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.734    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y88         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.877    -0.743    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.178    
                         clock uncertainty            0.164    -0.014    
    SLICE_X88Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.088    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.504ns = ( 0.496 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.607     0.496    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X87Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.141     0.637 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.736    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y55         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.879    -0.741    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y55                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.176    
                         clock uncertainty            0.164    -0.012    
    SLICE_X88Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.090    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns = ( 0.490 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.601     0.490    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X86Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.141     0.631 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.102     0.733    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X88Y105        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.873    -0.747    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y105                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.182    
                         clock uncertainty            0.164    -0.018    
    SLICE_X88Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.084    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns = ( 0.437 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.548     0.437    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X49Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDRE (Prop_fdre_C_Q)         0.141     0.578 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.677    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X46Y123        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.816    -0.804    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X46Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.239    
                         clock uncertainty            0.164    -0.075    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.027    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.459%)  route 0.100ns (41.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.553ns = ( 0.447 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.558     0.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X32Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     0.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.100     0.688    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X30Y75         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.826    -0.794    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X30Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.229    
                         clock uncertainty            0.164    -0.065    
    SLICE_X30Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.037    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.548ns = ( 0.452 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.563     0.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X40Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     0.593 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.696    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X38Y83         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.833    -0.787    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X38Y83                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.222    
                         clock uncertainty            0.164    -0.058    
    SLICE_X38Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.044    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.558ns = ( 0.442 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.553     0.442    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X44Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y129        FDRE (Prop_fdre_C_Q)         0.141     0.583 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.686    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X42Y129        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.821    -0.799    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X42Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.234    
                         clock uncertainty            0.164    -0.070    
    SLICE_X42Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.032    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns = ( 0.486 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.597     0.486    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X75Y54                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.141     0.627 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.735    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X74Y53         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.870    -0.750    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X74Y53                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.185    
                         clock uncertainty            0.164    -0.021    
    SLICE_X74Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.081    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_500M

Setup :            1  Failing Endpoint ,  Worst Slack       -7.130ns,  Total Violation       -7.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.130ns  (required time - arrival time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P/C
                            (rising edge-triggered cell FDPE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.238ns (25.440%)  route 6.559ns (74.560%))
  Logic Levels:           13  (CARRY4=1 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 1.014 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.381    -0.534    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/SCALER_CLK
    SLICE_X29Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.379    -0.155 f  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P/Q
                         net (fo=2, routed)           0.675     0.519    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105     0.624 f  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_392/O
                         net (fo=2, routed)           0.239     0.863    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_OUT41_out
    SLICE_X28Y64         LUT5 (Prop_lut5_I0_O)        0.105     0.968 f  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_203/O
                         net (fo=13, routed)          0.717     1.685    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_IN2[0]
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105     1.790 r  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_530/O
                         net (fo=6, routed)           0.704     2.494    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/I6
    SLICE_X29Y64         LUT3 (Prop_lut3_I1_O)        0.124     2.618 r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_545/O
                         net (fo=2, routed)           0.672     3.289    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/I15
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.267     3.556 f  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_525/O
                         net (fo=4, routed)           0.590     4.146    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O4
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.105     4.251 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_358/O
                         net (fo=1, routed)           0.507     4.759    TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_358
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.105     4.864 r  TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_176/O
                         net (fo=2, routed)           0.686     5.550    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/I10
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.105     5.655 r  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_50/O
                         net (fo=1, routed)           0.144     5.798    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_50
    SLICE_X35Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.216 r  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_17/CO[3]
                         net (fo=2, routed)           0.722     6.939    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/SelectableLogic_0/hit_num327_in
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.554     7.598    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105     7.703 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.220     7.923    SelectableLogic_0/I1
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.105     8.028 r  SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.130     8.158    TriggerManager_0/Trig_Delayer/I5[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.105     8.263 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.263    TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1
    SLICE_X36Y66         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.267     1.014    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X36Y66                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.253     1.267    
                         clock uncertainty           -0.167     1.100    
    SLICE_X36Y66         FDCE (Setup_fdce_C_D)        0.032     1.132    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 -7.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/C
                            (rising edge-triggered cell FDPE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.411ns (29.285%)  route 0.992ns (70.715%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.561    -0.550    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/SCALER_CLK
    SLICE_X31Y71                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDPE (Prop_fdpe_C_Q)         0.141    -0.409 r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P/Q
                         net (fo=3, routed)           0.110    -0.300    TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_trigger_s_reg_P
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_61/O
                         net (fo=1, routed)           0.264     0.009    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/I13
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.054 f  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_18/O
                         net (fo=3, routed)           0.282     0.336    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/I3
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.381 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.156     0.538    TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_9
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.583 f  TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.114     0.697    SelectableLogic_0/I2
    SLICE_X36Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.066     0.808    TriggerManager_0/Trig_Delayer/I5[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.853 r  TriggerManager_0/Trig_Delayer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.853    TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1
    SLICE_X36Y66         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.834    -0.786    TriggerManager_0/Trig_Delayer/FAST_CLK
    SLICE_X36Y66                                                      r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.565    -0.221    
                         clock uncertainty            0.167    -0.054    
    SLICE_X36Y66         FDCE (Hold_fdce_C_D)         0.092     0.038    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.816    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[3].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.484ns (6.634%)  route 6.812ns (93.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.299     6.817    Scaler_0/SINGLE_SCALER_GENERATE[3].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X37Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[3].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.255     7.002    Scaler_0/SINGLE_SCALER_GENERATE[3].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X37Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[3].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.405    
                         clock uncertainty           -0.047     7.358    
    SLICE_X37Y106        FDCE (Recov_fdce_C_CLR)     -0.331     7.027    Scaler_0/SINGLE_SCALER_GENERATE[3].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.484ns (6.634%)  route 6.812ns (93.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.299     6.817    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X37Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.255     7.002    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X37Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.405    
                         clock uncertainty           -0.047     7.358    
    SLICE_X37Y106        FDCE (Recov_fdce_C_CLR)     -0.331     7.027    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.484ns (6.634%)  route 6.812ns (93.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.299     6.817    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X37Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.255     7.002    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X37Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.405    
                         clock uncertainty           -0.047     7.358    
    SLICE_X37Y106        FDCE (Recov_fdce_C_CLR)     -0.331     7.027    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[6].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.484ns (6.634%)  route 6.812ns (93.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.299     6.817    Scaler_0/SINGLE_SCALER_GENERATE[6].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X37Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[6].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.255     7.002    Scaler_0/SINGLE_SCALER_GENERATE[6].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X37Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[6].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.405    
                         clock uncertainty           -0.047     7.358    
    SLICE_X37Y106        FDCE (Recov_fdce_C_CLR)     -0.331     7.027    Scaler_0/SINGLE_SCALER_GENERATE[6].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.484ns (6.634%)  route 6.812ns (93.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.299     6.817    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X37Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.255     7.002    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X37Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.405    
                         clock uncertainty           -0.047     7.358    
    SLICE_X37Y106        FDCE (Recov_fdce_C_CLR)     -0.331     7.027    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[9].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.484ns (6.634%)  route 6.812ns (93.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.299     6.817    Scaler_0/SINGLE_SCALER_GENERATE[9].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X37Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[9].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.255     7.002    Scaler_0/SINGLE_SCALER_GENERATE[9].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X37Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[9].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.405    
                         clock uncertainty           -0.047     7.358    
    SLICE_X37Y106        FDCE (Recov_fdce_C_CLR)     -0.331     7.027    Scaler_0/SINGLE_SCALER_GENERATE[9].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[37].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.484ns (6.647%)  route 6.798ns (93.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 7.078 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.285     6.803    Scaler_0/SINGLE_SCALER_GENERATE[37].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y103         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[37].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.331     7.078    Scaler_0/SINGLE_SCALER_GENERATE[37].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y103                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[37].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.481    
                         clock uncertainty           -0.047     7.434    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.331     7.103    Scaler_0/SINGLE_SCALER_GENERATE[37].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.103    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[40].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.484ns (6.647%)  route 6.798ns (93.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 7.078 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.285     6.803    Scaler_0/SINGLE_SCALER_GENERATE[40].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y103         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[40].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.331     7.078    Scaler_0/SINGLE_SCALER_GENERATE[40].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y103                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[40].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.481    
                         clock uncertainty           -0.047     7.434    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.331     7.103    Scaler_0/SINGLE_SCALER_GENERATE[40].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.103    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.484ns (6.647%)  route 6.798ns (93.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 7.078 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.285     6.803    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y103         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.331     7.078    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y103                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.481    
                         clock uncertainty           -0.047     7.434    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.331     7.103    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.103    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.484ns (6.647%)  route 6.798ns (93.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 7.078 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.436    -0.479    Scaler_0/SCALER_CLK
    SLICE_X5Y141                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.379    -0.100 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          1.513     1.413    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y136        LUT4 (Prop_lut4_I0_O)        0.105     1.518 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        5.285     6.803    Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X0Y103         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.331     7.078    Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X0Y103                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.481    
                         clock uncertainty           -0.047     7.434    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.331     7.103    Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.103    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.983%)  route 0.346ns (65.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.567    -0.544    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X40Y57                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.095    -0.308    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.045    -0.263 f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14/O
                         net (fo=3, routed)           0.250    -0.013    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X37Y62         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.837    -0.783    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/SCALER_CLK
    SLICE_X37Y62                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.508    
    SLICE_X37Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.617%)  route 0.351ns (65.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.564    -0.547    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X44Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.150    -0.257    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.045    -0.212 f  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8/O
                         net (fo=3, routed)           0.202    -0.010    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X33Y62         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.838    -0.782    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/SCALER_CLK
    SLICE_X33Y62                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.507    
    SLICE_X33Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.602    TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.460%)  route 0.387ns (67.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.566    -0.545    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X41Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.295    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.250 f  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9/O
                         net (fo=3, routed)           0.278     0.028    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X34Y61         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/SCALER_CLK
    SLICE_X34Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.506    
    SLICE_X34Y61         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.577    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.885%)  route 0.380ns (67.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.559    -0.552    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X28Y74                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.242    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.045    -0.197 f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49/O
                         net (fo=3, routed)           0.211     0.013    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X29Y73         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.827    -0.793    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/SCALER_CLK
    SLICE_X29Y73                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.255    -0.538    
    SLICE_X29Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.633    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.051%)  route 0.454ns (70.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.559    -0.552    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X28Y74                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.188    -0.223    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X29Y67         LUT2 (Prop_lut2_I1_O)        0.045    -0.178 f  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23/O
                         net (fo=3, routed)           0.266     0.088    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X32Y61         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.840    -0.780    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/SCALER_CLK
    SLICE_X32Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.505    
    SLICE_X32Y61         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.600    TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.106%)  route 0.500ns (72.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.566    -0.545    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X39Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.252    -0.153    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.045    -0.108 f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3/O
                         net (fo=3, routed)           0.248     0.141    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X34Y60         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/SCALER_CLK
    SLICE_X34Y60                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.506    
    SLICE_X34Y60         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.577    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.226ns (33.545%)  route 0.448ns (66.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.567    -0.544    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X31Y86                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.279    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X31Y85         LUT2 (Prop_lut2_I1_O)        0.098    -0.181 f  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56/O
                         net (fo=3, routed)           0.310     0.129    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X33Y73         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.827    -0.793    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/SCALER_CLK
    SLICE_X33Y73                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.518    
    SLICE_X33Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.613    TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.572    -0.539    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X28Y55                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.251    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.206 f  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25/O
                         net (fo=3, routed)           0.372     0.166    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X30Y64         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.837    -0.783    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/SCALER_CLK
    SLICE_X30Y64                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.508    
    SLICE_X30Y64         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.579    TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.037%)  route 0.502ns (72.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.573    -0.538    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X15Y61                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.017    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.028 f  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6/O
                         net (fo=3, routed)           0.122     0.150    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X29Y66         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.835    -0.785    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/SCALER_CLK
    SLICE_X29Y66                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.510    
    SLICE_X29Y66         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.605    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.615%)  route 0.513ns (73.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.560    -0.551    TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X28Y76                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.275    -0.135    TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.045    -0.090 f  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52/O
                         net (fo=3, routed)           0.238     0.148    TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X32Y72         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.829    -0.791    TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/SCALER_CLK
    SLICE_X32Y72                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.516    
    SLICE_X32Y72         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.611    TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.759    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       31.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.399ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/mdc/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.975ns  (logic 0.379ns (4.752%)  route 7.596ns (95.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.344ns = ( 39.656 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.596     8.333    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X54Y136        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/mdc/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.238    39.656    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X54Y136                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/mdc/C
                         clock pessimism              0.379    40.036    
                         clock uncertainty           -0.046    39.990    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.258    39.732    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/mdc
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                 31.399    

Slack (MET) :             31.748ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 0.379ns (5.013%)  route 7.182ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 39.664 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.182     7.919    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X51Y144        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.246    39.664    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X51Y144                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2/C
                         clock pessimism              0.379    40.044    
                         clock uncertainty           -0.046    39.998    
    SLICE_X51Y144        FDCE (Recov_fdce_C_CLR)     -0.331    39.667    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_2
  -------------------------------------------------------------------
                         required time                         39.667    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 31.748    

Slack (MET) :             31.753ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.379ns (4.970%)  route 7.247ns (95.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.339ns = ( 39.661 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.247     7.983    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y137        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.243    39.661    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y137                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/C
                         clock pessimism              0.379    40.041    
                         clock uncertainty           -0.046    39.995    
    SLICE_X50Y137        FDCE (Recov_fdce_C_CLR)     -0.258    39.737    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0
  -------------------------------------------------------------------
                         required time                         39.737    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                 31.753    

Slack (MET) :             31.788ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_0/PRE
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 0.379ns (5.012%)  route 7.183ns (94.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 39.666 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.183     7.920    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X48Y144        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.248    39.666    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X48Y144                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_0/C
                         clock pessimism              0.379    40.046    
                         clock uncertainty           -0.046    40.000    
    SLICE_X48Y144        FDPE (Recov_fdpe_C_PRE)     -0.292    39.708    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_0
  -------------------------------------------------------------------
                         required time                         39.708    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 31.788    

Slack (MET) :             31.821ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCsInh/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 0.379ns (5.013%)  route 7.182ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 39.664 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.182     7.919    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y144        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCsInh/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.246    39.664    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y144                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCsInh/C
                         clock pessimism              0.379    40.044    
                         clock uncertainty           -0.046    39.998    
    SLICE_X50Y144        FDCE (Recov_fdce_C_CLR)     -0.258    39.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCsInh
  -------------------------------------------------------------------
                         required time                         39.740    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 31.821    

Slack (MET) :             31.957ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCs/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.379ns (5.156%)  route 6.972ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.972     7.708    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X51Y140        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCs/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X51Y140                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCs/C
                         clock pessimism              0.379    40.043    
                         clock uncertainty           -0.046    39.997    
    SLICE_X51Y140        FDCE (Recov_fdce_C_CLR)     -0.331    39.666    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepCs
  -------------------------------------------------------------------
                         required time                         39.666    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 31.957    

Slack (MET) :             31.957ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.379ns (5.156%)  route 6.972ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 39.663 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.972     7.708    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X51Y140        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.245    39.663    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X51Y140                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet/C
                         clock pessimism              0.379    40.043    
                         clock uncertainty           -0.046    39.997    
    SLICE_X51Y140        FDCE (Recov_fdce_C_CLR)     -0.331    39.666    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepEndDet
  -------------------------------------------------------------------
                         required time                         39.666    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 31.957    

Slack (MET) :             31.993ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.379ns (5.180%)  route 6.937ns (94.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 39.664 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.937     7.674    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X51Y145        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.246    39.664    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X51Y145                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0/C
                         clock pessimism              0.379    40.044    
                         clock uncertainty           -0.046    39.998    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.331    39.667    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_0
  -------------------------------------------------------------------
                         required time                         39.667    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 31.993    

Slack (MET) :             31.993ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.379ns (5.180%)  route 6.937ns (94.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 39.664 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.937     7.674    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X51Y145        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.246    39.664    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X51Y145                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/C
                         clock pessimism              0.379    40.044    
                         clock uncertainty           -0.046    39.998    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.331    39.667    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1
  -------------------------------------------------------------------
                         required time                         39.667    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 31.993    

Slack (MET) :             32.066ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepWait/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.379ns (5.180%)  route 6.937ns (94.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 39.664 - 40.000 ) 
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.566     0.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.379     0.737 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.937     7.674    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X50Y145        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepWait/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        1.246    39.664    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y145                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepWait/C
                         clock pessimism              0.379    40.044    
                         clock uncertainty           -0.046    39.998    
    SLICE_X50Y145        FDCE (Recov_fdce_C_CLR)     -0.258    39.740    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/AT93C46IF/eepWait
  -------------------------------------------------------------------
                         required time                         39.740    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 32.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_6/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.615%)  route 0.206ns (59.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.206     0.126    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X72Y152        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y152                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_6/C
                         clock pessimism              0.220    -0.204    
    SLICE_X72Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_6
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_4/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.813%)  route 0.204ns (59.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.204     0.124    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_4/C
                         clock pessimism              0.217    -0.208    
    SLICE_X73Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_4
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_5/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.813%)  route 0.204ns (59.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.204     0.124    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_5/C
                         clock pessimism              0.217    -0.208    
    SLICE_X73Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_5
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_1/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.273     0.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X74Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X74Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_1/C
                         clock pessimism              0.242    -0.183    
    SLICE_X74Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.250    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_1
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_4/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.273     0.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X74Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X74Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_4/C
                         clock pessimism              0.242    -0.183    
    SLICE_X74Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.250    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_4
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_5/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.273     0.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X74Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X74Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_5/C
                         clock pessimism              0.242    -0.183    
    SLICE_X74Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.250    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_5
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.273     0.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X74Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X74Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6/C
                         clock pessimism              0.242    -0.183    
    SLICE_X74Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.250    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3AData_6
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.273     0.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X75Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X75Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5/C
                         clock pessimism              0.242    -0.183    
    SLICE_X75Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_5
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.062%)  route 0.273ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.273     0.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X75Y153        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.940    -0.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X75Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6/C
                         clock pessimism              0.242    -0.183    
    SLICE_X75Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_6
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.663%)  route 0.266ns (65.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.664    -0.221    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDPE (Prop_fdpe_C_Q)         0.141    -0.080 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.266     0.185    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y150        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4867, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4/C
                         clock pessimism              0.220    -0.204    
    SLICE_X73Y150        FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX36Data_4
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            2  Failing Endpoints,  Worst Slack       -0.666ns,  Total Violation       -1.333ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.590ns (25.291%)  route 1.743ns (74.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.348    -0.043 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           1.237     1.194    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.242     1.436 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.506     1.942    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X12Y47         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X12Y47                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.258     1.275    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          1.275    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.590ns (25.291%)  route 1.743ns (74.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 1.164 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X24Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDCE (Prop_fdce_C_Q)         0.348    -0.043 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           1.237     1.194    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.242     1.436 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.506     1.942    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X12Y47         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.417     1.164    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X12Y47                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.412     1.576    
                         clock uncertainty           -0.043     1.533    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.258     1.275    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          1.275    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                 -0.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.699%)  route 0.345ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.642    -0.469    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X14Y47                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.305 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.135    -0.170    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045    -0.125 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.211     0.086    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X12Y47         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.917    -0.703    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X12Y47                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.250    -0.453    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.520    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.699%)  route 0.345ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.642    -0.469    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X14Y47                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.305 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.135    -0.170    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045    -0.125 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.211     0.086    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X12Y47         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.917    -0.703    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X12Y47                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.250    -0.453    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.520    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.605    





