
---------- Begin Simulation Statistics ----------
final_tick                                82926282500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 385645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669564                       # Number of bytes of host memory used
host_op_rate                                   386402                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   259.31                       # Real time elapsed on the host
host_tick_rate                              319801051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082926                       # Number of seconds simulated
sim_ticks                                 82926282500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.658526                       # CPI: cycles per instruction
system.cpu.discardedOps                        189406                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33233664                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.602945                       # IPC: instructions per cycle
system.cpu.numCycles                        165852565                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132618901                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       603225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1207980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            562                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485857                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735550                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101809                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51404778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51404778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51405288                       # number of overall hits
system.cpu.dcache.overall_hits::total        51405288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       658556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         658556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       666465                       # number of overall misses
system.cpu.dcache.overall_misses::total        666465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23643306500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23643306500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23643306500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23643306500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071753                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071753                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012799                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35901.740323                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35901.740323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35475.691147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35475.691147                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       215683                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3249                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.384426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       528301                       # number of writebacks
system.cpu.dcache.writebacks::total            528301                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       596176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       596176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       604081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       604081                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21441494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21441494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22138805499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22138805499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35965.041364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35965.041364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36648.736674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36648.736674                       # average overall mshr miss latency
system.cpu.dcache.replacements                 603057                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40784239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40784239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       330013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        330013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8240398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8240398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24969.919367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24969.919367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          551                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          551                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       329462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       329462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7887560500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7887560500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23940.729128                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23940.729128                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10620539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10620539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       328543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       328543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15402908500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15402908500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46882.473527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46882.473527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61829                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61829                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       266714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       266714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13553934000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13553934000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50818.232264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50818.232264                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    697310999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    697310999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88211.385073                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88211.385073                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.782748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            604081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.096807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.782748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417178713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417178713                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685878                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474943                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024852                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277973                       # number of overall hits
system.cpu.icache.overall_hits::total        10277973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53160000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278649                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278649                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278649                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278649                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78639.053254                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78639.053254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78639.053254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78639.053254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52484000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52484000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77639.053254                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77639.053254                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77639.053254                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77639.053254                       # average overall mshr miss latency
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78639.053254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78639.053254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52484000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52484000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77639.053254                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77639.053254                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.171487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15205.102071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.171487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          82229868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         82229868                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82926282500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               402931                       # number of demand (read+write) hits
system.l2.demand_hits::total                   402949                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data              402931                       # number of overall hits
system.l2.overall_hits::total                  402949                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201150                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201808                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            201150                       # number of overall misses
system.l2.overall_misses::total                201808                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51262500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16999325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17050587500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51262500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16999325000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17050587500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           604081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               604757                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          604081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              604757                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.332985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.333701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.332985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.333701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77906.534954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84510.688541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84489.155534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77906.534954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84510.688541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84489.155534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111076                       # number of writebacks
system.l2.writebacks::total                    111076                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14987507500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15032190000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14987507500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15032190000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.332975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.333691                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.332975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.333691                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67906.534954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74511.332677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74489.796930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67906.534954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74511.332677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74489.796930                       # average overall mshr miss latency
system.l2.replacements                         169183                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       528301                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           528301                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       528301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       528301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            130630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130630                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11780950000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11780950000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        266714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            266714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.510224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86571.161929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86571.161929                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10420110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10420110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.510224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76571.161929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76571.161929                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51262500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51262500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77906.534954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77906.534954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44682500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44682500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67906.534954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67906.534954                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        272301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            272301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5218375000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5218375000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       337367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        337367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.192864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.192864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80201.257185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80201.257185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4567397500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4567397500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.192846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.192846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70202.851214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70202.851214                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31888.258108                       # Cycle average of tags in use
system.l2.tags.total_refs                     1207912                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201951                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.981213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.420589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.176404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31776.661115                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973152                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9865295                       # Number of tag accesses
system.l2.tags.data_accesses                  9865295                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003531222500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111076                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201802                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111076                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.342458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.831088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.250963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6484     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4392     66.06%     66.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.45%     66.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2054     30.89%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      2.51%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12915328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7108864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82916111000                       # Total gap between requests
system.mem_ctrls.avgGap                     265011.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7107072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 507824.524751848076                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155205220.974423885345                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85703492.134716153145                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201144                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111076                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17720000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6696350250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1965095871250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26930.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33291.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17691453.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12915328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7108864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7108864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201144                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201802                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111076                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111076                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       507825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155236864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155744688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       507825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       507825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85725102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85725102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85725102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       507825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155236864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       241469790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201761                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111048                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6994                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6934                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2931051500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6714070250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14527.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33277.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138849                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70074                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.709085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.310832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.812245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68258     65.70%     65.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14326     13.79%     79.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2262      2.18%     81.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1806      1.74%     83.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9465      9.11%     92.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1341      1.29%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          370      0.36%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          335      0.32%     94.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5723      5.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12912704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7107072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.713045                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.703492                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       373571940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198558195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720968640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292904640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6545916000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21522835770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13719199200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43373954385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.042310                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35445368250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2769000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44711914250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       368174100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195689175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719604900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286765920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6545916000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21158563590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14025954720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43300668405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.158562                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36244926750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2769000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43912355750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65718                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111076                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57545                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136084                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65718                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572225                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572225                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20024192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20024192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201802                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852453500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086645000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            338043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       639377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           266714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          266714                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       337367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1518                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1811219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1812737                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        53888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     72472448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               72526336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169183                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7108864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           773940                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028429                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 773314     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    626      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             773940                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82926282500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1132457000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         906124494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
