; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 6
2 input 1 iDecode
3 sort bitvec 1
4 input 3 iEXU_Cond
5 input 1 iEXU_Dest
6 sort bitvec 32
7 input 6 iEXU_ResData
8 input 3 iMAU_Cond
9 input 6 iMAU_Data
10 input 1 iMAU_Dest
11 input 1 iRegA
12 input 1 iRegB
13 input 3 iResetn
14 input 3 iStep_EXU
15 input 3 iStep_MAU
16 input 3 iStep_WB
17 input 3 iWork_EXU
18 input 3 iWork_MAU
19 input 3 iWork_WB
20 input 3 sys_clk
21 const 1 000000
22 state 1 RegB
23 init 1 22 21
24 sort bitvec 5
25 slice 24 22 4 0
26 const 24 11111
27 eq 3 25 26
28 const 6 00000000000000000000000000000000
29 state 6 EXU_ResData
30 init 6 29 28
31 state 6 MAU_Data
32 init 6 31 28
33 sort bitvec 2
34 const 33 00
35 const 33 01
36 state 1 RegA
37 init 1 36 21
38 slice 3 36 5 5
39 const 3 1
40 eq 3 38 39
41 state 1 WBp_add
42 init 1 41 21
43 eq 3 36 41
44 and 3 40 43
45 const 3 0
46 state 3 LWork_WB
47 init 3 46 45
48 eq 3 46 39
49 and 3 44 48
50 state 3 WBp_Cond
51 init 3 50 45
52 eq 3 50 39
53 and 3 49 52
54 slice 24 36 4 0
55 neq 3 54 26
56 and 3 53 55
57 ite 33 56 35 34
58 const 33 10
59 eq 3 38 39
60 state 1 MAU_Dest
61 init 1 60 21
62 eq 3 36 60
63 and 3 59 62
64 state 3 MAU_Cond
65 init 3 64 45
66 eq 3 64 39
67 and 3 63 66
68 state 3 LWork_MAU
69 init 3 68 45
70 eq 3 68 39
71 and 3 67 70
72 neq 3 54 26
73 and 3 71 72
74 ite 33 73 58 57
75 const 33 11
76 eq 3 38 39
77 state 1 EXU_Dest
78 init 1 77 21
79 eq 3 36 77
80 and 3 76 79
81 state 3 EXUp_data_source
82 init 3 81 45
83 neq 3 81 39
84 and 3 80 83
85 state 3 EXU_Cond
86 init 3 85 45
87 eq 3 85 39
88 and 3 84 87
89 state 3 LWork_EXU
90 init 3 89 45
91 eq 3 89 39
92 and 3 88 91
93 neq 3 54 26
94 and 3 92 93
95 ite 33 94 75 74
96 eq 3 95 58
97 ite 6 96 31 29
98 state 6 WBp_Data
99 init 6 98 28
100 eq 3 95 34
101 ite 6 100 28 98
102 eq 3 95 35
103 or 3 102 100
104 ite 6 103 101 97
105 eq 3 54 26
106 ite 6 105 28 104
107 slice 1 106 31 26
108 eq 3 107 21
109 and 3 27 108
110 not 3 109
111 not 3 110
112 output 111 prop_neg
113 not 3 110
114 and 3 39 113
115 bad 114
116 state 1 Decode
117 init 1 116 21
118 state 3 LStep_EXU
119 init 3 118 45
120 input 3
121 uext 3 120 0 LStep_MAU
122 state 3 LStep_WB
123 init 3 122 45
124 input 3
125 uext 3 124 0 MAUp_RPCC
126 input 3
127 uext 3 126 0 Resetn
128 uext 33 95 0 SEL_A
129 input 33
130 uext 33 129 0 SEL_B
131 input 3
132 uext 3 131 0 WBp_RPCC
133 uext 6 106 0 dOpd1
134 input 6
135 uext 6 134 0 dOpd2
136 input 3
137 uext 3 136 0 dWait_for_data
138 uext 3 110 0 prop
139 next 1 22 12
140 next 6 29 7
141 next 6 31 9
142 next 1 36 11
143 ite 1 122 60 41
144 next 1 41 143
145 next 3 46 19
146 ite 3 122 64 50
147 next 3 50 146
148 next 1 60 10
149 next 3 64 8
150 next 3 68 18
151 next 1 77 5
152 slice 3 116 5 5
153 slice 3 116 2 2
154 and 3 152 153
155 slice 3 116 0 0
156 not 3 155
157 and 3 154 156
158 ite 3 118 157 81
159 next 3 81 158
160 next 3 85 4
161 next 3 89 17
162 ite 6 122 31 98
163 next 6 98 162
164 next 1 116 2
165 next 3 118 14
166 next 3 122 16
; end of yosys output
