|test_ram
clk => ram~12.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram.CLK0
addr[0] => ram~3.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~2.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~1.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~0.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
data_in[0] => ram~11.DATAIN
data_in[0] => ram.DATAIN
data_in[1] => ram~10.DATAIN
data_in[1] => ram.DATAIN1
data_in[2] => ram~9.DATAIN
data_in[2] => ram.DATAIN2
data_in[3] => ram~8.DATAIN
data_in[3] => ram.DATAIN3
data_in[4] => ram~7.DATAIN
data_in[4] => ram.DATAIN4
data_in[5] => ram~6.DATAIN
data_in[5] => ram.DATAIN5
data_in[6] => ram~5.DATAIN
data_in[6] => ram.DATAIN6
data_in[7] => ram~4.DATAIN
data_in[7] => ram.DATAIN7
data_out[0] << data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] << data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] << data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] << data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] << data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] << data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] << data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] << data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


