# RISC-V SoC Lab

This repository contains materials and exercises for the RISC-V System-on-Chip (SoC) Lab, focusing on bare-metal programming, toolchain setup, and hardware interaction using the RV32IMAC architecture.

## Week 1: Bare-Metal Toolchain & Debugging

Explore the Week 1 content, covering RISC-V toolchain setup, cross-compilation, assembly analysis, debugging, and UART interaction:

[Week 1 - RISC-V Bare-Metal Toolchain & Debugging](./Week1/README.md)
