// Seed: 1223858360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wor id_3;
  output wire id_2;
  output wire id_1;
  wire id_13;
  assign id_3 = -1'b0 != id_10;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output wor   id_2,
    output tri   id_3,
    output wand  id_4,
    input  wand  id_5,
    input  uwire id_6,
    output tri0  id_7,
    output wor   id_8,
    output tri1  id_9
);
  initial begin : LABEL_0
    release id_4;
  end
  nor primCall (id_8, id_5, id_11, id_0, id_6, id_1);
  logic id_11 = id_5;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
