description = "PMU Local Control - Private"
[[bank]]
  name = "PMU_LOCAL"
  address = "0xffd60000"
[[register]]
  name = "ACPU0_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "APU Core 0 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000000"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "ACPU0_PWR_STATUS"
  type = "ro"
  width = 32
  description = "APU Core 0 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000004"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "ACPU1_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "APU Core 1 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000010"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "ACPU1_PWR_STATUS"
  type = "ro"
  width = 32
  description = "APU Core 1 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "ACPU2_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "APU Core 2 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000020"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "ACPU2_PWR_STATUS"
  type = "ro"
  width = 32
  description = "APU Core 2 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000024"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "ACPU3_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "APU Core 3 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000030"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "ACPU3_PWR_STATUS"
  type = "ro"
  width = 32
  description = "APU Core 3 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000034"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "PP0_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "GPU PP0 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000040"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PP0_PWR_STATUS"
  type = "ro"
  width = 32
  description = "GPU PP0 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000044"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "PP1_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "GPU PP1 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000048"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PP1_PWR_STATUS"
  type = "ro"
  width = 32
  description = "GPU PP1 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x0000004C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "USB0_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "USB 0 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000060"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "USB0_PWR_STATUS"
  type = "ro"
  width = 32
  description = "USB0 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000064"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "USB1_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "USB 1 Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000070"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "USB1_PWR_STATUS"
  type = "ro"
  width = 32
  description = "USB1 Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000074"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "RPU_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "RPU MPCore Power and Isolation Control. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000080"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "ISOLATION"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "RPU_PWR_STATUS"
  type = "ro"
  width = 32
  description = "RPU MPCore Power Status. Reset by POR only."
  default = "0x0000000F"
  offset = "0x00000084"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "PWR_GATES"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "L2_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "L2 Cache Power Control. Reset by POR only."
  default = "0x00000001"
  offset = "0x000000B0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_RET_CNTRL"
  type = "mixed"
  width = 32
  description = "L2 Cache Memory Retention Controls. Reset only by POR."
  default = "0x00000000"
  offset = "0x000000B4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_CE_CNTRL"
  type = "mixed"
  width = 32
  description = "L2 Cache Memory Chip Enables. Reset only by POR."
  default = "0x00000001"
  offset = "0x000000B8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "rw"
[[register]]
  name = "L2_PWR_STATUS"
  type = "ro"
  width = 32
  description = "L2 Cache Memory Power Status."
  default = "0x00000001"
  offset = "0x000000BC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "ro"
[[register]]
  name = "OCM_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "OCM Memory Power Control. Reset only by POR."
  default = "0x01010101"
  offset = "0x000000C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "BANK3"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:17"
    type = "ro"
  [[register.field]]
    name = "BANK2"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "BANK1"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:1"
    type = "ro"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "rw"
[[register]]
  name = "OCM_RET_CNTRL"
  type = "mixed"
  width = 32
  description = "OCM Memory Retention Controls. Reset only by POR."
  default = "0x00000000"
  offset = "0x000000C4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "BANK3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BANK2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BANK1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "rw"
[[register]]
  name = "OCM_CE_CNTRL"
  type = "mixed"
  width = 32
  description = "OCM Memory Chip Enables. Reset only by POR."
  default = "0x0000000F"
  offset = "0x000000C8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "BANK3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "BANK2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BANK1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "rw"
[[register]]
  name = "OCM_PWR_STATUS"
  type = "ro"
  width = 32
  description = "OCM Memory Power Status."
  default = "0x01010101"
  offset = "0x000000CC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "BANK3"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "23:17"
    type = "ro"
  [[register.field]]
    name = "BANK2"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "BANK1"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:1"
    type = "ro"
  [[register.field]]
    name = "BANK0"
    bits = "0"
    type = "ro"
[[register]]
  name = "TCM_PWR_CNTRL"
  type = "mixed"
  width = 32
  description = "RPU TCM Memory Power Control. Reset by POR only."
  default = "0x01010101"
  offset = "0x000000D0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TCMB1"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:17"
    type = "ro"
  [[register.field]]
    name = "TCMA1"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "TCMB0"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:1"
    type = "ro"
  [[register.field]]
    name = "TCMA0"
    bits = "0"
    type = "rw"
[[register]]
  name = "TCM_RET_CNTRL"
  type = "mixed"
  width = 32
  description = "RPU TCM Retention Controls."
  default = "0x00000000"
  offset = "0x000000D4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "TCMB1"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "TCMA1"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TCMB0"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TCMA0"
    bits = "0"
    type = "rw"
[[register]]
  name = "TCM_CE_CNTRL"
  type = "mixed"
  width = 32
  description = "RPU TCM Chip Enables."
  default = "0x0000000F"
  offset = "0x000000D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "TCMB1"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "TCMA1"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TCMB0"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "TCMA0"
    bits = "0"
    type = "rw"
[[register]]
  name = "TCM_PWR_STATUS"
  type = "ro"
  width = 32
  description = "RPU TCM Power Switch Status."
  default = "0x01010101"
  offset = "0x000000DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TCMB1"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "23:17"
    type = "ro"
  [[register.field]]
    name = "TCMA1"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "TCMB0"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:1"
    type = "ro"
  [[register.field]]
    name = "TCMA0"
    bits = "0"
    type = "ro"
[[register]]
  name = "DOMAIN_ISO_CNTRL"
  type = "mixed"
  width = 32
  description = "Isolation Wall Enable Control. Reset only by POR."
  default = "0x00000028"
  offset = "0x000000F0"
  [[register.field]]
    name = "LP_FP_LOCKED"
    bits = "31"
    type = "rwso"
    shortdesc = '''Isolates the FPD-PL domains by clamping all inputs to each domain.'''
    longdesc = '''Once this bit is set, the FPD-PL remain isolated until POR is asserted.'''
  [[register.field]]
    name = "RESERVED"
    bits = "30:6"
    type = "ro"
  [[register.field]]
    name = "FP_PL"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "LP_PL_PCAP"
    bits = "4"
    type = "rw"
    shortdesc = '''Isolates the LPD-PL domains of the PCAP interface signals by clamping all inputs to each domain to their disabled values.'''
    longdesc = '''This is used mainly during power-down of the PL.'''
  [[register.field]]
    name = "LP_PL_NON_PCAP"
    bits = "3"
    type = "rw"
    shortdesc = '''Isolates the LPD-PL domains by disabling interface signals except the ones associated with the PCAP subystem by clamping all inputs to each domain to their disabled values.'''
    longdesc = '''This is used during Partial Reconfiguration of the PL.'''
  [[register.field]]
    name = "LP_FP_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "LP_FP_1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PMU"
    bits = "0"
    type = "rw"
    shortdesc = '''Isolates the PMU from the rest of the LPD.'''
    longdesc = '''Clamps all inputs to the PMU to their disabled values.'''
[[register]]
  name = "LOC_PWR_STATE"
  type = "mixed"
  width = 32
  description = "Power Island Status."
  default = "0x003FFCBF"
  offset = "0x00000100"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "USB1"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "USB0"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "OCM_BANK3"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "OCM_BANK2"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "OCM_BANK1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "OCM_BANK0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TCM1B"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "TCM1A"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TCM0B"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "TCM0A"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "R5_1"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "R5_0"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "L2"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "GPU_PP1"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "GPU_PP0"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "ACPU3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ACPU2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ACPU1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ACPU0"
    bits = "0"
    type = "rw"
[[register]]
  name = "LOC_AUX_PWR_STATE"
  type = "mixed"
  width = 32
  description = "RAM Retention and Processor Emulation States."
  default = "0x000FF080"
  offset = "0x00000104"
  [[register.field]]
    name = "ACPU3_EMUL"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "ACPU2_EMUL"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "ACPU1_EMUL"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "ACPU0_EMUL"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RPU_EMUL"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "26:20"
    type = "ro"
  [[register.field]]
    name = "OCM_BANK3"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "OCM_BANK2"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "OCM_BANK1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "OCM_BANK0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TCM1B"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "TCM1A"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TCM0B"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "TCM0A"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "L2"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "LOCAL_RESET"
  type = "mixed"
  width = 32
  description = "CSU Reset Control."
  default = "0x00000001"
  offset = "0x00000200"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "CSU_RST"
    bits = "0"
    type = "rw"
    shortdesc = '''Controls the Reset for the CSU: 0: run.'''
    longdesc = '''1: CSU held in reset.'''
[[register]]
  name = "LOCAL_CNTRL"
  type = "mixed"
  width = 32
  description = "PMU Controls."
  default = "0x00000000"
  offset = "0x00000204"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "ro"
  [[register.field]]
    name = "ROM_VALID_OVRD"
    bits = "1"
    type = "rw"
    shortdesc = '''Allows for debug of the ROM when the ROM validation fails.'''
    longdesc = '''Should only be set by the MDM.'''
  [[register.field]]
    name = "BUS_CLK_DIS"
    bits = "0"
    type = "rw"
    shortdesc = '''PMU interconnect and register access Clock disable: 0: clock enabled.'''
    longdesc = '''1: clock disabled.'''
[[register]]
  name = "GPO1_READ"
  type = "ro"
  width = 32
  description = "PMU GPO1 Output Register State."
  default = "0x00000000"
  offset = "0x00000214"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "MIO_GPO"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "GPO2_READ"
  type = "ro"
  width = 32
  description = "PMU GPO2 Output Register State."
  default = "0x00000000"
  offset = "0x00000218"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "ro"
  [[register.field]]
    name = "DAP_RPU_WAKE_ACK"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "DAP_FP_WAKE_ACK"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "PS_STATUS"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "PCAP_ENABLE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "GPO3_READ"
  type = "ro"
  width = 32
  description = "PMU GPO3 Output Register State."
  default = "0x00000000"
  offset = "0x0000021C"
  [[register.field]]
    name = "PL_GPO"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "GPI1_ENABLE"
  type = "mixed"
  width = 32
  description = "Enable Events on PMU GPI1 Input Register."
  default = "0x00000000"
  offset = "0x00000224"
  [[register.field]]
    name = "APB_AIB_ERROR"
    bits = "31"
    type = "rw"
    shortdesc = '''APB AIB isolation access error.'''
    longdesc = '''A powered-down block is accessed through APB.'''
  [[register.field]]
    name = "AXI_AIB_ERROR"
    bits = "30"
    type = "rw"
    shortdesc = '''AXI AIB isolation access error.'''
    longdesc = '''A powered-down block is accessed through AXI.'''
  [[register.field]]
    name = "ERROR_REG2_INT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "ERROR_REG1_INT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "DBG_ACPU3_PWRUP_REQ"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "DBG_ACPU2_PWRUP_REQ"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "DBG_ACPU1_PWRUP_REQ"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DBG_ACPU0_PWRUP_REQ"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "19:17"
    type = "ro"
  [[register.field]]
    name = "FPD_WAKE_GIC_PROX"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "MIO_WAKE"
    bits = "15:10"
    type = "rw"
  [[register.field]]
    name = "DAP_RPU_WAKE"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "DAP_FP_WAKE"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "USB1_WAKE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "USB0_WAKE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "R5_1_WAKE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "R5_0_WAKE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "ACPU3_WAKE"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ACPU2_WAKE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ACPU1_WAKE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ACPU0_WAKE"
    bits = "0"
    type = "rw"
[[register]]
  name = "GPI2_ENABLE"
  type = "mixed"
  width = 32
  description = "Enable Events on PMU GPI2 Input Register."
  default = "0x00000000"
  offset = "0x00000228"
  [[register.field]]
    name = "VCC_PSINTFP_ALARM"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "VCC_PSINT_ALARM"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "VCC_PSAUX_ALARM"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "28:24"
    type = "ro"
  [[register.field]]
    name = "DBG_ACPU3_RST_REQ"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "DBG_ACPU2_RST_REQ"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "DBG_ACPU1_RST_REQ"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DBG_ACPU0_RST_REQ"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "CP_ACPU3_RST_REQ"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "CP_ACPU2_RST_REQ"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "CP_ACPU1_RST_REQ"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "CP_ACPU0_RST_REQ"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
  [[register.field]]
    name = "DBG_RPU1_RST_REQ"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "DBG_RPU0_RST_REQ"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "FP_LP_PWRDWN_ACK"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "R5_1_PWRDWN_REQ"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "R5_0_PWRDWN_REQ"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "ACPU3_PWRDWN_REQ"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "ACPU2_PWRDWN_REQ"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ACPU1_PWRDWN_REQ"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ACPU0_PWRDWN_REQ"
    bits = "0"
    type = "rw"
[[register]]
  name = "GPI3_ENABLE"
  type = "rw"
  width = 32
  description = "Enable Events on PMU GPI3 Input Register."
  default = "0x00000000"
  offset = "0x0000022C"
  [[register.field]]
    name = "PL_GPI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "BOOT_PWR_SUPPLY_CACHE"
  type = "rw"
  width = 32
  description = "Power Supply Status and General Purpose Read-Write."
  default = "0x00000000"
  offset = "0x00000300"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "BOOT_STAGE"
  type = "rw"
  width = 32
  description = "PMU Boot Stage and General Purpose Read-Write."
  default = "0x00000000"
  offset = "0x00000304"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "LAST_UNDEFINED_SERV"
  type = "rw"
  width = 32
  description = "PMU ROM code: ID Value of ROM Undefiend Service Request."
  default = "0x00000000"
  offset = "0x00000308"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "LAST_SERV"
  type = "rw"
  width = 32
  description = "PMU ROM code: ID Value of ROM Service Request."
  default = "0x00000000"
  offset = "0x0000030C"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PERS_LOC_GEN_STORAGE0"
  type = "rw"
  width = 32
  description = "Persistent Local General Storage. Reset by POR only."
  default = "0x00000000"
  offset = "0x00000310"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PERS_LOC_GEN_STORAGE1"
  type = "rw"
  width = 32
  description = "Persistent Local General Storage. Reset by POR only."
  default = "0x00000000"
  offset = "0x00000314"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PERS_LOC_GEN_STORAGE2"
  type = "rw"
  width = 32
  description = "Persistent Local General Storage. Reset by POR only."
  default = "0x00000000"
  offset = "0x00000318"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PERS_LOC_GEN_STORAGE3"
  type = "rw"
  width = 32
  description = "Persistent Local General Storage. Reset by POR only."
  default = "0x00000000"
  offset = "0x0000031C"
  [[register.field]]
    name = "REG"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "ADDR_ERROR_STATUS"
  type = "wtc"
  width = 1
  description = "Address Error Decode Interrupt Status."
  default = "0x00000000"
  offset = "0x00000320"
  [[register.field]]
    name = "STATUS"
    bits = "0"
    type = "wtc"
[[register]]
  name = "ADDR_ERROR_INT_MASK"
  type = "ro"
  width = 1
  description = "Address Error Decode Interrupt Mask."
  default = "0x00000001"
  offset = "0x00000324"
  [[register.field]]
    name = "MASK"
    bits = "0"
    type = "ro"
[[register]]
  name = "ADDR_ERROR_INT_EN"
  type = "wo"
  width = 1
  description = "Address Error Decode Interrupt Enable."
  default = "0x00000000"
  offset = "0x00000328"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "wo"
[[register]]
  name = "ADDR_ERROR_INT_DIS"
  type = "wo"
  width = 1
  description = "Address Error Decode Interrupt Disable."
  default = "0x00000000"
  offset = "0x0000032C"
[[register]]
  name = "MBISR_CNTRL"
  type = "mixed"
  width = 32
  description = "Controls the MBISR engines in the FPD."
  default = "0x00000000"
  offset = "0x00000330"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "FPD_GROUP"
    bits = "5"
    type = "rw"
    shortdesc = '''Apply MBISR for the FP domain.'''
    longdesc = '''This needs to be set before Enable bit is set to 1 to start the MBISR operation.'''
  [[register.field]]
    name = "RESERVED"
    bits = "4:1"
    type = "ro"
  [[register.field]]
    name = "ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''This bit is driven by PMU to trigger the repair operation and needs to be 0 and then set to 1 after the FPD_Group is set to 1 in order to initialize MBISR chain on the FPD.'''
    longdesc = '''Typically, the BISR chain is reset when this input is low.'''
[[register]]
  name = "MBISR_STATUS"
  type = "ro"
  width = 32
  description = "Completion Status of MBISR engines."
  default = "0x00000000"
  offset = "0x00000334"
  [[register.field]]
    name = "RESERVED"
    bits = "31:5"
    type = "ro"
  [[register.field]]
    name = "PASS"
    bits = "4"
    type = "ro"
    shortdesc = '''When Done is 1, this bit reflects the completion status of the MBISR.'''
    longdesc = '''0: failed. 1: passed.'''
  [[register.field]]
    name = "RESERVED"
    bits = "3:1"
    type = "ro"
  [[register.field]]
    name = "DONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "PMU_PB_ERR"
  type = "rw"
  width = 32
  description = "Errors Detected During PMU Pre-Boot. Reset by POR only."
  default = "0x00000000"
  offset = "0x00000338"
  [[register.field]]
    name = "PBERR_FLAG"
    bits = "31"
    type = "rw"
    shortdesc = '''If there is any error in the PBERR_Data field, this bit must be set to 1.'''
    longdesc = '''In that case the PS_ERR pin on the device will be asserted to signify an error.'''
  [[register.field]]
    name = "PBERR_DATA"
    bits = "30:0"
    type = "rw"
    shortdesc = '''Bits in this field represent all Pre-boot ROM errors.'''
    longdesc = '''0x00000001: PMU RAM Init Error 0x00000002: SysMon Init Error 0x00000004: SysMon LP_Supply Check Error 0x00000008: SysMon Aux_Supply Check Error 0x00000010: SysMon IO_Supply Check Error 0x00000020: IOPLL Lock Error 0x00000040: DPLL Lock Error 0x00010000: LPD Scan Zeroization Timeout Error 0x00020000: FPD Scan Zeroization Timeout Error 0x00040000: LPD Scan Zeroization Failure Error 0x00080000: FPD Scan Zeroization Failure Error 0x00400000: FPD BISR Timeout Error 0x00800000: FPD BISR Failure Error 0x01000000: LPD MBIST Zeroization Timeout Error 0x02000000: FPD MBIST Zeroization Timeout Error 0x04000000: LPD MBIST Zeroization Failure Error 0x08000000: FPD MBIST Zeroization Failure Error 0xFFFFFFFF: Unresolved Error'''
[[register]]
  name = "PMU_SERV_ERR"
  type = "mixed"
  width = 32
  description = "Errors Detected During PMU ROM Pre-Boot. Reset by POR only."
  default = "0x00000000"
  offset = "0x0000033C"
  [[register.field]]
    name = "FWERR"
    bits = "31:28"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "SERVERR_FLAG"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "22:20"
    type = "ro"
  [[register.field]]
    name = "SERVERR_DATA"
    bits = "19:0"
    type = "rw"
    shortdesc = '''Bits in this field represent all Pre-boot ROM errors.'''
    longdesc = '''For detailed bit assignment of the errors, please refer to the PMU ROM chapter in the Low-Power Design Specification. 0x00000001: LPD Island Failed to ACK Power Up Request 0x00000002: FPD Island Failed to ACK Power Up Request 0x00000004: LPD Island Failed to ACK Power Down Request 0x00000008: FPD Island Failed to ACK Power Down Request 0x00000010: FPD Power Supply Failed to Power On 0x00000020: PLD Power Supply Failed to Power On 0x00000100: FPD MBISR Timeout Error 0x00000200: FPD MBISR Chain Error 0x00000400: Undefined Service was Requested 0x00000800: PMU Triple Modular Redundent Error 0x00001000: Spirious Hardware Interrupt (Edge triggered failed to hold level) 0x00010000: PMU in Exception State'''
[[register]]
  name = "PWR_ACK_ERR_LPD"
  type = "rw"
  width = 32
  description = "PRDY Status Error for Power Islands in LPD. Reset only by POR."
  default = "0x00000000"
  offset = "0x00000340"
  [[register.field]]
    name = "ACK_ERROR"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PWR_ACK_ERR_FPD"
  type = "rw"
  width = 32
  description = "PRDY Status Error for Power Islands in FPD. Reset only by POR."
  default = "0x00000000"
  offset = "0x00000344"
  [[register.field]]
    name = "ACK_ERROR"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SERV_LOGCLR_ERR"
  type = "rw"
  width = 32
  description = "Logic Clear Services Log Error Status. Reset only by POR."
  default = "0x00000000"
  offset = "0x00000348"
  [[register.field]]
    name = "LOGCLR_ERROR"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "LOGCLR_TRIG"
  type = "wo"
  width = 32
  description = "Request to start the Logic Clear Engines."
  default = "0x00000000"
  offset = "0x00000350"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "wo"
  [[register.field]]
    name = "FP"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "LP"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "wo"
  [[register.field]]
    name = "USB1"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "USB0"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "RPU"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "wo"
  [[register.field]]
    name = "PP1"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "PP0"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "5:4"
    type = "wo"
  [[register.field]]
    name = "ACPU3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "ACPU2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "ACPU1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ACPU0"
    bits = "0"
    type = "wo"
[[register]]
  name = "LOGCLR_ACK"
  type = "ro"
  width = 32
  description = "This register provides the Acknowledge from the Logic Clear engines after they are run. (1 = Zeroization is Completed)"
  default = "0x00000000"
  offset = "0x00000354"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "ro"
  [[register.field]]
    name = "FP"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "LP"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "USB1"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "USB0"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "RPU"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
  [[register.field]]
    name = "PP1"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "PP0"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "5:4"
    type = "ro"
  [[register.field]]
    name = "ACPU3"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "ACPU2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ACPU1"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "ACPU0"
    bits = "0"
    type = "ro"
[[register]]
  name = "APU_WFI_STATUS"
  type = "ro"
  width = 32
  description = "This register provides the status of the WFI state for the ACPU3-ACPU0 and the L2 Cache."
  default = "0x00000000"
  offset = "0x00000360"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "ro"
  [[register.field]]
    name = "L2_WFI"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:4"
    type = "ro"
  [[register.field]]
    name = "ACPU3_WFI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "ACPU2_WFI"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ACPU1_WFI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "ACPU0_WFI"
    bits = "0"
    type = "ro"
[[register]]
  name = "MBIST_RST"
  type = "rw"
  width = 2
  description = "This register is used to control the Reset to the MBIST Memory Controllers for PMU and CSU"
  default = "0x00000000"
  offset = "0x0000036C"
  [[register.field]]
    name = "CSU"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PMU"
    bits = "0"
    type = "rw"
[[register]]
  name = "MBIST_PG_EN"
  type = "rw"
  width = 2
  description = "This register is used to control the PG_EN signal to the MBIST Memory Controllers for PMU and CSU"
  default = "0x00000000"
  offset = "0x00000370"
  [[register.field]]
    name = "CSU"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PMU"
    bits = "0"
    type = "rw"
[[register]]
  name = "MBIST_SETUP"
  type = "rw"
  width = 2
  description = "This register is used to control the SETUP_1 signal to the MBIST Memory Controllers for PMU and CSU"
  default = "0x00000000"
  offset = "0x00000374"
  [[register.field]]
    name = "CSU"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PMU"
    bits = "0"
    type = "rw"
[[register]]
  name = "MBIST_DONE"
  type = "ro"
  width = 2
  description = "This register is used to read the DONE status of the MBIST Memory Controllers for PMU and CSU"
  default = "0x00000000"
  offset = "0x00000378"
  [[register.field]]
    name = "CSU"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "PMU"
    bits = "0"
    type = "ro"
[[register]]
  name = "MBIST_GOOD"
  type = "ro"
  width = 2
  description = "This register is used to read the GO status of the MBIST Memory Controllers for PMU and CSU"
  default = "0x00000000"
  offset = "0x0000037C"
  [[register.field]]
    name = "CSU"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "PMU"
    bits = "0"
    type = "ro"
