Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 25 12:45:57 2022
| Host         : LAPTOP-I5VMOPNP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.635        0.000                      0                  213        0.193        0.000                      0                  213        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.635        0.000                      0                  213        0.193        0.000                      0                  213        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 circuit/counter_edgeX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit/counter_edgeX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 3.568ns (51.277%)  route 3.390ns (48.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.621     5.142    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.478     5.620 r  circuit/counter_edgeX_reg[2]/Q
                         net (fo=23, routed)          0.765     6.385    circuit/counter_edgeX_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.301     6.686 f  circuit/g0_b2/O
                         net (fo=4, routed)           0.363     7.050    circuit/out[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  circuit/counter_edgeX2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.174    circuit/counter_edgeX2_carry_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.724 r  circuit/counter_edgeX2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.724    circuit/counter_edgeX2_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.995 r  circuit/counter_edgeX1_carry_i_7/CO[0]
                         net (fo=4, routed)           0.398     8.393    circuit/counter_edgeX2_carry_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.222 r  circuit/counter_edgeX1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.222    circuit/counter_edgeX1_carry_i_6_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 r  circuit/counter_edgeX1_carry_i_5/O[0]
                         net (fo=3, routed)           0.464     9.908    driver/counter_edgeX2[7]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.299    10.207 r  driver/counter_edgeX1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.207    circuit/S[2]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.583 r  circuit/counter_edgeX1_carry/CO[3]
                         net (fo=2, routed)           0.737    11.320    driver/CO[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.118    11.438 r  driver/counter_edgeX[4]_i_1/O
                         net (fo=5, routed)           0.662    12.101    circuit/counter_edgeX_reg[4]_0[0]
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y22          FDRE (Setup_fdre_C_CE)      -0.371    14.736    circuit/counter_edgeX_reg[0]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 circuit/counter_edgeX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit/counter_edgeX_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 3.568ns (51.277%)  route 3.390ns (48.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.621     5.142    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.478     5.620 r  circuit/counter_edgeX_reg[2]/Q
                         net (fo=23, routed)          0.765     6.385    circuit/counter_edgeX_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.301     6.686 f  circuit/g0_b2/O
                         net (fo=4, routed)           0.363     7.050    circuit/out[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  circuit/counter_edgeX2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.174    circuit/counter_edgeX2_carry_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.724 r  circuit/counter_edgeX2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.724    circuit/counter_edgeX2_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.995 r  circuit/counter_edgeX1_carry_i_7/CO[0]
                         net (fo=4, routed)           0.398     8.393    circuit/counter_edgeX2_carry_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.222 r  circuit/counter_edgeX1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.222    circuit/counter_edgeX1_carry_i_6_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 r  circuit/counter_edgeX1_carry_i_5/O[0]
                         net (fo=3, routed)           0.464     9.908    driver/counter_edgeX2[7]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.299    10.207 r  driver/counter_edgeX1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.207    circuit/S[2]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.583 r  circuit/counter_edgeX1_carry/CO[3]
                         net (fo=2, routed)           0.737    11.320    driver/CO[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.118    11.438 r  driver/counter_edgeX[4]_i_1/O
                         net (fo=5, routed)           0.662    12.101    circuit/counter_edgeX_reg[4]_0[0]
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y22          FDRE (Setup_fdre_C_CE)      -0.371    14.736    circuit/counter_edgeX_reg[1]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 circuit/counter_edgeX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit/counter_edgeX_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 3.568ns (51.277%)  route 3.390ns (48.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.621     5.142    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.478     5.620 r  circuit/counter_edgeX_reg[2]/Q
                         net (fo=23, routed)          0.765     6.385    circuit/counter_edgeX_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.301     6.686 f  circuit/g0_b2/O
                         net (fo=4, routed)           0.363     7.050    circuit/out[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  circuit/counter_edgeX2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.174    circuit/counter_edgeX2_carry_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.724 r  circuit/counter_edgeX2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.724    circuit/counter_edgeX2_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.995 r  circuit/counter_edgeX1_carry_i_7/CO[0]
                         net (fo=4, routed)           0.398     8.393    circuit/counter_edgeX2_carry_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.222 r  circuit/counter_edgeX1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.222    circuit/counter_edgeX1_carry_i_6_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 r  circuit/counter_edgeX1_carry_i_5/O[0]
                         net (fo=3, routed)           0.464     9.908    driver/counter_edgeX2[7]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.299    10.207 r  driver/counter_edgeX1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.207    circuit/S[2]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.583 r  circuit/counter_edgeX1_carry/CO[3]
                         net (fo=2, routed)           0.737    11.320    driver/CO[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.118    11.438 r  driver/counter_edgeX[4]_i_1/O
                         net (fo=5, routed)           0.662    12.101    circuit/counter_edgeX_reg[4]_0[0]
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y22          FDRE (Setup_fdre_C_CE)      -0.371    14.736    circuit/counter_edgeX_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 circuit/counter_edgeX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit/counter_edgeX_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 3.568ns (51.277%)  route 3.390ns (48.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.621     5.142    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.478     5.620 r  circuit/counter_edgeX_reg[2]/Q
                         net (fo=23, routed)          0.765     6.385    circuit/counter_edgeX_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.301     6.686 f  circuit/g0_b2/O
                         net (fo=4, routed)           0.363     7.050    circuit/out[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  circuit/counter_edgeX2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.174    circuit/counter_edgeX2_carry_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.724 r  circuit/counter_edgeX2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.724    circuit/counter_edgeX2_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.995 r  circuit/counter_edgeX1_carry_i_7/CO[0]
                         net (fo=4, routed)           0.398     8.393    circuit/counter_edgeX2_carry_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.222 r  circuit/counter_edgeX1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.222    circuit/counter_edgeX1_carry_i_6_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 r  circuit/counter_edgeX1_carry_i_5/O[0]
                         net (fo=3, routed)           0.464     9.908    driver/counter_edgeX2[7]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.299    10.207 r  driver/counter_edgeX1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.207    circuit/S[2]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.583 r  circuit/counter_edgeX1_carry/CO[3]
                         net (fo=2, routed)           0.737    11.320    driver/CO[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.118    11.438 r  driver/counter_edgeX[4]_i_1/O
                         net (fo=5, routed)           0.662    12.101    circuit/counter_edgeX_reg[4]_0[0]
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[3]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y22          FDRE (Setup_fdre_C_CE)      -0.371    14.736    circuit/counter_edgeX_reg[3]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 circuit/counter_edgeX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit/counter_edgeX_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.568ns (52.338%)  route 3.249ns (47.662%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.621     5.142    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.478     5.620 r  circuit/counter_edgeX_reg[2]/Q
                         net (fo=23, routed)          0.765     6.385    circuit/counter_edgeX_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.301     6.686 f  circuit/g0_b2/O
                         net (fo=4, routed)           0.363     7.050    circuit/out[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  circuit/counter_edgeX2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.174    circuit/counter_edgeX2_carry_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.724 r  circuit/counter_edgeX2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.724    circuit/counter_edgeX2_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.995 r  circuit/counter_edgeX1_carry_i_7/CO[0]
                         net (fo=4, routed)           0.398     8.393    circuit/counter_edgeX2_carry_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.222 r  circuit/counter_edgeX1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.222    circuit/counter_edgeX1_carry_i_6_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 r  circuit/counter_edgeX1_carry_i_5/O[0]
                         net (fo=3, routed)           0.464     9.908    driver/counter_edgeX2[7]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.299    10.207 r  driver/counter_edgeX1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.207    circuit/S[2]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.583 r  circuit/counter_edgeX1_carry/CO[3]
                         net (fo=2, routed)           0.737    11.320    driver/CO[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.118    11.438 r  driver/counter_edgeX[4]_i_1/O
                         net (fo=5, routed)           0.521    11.959    circuit/counter_edgeX_reg[4]_0[0]
    SLICE_X2Y24          FDRE                                         r  circuit/counter_edgeX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.502    14.843    circuit/CLK
    SLICE_X2Y24          FDRE                                         r  circuit/counter_edgeX_reg[4]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_CE)      -0.371    14.711    circuit/counter_edgeX_reg[4]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 circuit/counter_edgeX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit/counter_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 3.574ns (56.713%)  route 2.728ns (43.287%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.621     5.142    circuit/CLK
    SLICE_X2Y22          FDRE                                         r  circuit/counter_edgeX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.478     5.620 r  circuit/counter_edgeX_reg[2]/Q
                         net (fo=23, routed)          0.765     6.385    circuit/counter_edgeX_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.301     6.686 f  circuit/g0_b2/O
                         net (fo=4, routed)           0.363     7.050    circuit/out[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  circuit/counter_edgeX2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.174    circuit/counter_edgeX2_carry_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.724 r  circuit/counter_edgeX2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.724    circuit/counter_edgeX2_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.995 r  circuit/counter_edgeX1_carry_i_7/CO[0]
                         net (fo=4, routed)           0.398     8.393    circuit/counter_edgeX2_carry_0[0]
    SLICE_X0Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.222 r  circuit/counter_edgeX1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.222    circuit/counter_edgeX1_carry_i_6_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 r  circuit/counter_edgeX1_carry_i_5/O[0]
                         net (fo=3, routed)           0.464     9.908    driver/counter_edgeX2[7]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.299    10.207 r  driver/counter_edgeX1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.207    circuit/S[2]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.583 r  circuit/counter_edgeX1_carry/CO[3]
                         net (fo=2, routed)           0.737    11.320    driver/CO[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.444 r  driver/counter_num[0]_i_1/O
                         net (fo=1, routed)           0.000    11.444    circuit/counter_num_reg[0]_3
    SLICE_X5Y25          FDRE                                         r  circuit/counter_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.500    14.841    circuit/CLK
    SLICE_X5Y25          FDRE                                         r  circuit/counter_num_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.029    15.095    circuit/counter_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.966ns (21.035%)  route 3.626ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562     5.083    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.419     5.502 f  uart_inst_ch1/rx_i/data_out_reg[7]/Q
                         net (fo=5, routed)           1.142     6.645    uart_inst_ch1/rx_i/Q[7]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.299     6.944 r  uart_inst_ch1/rx_i/count[9]_i_6/O
                         net (fo=1, routed)           0.452     7.395    uart_inst_ch1/rx_i/count[9]_i_6_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.519 f  uart_inst_ch1/rx_i/count[9]_i_4/O
                         net (fo=12, routed)          1.051     8.571    state/count_reg[0]_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.695 r  state/bram_i_1/O
                         net (fo=2, routed)           0.981     9.676    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.481    14.822    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.528    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.966ns (21.289%)  route 3.571ns (78.711%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562     5.083    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.419     5.502 f  uart_inst_ch1/rx_i/data_out_reg[7]/Q
                         net (fo=5, routed)           1.142     6.645    uart_inst_ch1/rx_i/Q[7]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.299     6.944 r  uart_inst_ch1/rx_i/count[9]_i_6/O
                         net (fo=1, routed)           0.452     7.395    uart_inst_ch1/rx_i/count[9]_i_6_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.519 f  uart_inst_ch1/rx_i/count[9]_i_4/O
                         net (fo=12, routed)          1.051     8.571    state/count_reg[0]_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.695 r  state/bram_i_1/O
                         net (fo=2, routed)           0.926     9.621    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.481    14.822    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    14.528    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 driver/CONT3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circuit/counter_edgeY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.526ns (32.503%)  route 3.169ns (67.497%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.625     5.146    driver/CLK
    SLICE_X3Y29          FDCE                                         r  driver/CONT3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  driver/CONT3_reg[1]/Q
                         net (fo=43, routed)          1.208     6.774    driver/CONT3_reg[9]_0[1]
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.299     7.073 r  driver/counter_edgeY3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.073    circuit/counter_edgeY[1]_i_2[0]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.605 r  circuit/counter_edgeY3_carry/CO[3]
                         net (fo=1, routed)           0.599     8.203    driver/counter_edgeY_reg[1][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.327 r  driver/counter_edgeY[1]_i_2/O
                         net (fo=2, routed)           0.835     9.162    circuit/counter_edgeY_reg[1]_1
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.152     9.314 r  circuit/counter_edgeY[1]_i_1/O
                         net (fo=1, routed)           0.527     9.841    circuit/counter_edgeY[1]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  circuit/counter_edgeY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503    14.844    circuit/CLK
    SLICE_X6Y27          FDRE                                         r  circuit/counter_edgeY_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.233    14.836    circuit/counter_edgeY_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 driver/CONT2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CONT3_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.964ns (24.094%)  route 3.037ns (75.906%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.618     5.139    driver/CLK
    SLICE_X3Y24          FDCE                                         r  driver/CONT2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  driver/CONT2_reg[2]/Q
                         net (fo=17, routed)          1.132     6.690    driver/Q[2]
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.297     6.987 r  driver/CONT2[9]_i_5/O
                         net (fo=1, routed)           0.403     7.390    driver/CONT2[9]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.514 r  driver/CONT2[9]_i_4/O
                         net (fo=11, routed)          0.473     7.987    driver/CONT2[9]_i_4_n_0
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.124     8.111 r  driver/CONT3[9]_i_1/O
                         net (fo=10, routed)          1.029     9.140    driver/CONT3
    SLICE_X1Y29          FDCE                                         r  driver/CONT3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.849    driver/CLK
    SLICE_X1Y29          FDCE                                         r  driver/CONT3_reg[7]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.869    driver/CONT3_reg[7]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.910%)  route 0.403ns (74.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart_inst_ch1/rx_i/data_out_reg[3]/Q
                         net (fo=5, routed)           0.403     1.989    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.871     1.999    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.128ns (25.662%)  route 0.371ns (74.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  uart_inst_ch1/rx_i/data_out_reg[6]/Q
                         net (fo=5, routed)           0.371     1.944    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.871     1.999    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     1.744    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.119%)  route 0.420ns (74.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart_inst_ch1/rx_i/data_out_reg[1]/Q
                         net (fo=6, routed)           0.420     2.006    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.871     1.999    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/shreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst_ch1/rx_i/shreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y35          FDRE                                         r  uart_inst_ch1/rx_i/shreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_inst_ch1/rx_i/shreg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    uart_inst_ch1/rx_i/shreg[3]
    SLICE_X9Y35          FDRE                                         r  uart_inst_ch1/rx_i/shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.831     1.958    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y35          FDRE                                         r  uart_inst_ch1/rx_i/shreg_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.047     1.492    uart_inst_ch1/rx_i/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state/tim_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.348%)  route 0.177ns (55.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart_inst_ch1/rx_i/data_out_reg[0]/Q
                         net (fo=6, routed)           0.177     1.763    state/offset_reg[7]_1[0]
    SLICE_X11Y32         FDRE                                         r  state/tim_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.955    state/CLK
    SLICE_X11Y32         FDRE                                         r  state/tim_div_reg[0]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.070     1.547    state/tim_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.722%)  route 0.429ns (75.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart_inst_ch1/rx_i/data_out_reg[2]/Q
                         net (fo=6, routed)           0.429     2.015    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.871     1.999    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.128ns (24.286%)  route 0.399ns (75.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  uart_inst_ch1/rx_i/data_out_reg[7]/Q
                         net (fo=5, routed)           0.399     1.972    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.871     1.999    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.243     1.744    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst_ch1/rx_i/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.215%)  route 0.151ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y35          FDRE                                         r  uart_inst_ch1/rx_i/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_inst_ch1/rx_i/shreg_reg[1]/Q
                         net (fo=2, routed)           0.151     1.738    uart_inst_ch1/rx_i/shreg[1]
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.830     1.957    uart_inst_ch1/rx_i/CLK
    SLICE_X9Y34          FDCE                                         r  uart_inst_ch1/rx_i/data_out_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X9Y34          FDCE (Hold_fdce_C_D)         0.047     1.506    uart_inst_ch1/rx_i/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 state/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.466    state/CLK
    SLICE_X7Y27          FDCE                                         r  state/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.594 r  state/count_reg[8]/Q
                         net (fo=7, routed)           0.099     1.694    state/count_reg_n_0_[8]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.099     1.793 r  state/count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.793    state/count[9]_i_2_n_0
    SLICE_X7Y27          FDCE                                         r  state/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    state/CLK
    SLICE_X7Y27          FDCE                                         r  state/count_reg[9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.092     1.558    state/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_inst_ch1/rx_i/rx_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst_ch1/rx_i/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.946%)  route 0.165ns (44.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    uart_inst_ch1/rx_i/CLK
    SLICE_X8Y39          FDCE                                         r  uart_inst_ch1/rx_i/rx_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  uart_inst_ch1/rx_i/rx_clk_reg/Q
                         net (fo=7, routed)           0.165     1.776    uart_inst_ch1/rx_i/rx_clk
    SLICE_X8Y38          LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  uart_inst_ch1/rx_i/ready_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_inst_ch1/rx_i/ready_i_1_n_0
    SLICE_X8Y38          FDCE                                         r  uart_inst_ch1/rx_i/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.834     1.961    uart_inst_ch1/rx_i/CLK
    SLICE_X8Y38          FDCE                                         r  uart_inst_ch1/rx_i/ready_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.120     1.583    uart_inst_ch1/rx_i/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y25    circuit/r_X_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    circuit/Y_prev_cast_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    circuit/Y_prev_cast_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    circuit/Y_prev_cast_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    circuit/Y_prev_cast_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y30    circuit/Y_prev_cast_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y30    circuit/Y_prev_cast_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38    uart_inst_ch1/rx_i/ready_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35    uart_inst_ch1/rx_i/rx_clk_prsc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35    uart_inst_ch1/rx_i/rx_clk_prsc_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35    uart_inst_ch1/rx_i/rx_clk_prsc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35    uart_inst_ch1/rx_i/rx_clk_prsc_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y35    uart_inst_ch1/rx_i/shreg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y35    uart_inst_ch1/rx_i/shreg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y35    uart_inst_ch1/rx_i/shreg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y35    uart_inst_ch1/rx_i/shreg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y35    uart_inst_ch1/rx_i/shreg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25    circuit/r_X_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    circuit/Y_prev_cast_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    circuit/Y_prev_cast_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    circuit/Y_prev_cast_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    circuit/Y_prev_cast_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y30    circuit/Y_prev_cast_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y30    circuit/Y_prev_cast_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y30    circuit/Y_prev_cast_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y30    circuit/Y_prev_cast_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    circuit/Y_prev_cast_reg[8]/C



