# format of a line in this file:
# <csr number> <csr access> <csr name> <csr description>
#
# <access> is one of urw, uro, srw, sro, hrw, hro, mrw, mro

0x001  urw  fflags     "Floating-Point Accrued Exceptions"
0x002  urw  frm        "Floating-Point Dynamic Rounding Mode"
0x003  urw  fcsr       "Floating-Point Control and Status Register (frm + fflags)"
0xC00  uro  cycle      "Cycle counter for RDCYCLE instruction"
0xC01  uro  time       "Timer for RDTIME instruction"
0xC02  uro  instret    "Instructions-retired counter for RDINSTRET instruction"
0xC80  uro  cycleh     "Upper 32 bits of cycle, RV32I only"
0xC81  uro  timeh      "Upper 32 bits of time, RV32I only"
0xC82  uro  instreth   "Upper 32 bits of instret, RV32I only"
0x100  srw  sstatus    "Supervisor status register"
0x101  srw  stvec      "Supervisor trap handler base address"
0x104  srw  sie        "Supervisor interrupt-enable register"
0x121  srw  stimecmp   "Wall-clock timer compare value"
0xD01  sro  stime      "Supervisor wall-clock time register"
0xD81  sro  stimeh     "Upper 32 bits of stime, RV32I only"
0x140  srw  sscratch   "Scratch register for supervisor trap handlers"
0x141  srw  sepc       "Supervisor exception program counter"
0xD42  sro  scause     "Supervisor trap cause"
0xD43  sro  sbadaddr   "Supervisor bad address"
0x144  srw  sip        "Supervisor interrupt pending"
0x180  srw  sptbr      "Page-table base register"
0x181  srw  sasid      "Address-space ID"
0x900  srw  cyclew     "Cycle counter for RDCYCLE instruction"
0x901  srw  timew      "Timer for RDTIME instruction"
0x902  srw  instretw   "Instructions-retired counter for RDINSTRET instruction"
0x980  srw  cyclehw    "Upper 32 bits of cycle, RV32I only"
0x981  srw  timehw     "Upper 32 bits of time, RV32I only"
0x982  srw  instrethw  "Upper 32 bits of instret, RV32I only"
0x200  hrw  hstatus    "Hypervisor status register"
0x201  hrw  htvec      "Hypervisor trap handler base address"
0x202  hrw  htdeleg    "Hypervisor trap delegation register"
0x221  hrw  htimecmp   "Hypervisor wall-clock timer compare value"
0xE01  hro  htime      "Hypervisor wall-clock time register"
0xE81  hro  htimeh     "Upper 32 bits of htime, RV32I only"
0x240  hrw  hscratch   "Scratch register for hypervisor trap handlers"
0x241  hrw  hepc       "Hypervisor exception program counter"
0x242  hrw  hcause     "Hypervisor trap cause"
0x243  hrw  hbadaddr   "Hypervisor bad address"
0xA01  hrw  stimew     "Supervisor wall-clock timer"
0xA81  hrw  stimehw    "Upper 32 bits of supervisor wall-clock timer, RV32I only"
0xF00  mro  mcpuid     "CPU description"
0xF01  mro  mimpid     "Vendor ID and version number"
0xF10  mro  mhartid    "Hardware thread ID"
0x300  mrw  mstatus    "Machine status register"
0x301  mrw  mtvec      "Machine trap-handler base address"
0x302  mrw  mtdeleg    "Machine trap delegation register"
0x304  mrw  mie        "Machine interrupt-enable register"
0x321  mrw  mtimecmp   "Machine wall-clock timer compare value"
0x300  mrw  mstatus    "Machine status register"
0x301  mrw  mtvec      "Machine trap-handler base address"
0x302  mrw  mtdeleg    "Machine trap delegation register"
0x304  mrw  mie        "Machine interrupt-enable register"
0x321  mrw  mtimecmp   "Machine wall-clock timer compare value"
0x340  mrw  mscratch   "Scratch register for machine trap handlers"
0x341  mrw  mepc       "Machine exception program counter"
0x342  mrw  mcause     "Machine trap cause"
0x343  mrw  mbadaddr   "Machine bad address"
0x344  mrw  mip        "Machine interrupt pending"
0x380  mrw  mbase      "Base register"
0x381  mrw  mbound     "Bound register"
0x382  mrw  mibase     "Instruction base register"
0x383  mrw  mibound    "Instruction bound register"
0x384  mrw  mdbase     "Data base register"
0x385  mrw  mdbound    "Data bound register"
0xB01  mrw  htimew     "Hypervisor wall-clock timer"
0xB81  mrw  htimehw    "Upper 32 bits of hypervisor wall-clock timer, RV32I only"
0x780  mrw  mtohost    "Output register to host"
0x781  mrw  mfromhost  "Input register from host"
