Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date             : Tue Feb 27 15:17:16 2024
| Host             : CallumsLaptop running 64-bit major release  (build 9200)
| Command          : report_power -file AXI_Lite_65_power_routed.rpt -pb AXI_Lite_65_power_summary_routed.pb -rpx AXI_Lite_65_power_routed.rpx
| Design           : AXI_Lite_65
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.061        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.934        |
| Device Static (W)        | 0.127        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 57.3         |
| Junction Temperature (C) | 52.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.589 |    11011 |       --- |             --- |
|   LUT as Logic |     0.514 |     6514 |     63400 |           10.27 |
|   F7/F8 Muxes  |     0.065 |      416 |     63400 |            0.66 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Register     |     0.005 |     2145 |    126800 |            1.69 |
|   Others       |     0.000 |     1027 |       --- |             --- |
| Signals        |     2.393 |     8147 |       --- |             --- |
| I/O            |     2.952 |       98 |       210 |           46.67 |
| Static Power   |     0.127 |          |           |                 |
| Total          |     6.061 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     3.250 |       3.206 |      0.044 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.245 |       0.223 |      0.021 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     1.296 |       1.292 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| AXI_Lite_65                               |     5.934 |
|   AXI_Lite_65_S00_AXI_inst                |     1.350 |
|     board_module                          |     0.360 |
|       genblk1[19].genblk1[0].cell_module  |     0.004 |
|       genblk1[19].genblk1[10].cell_module |     0.004 |
|       genblk1[19].genblk1[11].cell_module |     0.004 |
|       genblk1[19].genblk1[12].cell_module |     0.004 |
|       genblk1[19].genblk1[13].cell_module |     0.005 |
|       genblk1[19].genblk1[14].cell_module |     0.005 |
|       genblk1[19].genblk1[15].cell_module |     0.005 |
|       genblk1[19].genblk1[16].cell_module |     0.005 |
|       genblk1[19].genblk1[17].cell_module |     0.005 |
|       genblk1[19].genblk1[18].cell_module |     0.005 |
|       genblk1[19].genblk1[19].cell_module |     0.005 |
|       genblk1[19].genblk1[1].cell_module  |     0.005 |
|       genblk1[19].genblk1[20].cell_module |     0.005 |
|       genblk1[19].genblk1[21].cell_module |     0.005 |
|       genblk1[19].genblk1[22].cell_module |     0.005 |
|       genblk1[19].genblk1[23].cell_module |     0.004 |
|       genblk1[19].genblk1[24].cell_module |     0.005 |
|       genblk1[19].genblk1[25].cell_module |     0.005 |
|       genblk1[19].genblk1[26].cell_module |     0.005 |
|       genblk1[19].genblk1[27].cell_module |     0.005 |
|       genblk1[19].genblk1[28].cell_module |     0.005 |
|       genblk1[19].genblk1[29].cell_module |     0.006 |
|       genblk1[19].genblk1[2].cell_module  |     0.005 |
|       genblk1[19].genblk1[30].cell_module |     0.006 |
|       genblk1[19].genblk1[31].cell_module |     0.006 |
|       genblk1[19].genblk1[3].cell_module  |     0.005 |
|       genblk1[19].genblk1[4].cell_module  |     0.005 |
|       genblk1[19].genblk1[5].cell_module  |     0.005 |
|       genblk1[19].genblk1[6].cell_module  |     0.005 |
|       genblk1[19].genblk1[7].cell_module  |     0.005 |
|       genblk1[19].genblk1[8].cell_module  |     0.005 |
|       genblk1[19].genblk1[9].cell_module  |     0.005 |
|       genblk1[3].genblk1[0].cell_module   |     0.002 |
|       genblk1[3].genblk1[10].cell_module  |     0.003 |
|       genblk1[3].genblk1[11].cell_module  |     0.002 |
|       genblk1[3].genblk1[12].cell_module  |     0.002 |
|       genblk1[3].genblk1[13].cell_module  |     0.002 |
|       genblk1[3].genblk1[14].cell_module  |     0.002 |
|       genblk1[3].genblk1[15].cell_module  |     0.002 |
|       genblk1[3].genblk1[16].cell_module  |     0.002 |
|       genblk1[3].genblk1[17].cell_module  |     0.002 |
|       genblk1[3].genblk1[18].cell_module  |     0.001 |
|       genblk1[3].genblk1[19].cell_module  |     0.002 |
|       genblk1[3].genblk1[1].cell_module   |     0.003 |
|       genblk1[3].genblk1[20].cell_module  |     0.002 |
|       genblk1[3].genblk1[21].cell_module  |     0.002 |
|       genblk1[3].genblk1[22].cell_module  |     0.002 |
|       genblk1[3].genblk1[23].cell_module  |     0.002 |
|       genblk1[3].genblk1[24].cell_module  |     0.002 |
|       genblk1[3].genblk1[25].cell_module  |     0.003 |
|       genblk1[3].genblk1[26].cell_module  |     0.002 |
|       genblk1[3].genblk1[27].cell_module  |     0.003 |
|       genblk1[3].genblk1[28].cell_module  |     0.002 |
|       genblk1[3].genblk1[29].cell_module  |     0.002 |
|       genblk1[3].genblk1[2].cell_module   |     0.002 |
|       genblk1[3].genblk1[30].cell_module  |     0.003 |
|       genblk1[3].genblk1[31].cell_module  |     0.003 |
|       genblk1[3].genblk1[3].cell_module   |     0.003 |
|       genblk1[3].genblk1[4].cell_module   |     0.002 |
|       genblk1[3].genblk1[5].cell_module   |     0.002 |
|       genblk1[3].genblk1[6].cell_module   |     0.002 |
|       genblk1[3].genblk1[7].cell_module   |     0.003 |
|       genblk1[3].genblk1[8].cell_module   |     0.002 |
|       genblk1[3].genblk1[9].cell_module   |     0.002 |
+-------------------------------------------+-----------+


