// Seed: 1391286439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output supply1 id_2;
  inout wire id_1;
  parameter id_5 = 1;
  assign id_2 = 1 - 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd11
) (
    input tri0 id_0,
    input uwire _id_1,
    output wor id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply0 id_6
);
  tri0 [id_1 : 1] id_8 = 1;
  parameter id_9 = 1 || -1 + 1;
  xor primCall (id_2, id_6, id_9, id_8);
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9
  );
endmodule
