
motor_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d64  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003f34  08003f34  00004f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f6c  08003f6c  00005014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f74  08003f74  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f74  08003f74  00004f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f78  08003f78  00004f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08003f7c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fc8  20000014  08003f90  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003fdc  08003f90  00005fdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000088f1  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c10  00000000  00000000  0000d935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  0000f548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000832  00000000  00000000  00010040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e651  00000000  00000000  00010872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000901f  00000000  00000000  0002eec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aeea2  00000000  00000000  00037ee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6d84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cd4  00000000  00000000  000e6dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000e9a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000014 	.word	0x20000014
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003f1c 	.word	0x08003f1c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000018 	.word	0x20000018
 800020c:	08003f1c 	.word	0x08003f1c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4a07      	ldr	r2, [pc, #28]	@ (8000568 <vApplicationGetIdleTaskMemory+0x2c>)
 800054c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	4a06      	ldr	r2, [pc, #24]	@ (800056c <vApplicationGetIdleTaskMemory+0x30>)
 8000552:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2280      	movs	r2, #128	@ 0x80
 8000558:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20000030 	.word	0x20000030
 800056c:	20000084 	.word	0x20000084

08000570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000580:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000586:	68ba      	ldr	r2, [r7, #8]
 8000588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800058c:	4013      	ands	r3, r2
 800058e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800059c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005a2:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	60d3      	str	r3, [r2, #12]
}
 80005a8:	bf00      	nop
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005bc:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <__NVIC_GetPriorityGrouping+0x18>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	0a1b      	lsrs	r3, r3, #8
 80005c2:	f003 0307 	and.w	r3, r3, #7
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	db0b      	blt.n	80005fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	f003 021f 	and.w	r2, r3, #31
 80005ec:	4907      	ldr	r1, [pc, #28]	@ (800060c <__NVIC_EnableIRQ+0x38>)
 80005ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f2:	095b      	lsrs	r3, r3, #5
 80005f4:	2001      	movs	r0, #1
 80005f6:	fa00 f202 	lsl.w	r2, r0, r2
 80005fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000e100 	.word	0xe000e100

08000610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	6039      	str	r1, [r7, #0]
 800061a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000620:	2b00      	cmp	r3, #0
 8000622:	db0a      	blt.n	800063a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	b2da      	uxtb	r2, r3
 8000628:	490c      	ldr	r1, [pc, #48]	@ (800065c <__NVIC_SetPriority+0x4c>)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	0112      	lsls	r2, r2, #4
 8000630:	b2d2      	uxtb	r2, r2
 8000632:	440b      	add	r3, r1
 8000634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000638:	e00a      	b.n	8000650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	b2da      	uxtb	r2, r3
 800063e:	4908      	ldr	r1, [pc, #32]	@ (8000660 <__NVIC_SetPriority+0x50>)
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	f003 030f 	and.w	r3, r3, #15
 8000646:	3b04      	subs	r3, #4
 8000648:	0112      	lsls	r2, r2, #4
 800064a:	b2d2      	uxtb	r2, r2
 800064c:	440b      	add	r3, r1
 800064e:	761a      	strb	r2, [r3, #24]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	e000e100 	.word	0xe000e100
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000664:	b480      	push	{r7}
 8000666:	b089      	sub	sp, #36	@ 0x24
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f003 0307 	and.w	r3, r3, #7
 8000676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	f1c3 0307 	rsb	r3, r3, #7
 800067e:	2b04      	cmp	r3, #4
 8000680:	bf28      	it	cs
 8000682:	2304      	movcs	r3, #4
 8000684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3304      	adds	r3, #4
 800068a:	2b06      	cmp	r3, #6
 800068c:	d902      	bls.n	8000694 <NVIC_EncodePriority+0x30>
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	3b03      	subs	r3, #3
 8000692:	e000      	b.n	8000696 <NVIC_EncodePriority+0x32>
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000698:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800069c:	69bb      	ldr	r3, [r7, #24]
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	43da      	mvns	r2, r3
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	401a      	ands	r2, r3
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	fa01 f303 	lsl.w	r3, r1, r3
 80006b6:	43d9      	mvns	r1, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	4313      	orrs	r3, r2
         );
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3724      	adds	r7, #36	@ 0x24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
	...

080006cc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80006d0:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <LL_RCC_HSI_Enable+0x1c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a04      	ldr	r2, [pc, #16]	@ (80006e8 <LL_RCC_HSI_Enable+0x1c>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	6013      	str	r3, [r2, #0]
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	40023800 	.word	0x40023800

080006ec <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <LL_RCC_HSI_IsReady+0x20>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f003 0302 	and.w	r3, r3, #2
 80006f8:	2b02      	cmp	r3, #2
 80006fa:	bf0c      	ite	eq
 80006fc:	2301      	moveq	r3, #1
 80006fe:	2300      	movne	r3, #0
 8000700:	b2db      	uxtb	r3, r3
}
 8000702:	4618      	mov	r0, r3
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	40023800 	.word	0x40023800

08000710 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	00db      	lsls	r3, r3, #3
 8000724:	4904      	ldr	r1, [pc, #16]	@ (8000738 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000726:	4313      	orrs	r3, r2
 8000728:	600b      	str	r3, [r1, #0]
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800

0800073c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000744:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <LL_RCC_SetSysClkSource+0x24>)
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	f023 0203 	bic.w	r2, r3, #3
 800074c:	4904      	ldr	r1, [pc, #16]	@ (8000760 <LL_RCC_SetSysClkSource+0x24>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4313      	orrs	r3, r2
 8000752:	608b      	str	r3, [r1, #8]
}
 8000754:	bf00      	nop
 8000756:	370c      	adds	r7, #12
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	40023800 	.word	0x40023800

08000764 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000768:	4b04      	ldr	r3, [pc, #16]	@ (800077c <LL_RCC_GetSysClkSource+0x18>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	f003 030c 	and.w	r3, r3, #12
}
 8000770:	4618      	mov	r0, r3
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800

08000780 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <LL_RCC_SetAHBPrescaler+0x24>)
 800078a:	689b      	ldr	r3, [r3, #8]
 800078c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000790:	4904      	ldr	r1, [pc, #16]	@ (80007a4 <LL_RCC_SetAHBPrescaler+0x24>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4313      	orrs	r3, r2
 8000796:	608b      	str	r3, [r1, #8]
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	40023800 	.word	0x40023800

080007a8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80007b8:	4904      	ldr	r1, [pc, #16]	@ (80007cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4313      	orrs	r3, r2
 80007be:	608b      	str	r3, [r1, #8]
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	40023800 	.word	0x40023800

080007d0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007da:	689b      	ldr	r3, [r3, #8]
 80007dc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80007e0:	4904      	ldr	r1, [pc, #16]	@ (80007f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	608b      	str	r3, [r1, #8]
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	40023800 	.word	0x40023800

080007f8 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000800:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <LL_RCC_SetTIMPrescaler+0x28>)
 8000802:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000806:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800080a:	4905      	ldr	r1, [pc, #20]	@ (8000820 <LL_RCC_SetTIMPrescaler+0x28>)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4313      	orrs	r3, r2
 8000810:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	40023800 	.word	0x40023800

08000824 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <LL_RCC_PLL_Enable+0x1c>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <LL_RCC_PLL_Enable+0x1c>)
 800082e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000832:	6013      	str	r3, [r2, #0]
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800

08000844 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000848:	4b07      	ldr	r3, [pc, #28]	@ (8000868 <LL_RCC_PLL_IsReady+0x24>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000850:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000854:	bf0c      	ite	eq
 8000856:	2301      	moveq	r3, #1
 8000858:	2300      	movne	r3, #0
 800085a:	b2db      	uxtb	r3, r3
}
 800085c:	4618      	mov	r0, r3
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800

0800086c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
 8000878:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800087a:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800087c:	685a      	ldr	r2, [r3, #4]
 800087e:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 8000880:	4013      	ands	r3, r2
 8000882:	68f9      	ldr	r1, [r7, #12]
 8000884:	68ba      	ldr	r2, [r7, #8]
 8000886:	4311      	orrs	r1, r2
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	0192      	lsls	r2, r2, #6
 800088c:	430a      	orrs	r2, r1
 800088e:	490c      	ldr	r1, [pc, #48]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000890:	4313      	orrs	r3, r2
 8000892:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000894:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800089c:	4908      	ldr	r1, [pc, #32]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 80008ac:	4904      	ldr	r1, [pc, #16]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	40023800 	.word	0x40023800
 80008c4:	ffbf8000 	.word	0xffbf8000

080008c8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80008d0:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008d4:	4907      	ldr	r1, [pc, #28]	@ (80008f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4313      	orrs	r3, r2
 80008da:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80008dc:	4b05      	ldr	r3, [pc, #20]	@ (80008f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4013      	ands	r3, r2
 80008e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008e6:	68fb      	ldr	r3, [r7, #12]
}
 80008e8:	bf00      	nop
 80008ea:	3714      	adds	r7, #20
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr
 80008f4:	40023800 	.word	0x40023800

080008f8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000900:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000902:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000904:	4907      	ldr	r1, [pc, #28]	@ (8000924 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4313      	orrs	r3, r2
 800090a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800090c:	4b05      	ldr	r3, [pc, #20]	@ (8000924 <LL_APB1_GRP1_EnableClock+0x2c>)
 800090e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4013      	ands	r3, r2
 8000914:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000916:	68fb      	ldr	r3, [r7, #12]
}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40023800 	.word	0x40023800

08000928 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000930:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000932:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000934:	4907      	ldr	r1, [pc, #28]	@ (8000954 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4313      	orrs	r3, r2
 800093a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800093c:	4b05      	ldr	r3, [pc, #20]	@ (8000954 <LL_APB2_GRP1_EnableClock+0x2c>)
 800093e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	4013      	ands	r3, r2
 8000944:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000946:	68fb      	ldr	r3, [r7, #12]
}
 8000948:	bf00      	nop
 800094a:	3714      	adds	r7, #20
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	40023800 	.word	0x40023800

08000958 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000958:	b480      	push	{r7}
 800095a:	b087      	sub	sp, #28
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000962:	4a17      	ldr	r2, [pc, #92]	@ (80009c0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	b2db      	uxtb	r3, r3
 8000968:	3302      	adds	r3, #2
 800096a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	0c1b      	lsrs	r3, r3, #16
 8000972:	43db      	mvns	r3, r3
 8000974:	ea02 0103 	and.w	r1, r2, r3
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	0c1b      	lsrs	r3, r3, #16
 800097c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	fa93 f3a3 	rbit	r3, r3
 8000984:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d101      	bne.n	8000994 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000990:	2320      	movs	r3, #32
 8000992:	e003      	b.n	800099c <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	fab3 f383 	clz	r3, r3
 800099a:	b2db      	uxtb	r3, r3
 800099c:	461a      	mov	r2, r3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	fa03 f202 	lsl.w	r2, r3, r2
 80009a4:	4806      	ldr	r0, [pc, #24]	@ (80009c0 <LL_SYSCFG_SetEXTISource+0x68>)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	430a      	orrs	r2, r1
 80009ac:	3302      	adds	r3, #2
 80009ae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80009b2:	bf00      	nop
 80009b4:	371c      	adds	r7, #28
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	40013800 	.word	0x40013800

080009c4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80009cc:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <LL_FLASH_SetLatency+0x24>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f023 020f 	bic.w	r2, r3, #15
 80009d4:	4904      	ldr	r1, [pc, #16]	@ (80009e8 <LL_FLASH_SetLatency+0x24>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4313      	orrs	r3, r2
 80009da:	600b      	str	r3, [r1, #0]
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	40023c00 	.word	0x40023c00

080009ec <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80009f0:	4b04      	ldr	r3, [pc, #16]	@ (8000a04 <LL_FLASH_GetLatency+0x18>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f003 030f 	and.w	r3, r3, #15
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40023c00 	.word	0x40023c00

08000a08 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000a0c:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a04      	ldr	r2, [pc, #16]	@ (8000a24 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a16:	6013      	str	r3, [r2, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	40007000 	.word	0x40007000

08000a28 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000a30:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000a38:	4904      	ldr	r1, [pc, #16]	@ (8000a4c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	600b      	str	r3, [r1, #0]
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	40007000 	.word	0x40007000

08000a50 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000a54:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000a60:	bf0c      	ite	eq
 8000a62:	2301      	moveq	r3, #1
 8000a64:	2300      	movne	r3, #0
 8000a66:	b2db      	uxtb	r3, r3
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	40007000 	.word	0x40007000

08000a78 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f043 0201 	orr.w	r2, r3, #1
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	601a      	str	r2, [r3, #0]
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	601a      	str	r2, [r3, #0]
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6a1a      	ldr	r2, [r3, #32]
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	431a      	orrs	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	621a      	str	r2, [r3, #32]
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
	...

08000adc <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d01c      	beq.n	8000b26 <LL_TIM_OC_DisableFast+0x4a>
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	2b04      	cmp	r3, #4
 8000af0:	d017      	beq.n	8000b22 <LL_TIM_OC_DisableFast+0x46>
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	2b10      	cmp	r3, #16
 8000af6:	d012      	beq.n	8000b1e <LL_TIM_OC_DisableFast+0x42>
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	2b40      	cmp	r3, #64	@ 0x40
 8000afc:	d00d      	beq.n	8000b1a <LL_TIM_OC_DisableFast+0x3e>
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b04:	d007      	beq.n	8000b16 <LL_TIM_OC_DisableFast+0x3a>
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b0c:	d101      	bne.n	8000b12 <LL_TIM_OC_DisableFast+0x36>
 8000b0e:	2305      	movs	r3, #5
 8000b10:	e00a      	b.n	8000b28 <LL_TIM_OC_DisableFast+0x4c>
 8000b12:	2306      	movs	r3, #6
 8000b14:	e008      	b.n	8000b28 <LL_TIM_OC_DisableFast+0x4c>
 8000b16:	2304      	movs	r3, #4
 8000b18:	e006      	b.n	8000b28 <LL_TIM_OC_DisableFast+0x4c>
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e004      	b.n	8000b28 <LL_TIM_OC_DisableFast+0x4c>
 8000b1e:	2302      	movs	r3, #2
 8000b20:	e002      	b.n	8000b28 <LL_TIM_OC_DisableFast+0x4c>
 8000b22:	2301      	movs	r3, #1
 8000b24:	e000      	b.n	8000b28 <LL_TIM_OC_DisableFast+0x4c>
 8000b26:	2300      	movs	r3, #0
 8000b28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3318      	adds	r3, #24
 8000b2e:	4619      	mov	r1, r3
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <LL_TIM_OC_DisableFast+0x84>)
 8000b34:	5cd3      	ldrb	r3, [r2, r3]
 8000b36:	440b      	add	r3, r1
 8000b38:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
 8000b40:	4908      	ldr	r1, [pc, #32]	@ (8000b64 <LL_TIM_OC_DisableFast+0x88>)
 8000b42:	5ccb      	ldrb	r3, [r1, r3]
 8000b44:	4619      	mov	r1, r3
 8000b46:	2304      	movs	r3, #4
 8000b48:	408b      	lsls	r3, r1
 8000b4a:	43db      	mvns	r3, r3
 8000b4c:	401a      	ands	r2, r3
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	601a      	str	r2, [r3, #0]

}
 8000b52:	bf00      	nop
 8000b54:	3714      	adds	r7, #20
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	08003f44 	.word	0x08003f44
 8000b64:	08003f4c 	.word	0x08003f4c

08000b68 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d01c      	beq.n	8000bb2 <LL_TIM_OC_EnablePreload+0x4a>
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	2b04      	cmp	r3, #4
 8000b7c:	d017      	beq.n	8000bae <LL_TIM_OC_EnablePreload+0x46>
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	2b10      	cmp	r3, #16
 8000b82:	d012      	beq.n	8000baa <LL_TIM_OC_EnablePreload+0x42>
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	2b40      	cmp	r3, #64	@ 0x40
 8000b88:	d00d      	beq.n	8000ba6 <LL_TIM_OC_EnablePreload+0x3e>
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b90:	d007      	beq.n	8000ba2 <LL_TIM_OC_EnablePreload+0x3a>
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b98:	d101      	bne.n	8000b9e <LL_TIM_OC_EnablePreload+0x36>
 8000b9a:	2305      	movs	r3, #5
 8000b9c:	e00a      	b.n	8000bb4 <LL_TIM_OC_EnablePreload+0x4c>
 8000b9e:	2306      	movs	r3, #6
 8000ba0:	e008      	b.n	8000bb4 <LL_TIM_OC_EnablePreload+0x4c>
 8000ba2:	2304      	movs	r3, #4
 8000ba4:	e006      	b.n	8000bb4 <LL_TIM_OC_EnablePreload+0x4c>
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	e004      	b.n	8000bb4 <LL_TIM_OC_EnablePreload+0x4c>
 8000baa:	2302      	movs	r3, #2
 8000bac:	e002      	b.n	8000bb4 <LL_TIM_OC_EnablePreload+0x4c>
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e000      	b.n	8000bb4 <LL_TIM_OC_EnablePreload+0x4c>
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	3318      	adds	r3, #24
 8000bba:	4619      	mov	r1, r3
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000be8 <LL_TIM_OC_EnablePreload+0x80>)
 8000bc0:	5cd3      	ldrb	r3, [r2, r3]
 8000bc2:	440b      	add	r3, r1
 8000bc4:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	7bfb      	ldrb	r3, [r7, #15]
 8000bcc:	4907      	ldr	r1, [pc, #28]	@ (8000bec <LL_TIM_OC_EnablePreload+0x84>)
 8000bce:	5ccb      	ldrb	r3, [r1, r3]
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	2308      	movs	r3, #8
 8000bd4:	408b      	lsls	r3, r1
 8000bd6:	431a      	orrs	r2, r3
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	601a      	str	r2, [r3, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	3714      	adds	r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	08003f44 	.word	0x08003f44
 8000bec:	08003f4c 	.word	0x08003f4c

08000bf0 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	683a      	ldr	r2, [r7, #0]
 8000bfe:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	605a      	str	r2, [r3, #4]
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c96:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	68db      	ldr	r3, [r3, #12]
 8000cb6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	60da      	str	r2, [r3, #12]
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	691b      	ldr	r3, [r3, #16]
 8000cd6:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	695b      	ldr	r3, [r3, #20]
 8000ce2:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	615a      	str	r2, [r3, #20]
}
 8000cea:	bf00      	nop
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b08b      	sub	sp, #44	@ 0x2c
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	60f8      	str	r0, [r7, #12]
 8000cfe:	60b9      	str	r1, [r7, #8]
 8000d00:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	fa93 f3a3 	rbit	r3, r3
 8000d10:	613b      	str	r3, [r7, #16]
  return result;
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d101      	bne.n	8000d20 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000d1c:	2320      	movs	r3, #32
 8000d1e:	e003      	b.n	8000d28 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fab3 f383 	clz	r3, r3
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	2103      	movs	r1, #3
 8000d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d30:	43db      	mvns	r3, r3
 8000d32:	401a      	ands	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d38:	6a3b      	ldr	r3, [r7, #32]
 8000d3a:	fa93 f3a3 	rbit	r3, r3
 8000d3e:	61fb      	str	r3, [r7, #28]
  return result;
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000d4a:	2320      	movs	r3, #32
 8000d4c:	e003      	b.n	8000d56 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d50:	fab3 f383 	clz	r3, r3
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	6879      	ldr	r1, [r7, #4]
 8000d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	601a      	str	r2, [r3, #0]
}
 8000d64:	bf00      	nop
 8000d66:	372c      	adds	r7, #44	@ 0x2c
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b08b      	sub	sp, #44	@ 0x2c
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	68da      	ldr	r2, [r3, #12]
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	fa93 f3a3 	rbit	r3, r3
 8000d8a:	613b      	str	r3, [r7, #16]
  return result;
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d101      	bne.n	8000d9a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000d96:	2320      	movs	r3, #32
 8000d98:	e003      	b.n	8000da2 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000d9a:	69bb      	ldr	r3, [r7, #24]
 8000d9c:	fab3 f383 	clz	r3, r3
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	2103      	movs	r1, #3
 8000da6:	fa01 f303 	lsl.w	r3, r1, r3
 8000daa:	43db      	mvns	r3, r3
 8000dac:	401a      	ands	r2, r3
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db2:	6a3b      	ldr	r3, [r7, #32]
 8000db4:	fa93 f3a3 	rbit	r3, r3
 8000db8:	61fb      	str	r3, [r7, #28]
  return result;
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d101      	bne.n	8000dc8 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000dc4:	2320      	movs	r3, #32
 8000dc6:	e003      	b.n	8000dd0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dca:	fab3 f383 	clz	r3, r3
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	6879      	ldr	r1, [r7, #4]
 8000dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd8:	431a      	orrs	r2, r3
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	60da      	str	r2, [r3, #12]
}
 8000dde:	bf00      	nop
 8000de0:	372c      	adds	r7, #44	@ 0x2c
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b083      	sub	sp, #12
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	041a      	lsls	r2, r3, #16
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	619a      	str	r2, [r3, #24]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <SetPhasePWM>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void SetPhasePWM(uint32_t timerChannel, uint32_t dutyCycle) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
	switch (timerChannel) {
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e18:	d014      	beq.n	8000e44 <SetPhasePWM+0x3c>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e20:	d815      	bhi.n	8000e4e <SetPhasePWM+0x46>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d003      	beq.n	8000e30 <SetPhasePWM+0x28>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b10      	cmp	r3, #16
 8000e2c:	d005      	beq.n	8000e3a <SetPhasePWM+0x32>
		break;
	case LL_TIM_CHANNEL_CH3:
		LL_TIM_OC_SetCompareCH3(TIM1, dutyCycle);
		break;
	}
}
 8000e2e:	e00e      	b.n	8000e4e <SetPhasePWM+0x46>
		LL_TIM_OC_SetCompareCH1(TIM1, dutyCycle);
 8000e30:	6839      	ldr	r1, [r7, #0]
 8000e32:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <SetPhasePWM+0x50>)
 8000e34:	f7ff fedc 	bl	8000bf0 <LL_TIM_OC_SetCompareCH1>
		break;
 8000e38:	e009      	b.n	8000e4e <SetPhasePWM+0x46>
		LL_TIM_OC_SetCompareCH2(TIM1, dutyCycle);
 8000e3a:	6839      	ldr	r1, [r7, #0]
 8000e3c:	4806      	ldr	r0, [pc, #24]	@ (8000e58 <SetPhasePWM+0x50>)
 8000e3e:	f7ff fee5 	bl	8000c0c <LL_TIM_OC_SetCompareCH2>
		break;
 8000e42:	e004      	b.n	8000e4e <SetPhasePWM+0x46>
		LL_TIM_OC_SetCompareCH3(TIM1, dutyCycle);
 8000e44:	6839      	ldr	r1, [r7, #0]
 8000e46:	4804      	ldr	r0, [pc, #16]	@ (8000e58 <SetPhasePWM+0x50>)
 8000e48:	f7ff feee 	bl	8000c28 <LL_TIM_OC_SetCompareCH3>
		break;
 8000e4c:	bf00      	nop
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40010000 	.word	0x40010000

08000e5c <runMotor>:
 LL_TIM_OC_SetCompare(TIM1, PHASE_V_TIM_CHANNEL, dutyCycle);
 LL_TIM_OC_SetCompare(TIM1, PHASE_W_TIM_CHANNEL, dutyCycle);
 }
 */

void runMotor(void) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
    static uint32_t duty = AUTORELOAD_VALUE * 0.2;  // start bei 20%
    static int delta = DUTY_STEP;

    switch (commutationStep) {
 8000e60:	4b51      	ldr	r3, [pc, #324]	@ (8000fa8 <runMotor+0x14c>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	3b01      	subs	r3, #1
 8000e66:	2b05      	cmp	r3, #5
 8000e68:	d86e      	bhi.n	8000f48 <runMotor+0xec>
 8000e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e70 <runMotor+0x14>)
 8000e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e70:	08000e89 	.word	0x08000e89
 8000e74:	08000ea9 	.word	0x08000ea9
 8000e78:	08000ec9 	.word	0x08000ec9
 8000e7c:	08000ee9 	.word	0x08000ee9
 8000e80:	08000f09 	.word	0x08000f09
 8000e84:	08000f29 	.word	0x08000f29
    case 1:
        // U aktiviert, V und W aus
        SetPhasePWM(PHASE_U_TIM_CHANNEL, duty);
 8000e88:	4b48      	ldr	r3, [pc, #288]	@ (8000fac <runMotor+0x150>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	2001      	movs	r0, #1
 8000e90:	f7ff ffba 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_V_TIM_CHANNEL, 0);
 8000e94:	2100      	movs	r1, #0
 8000e96:	2010      	movs	r0, #16
 8000e98:	f7ff ffb6 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_W_TIM_CHANNEL, 0);
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000ea2:	f7ff ffb1 	bl	8000e08 <SetPhasePWM>
        break;
 8000ea6:	e053      	b.n	8000f50 <runMotor+0xf4>
    case 2:
        // V aktiviert, U und W aus
        SetPhasePWM(PHASE_U_TIM_CHANNEL, 0);
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f7ff ffac 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_V_TIM_CHANNEL, duty);
 8000eb0:	4b3e      	ldr	r3, [pc, #248]	@ (8000fac <runMotor+0x150>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	2010      	movs	r0, #16
 8000eb8:	f7ff ffa6 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_W_TIM_CHANNEL, 0);
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000ec2:	f7ff ffa1 	bl	8000e08 <SetPhasePWM>
        break;
 8000ec6:	e043      	b.n	8000f50 <runMotor+0xf4>
    case 3:
        // W aktiviert, U und V aus
        SetPhasePWM(PHASE_U_TIM_CHANNEL, 0);
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ff9c 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_V_TIM_CHANNEL, 0);
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	2010      	movs	r0, #16
 8000ed4:	f7ff ff98 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_W_TIM_CHANNEL, duty);
 8000ed8:	4b34      	ldr	r3, [pc, #208]	@ (8000fac <runMotor+0x150>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4619      	mov	r1, r3
 8000ede:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000ee2:	f7ff ff91 	bl	8000e08 <SetPhasePWM>
        break;
 8000ee6:	e033      	b.n	8000f50 <runMotor+0xf4>
    case 4:
        // U aktiviert, W aus, V wieder aus (falls Drehrichtung rckwrts)
        SetPhasePWM(PHASE_U_TIM_CHANNEL, duty);
 8000ee8:	4b30      	ldr	r3, [pc, #192]	@ (8000fac <runMotor+0x150>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4619      	mov	r1, r3
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f7ff ff8a 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_V_TIM_CHANNEL, 0);
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	2010      	movs	r0, #16
 8000ef8:	f7ff ff86 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_W_TIM_CHANNEL, 0);
 8000efc:	2100      	movs	r1, #0
 8000efe:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f02:	f7ff ff81 	bl	8000e08 <SetPhasePWM>
        break;
 8000f06:	e023      	b.n	8000f50 <runMotor+0xf4>
    case 5:
        // V aktiviert, W aus, U wieder aus (gekreuzt, um Bewegungsrichtung zu ndern)
        SetPhasePWM(PHASE_U_TIM_CHANNEL, 0);
 8000f08:	2100      	movs	r1, #0
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	f7ff ff7c 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_V_TIM_CHANNEL, duty);
 8000f10:	4b26      	ldr	r3, [pc, #152]	@ (8000fac <runMotor+0x150>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4619      	mov	r1, r3
 8000f16:	2010      	movs	r0, #16
 8000f18:	f7ff ff76 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_W_TIM_CHANNEL, 0);
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f22:	f7ff ff71 	bl	8000e08 <SetPhasePWM>
        break;
 8000f26:	e013      	b.n	8000f50 <runMotor+0xf4>
    case 6:
        // W aktiv, U und V aus (auch fr Rckwrtsdrehung)
        SetPhasePWM(PHASE_U_TIM_CHANNEL, 0);
 8000f28:	2100      	movs	r1, #0
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f7ff ff6c 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_V_TIM_CHANNEL, 0);
 8000f30:	2100      	movs	r1, #0
 8000f32:	2010      	movs	r0, #16
 8000f34:	f7ff ff68 	bl	8000e08 <SetPhasePWM>
        SetPhasePWM(PHASE_W_TIM_CHANNEL, duty);
 8000f38:	4b1c      	ldr	r3, [pc, #112]	@ (8000fac <runMotor+0x150>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f42:	f7ff ff61 	bl	8000e08 <SetPhasePWM>
        break;
 8000f46:	e003      	b.n	8000f50 <runMotor+0xf4>
    default:
        commutationStep = 1;
 8000f48:	4b17      	ldr	r3, [pc, #92]	@ (8000fa8 <runMotor+0x14c>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
        break;
 8000f4e:	bf00      	nop
    }

    commutationStep++;
 8000f50:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <runMotor+0x14c>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	3301      	adds	r3, #1
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	4b13      	ldr	r3, [pc, #76]	@ (8000fa8 <runMotor+0x14c>)
 8000f5a:	701a      	strb	r2, [r3, #0]
    if (commutationStep > 6) {
 8000f5c:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <runMotor+0x14c>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b06      	cmp	r3, #6
 8000f62:	d902      	bls.n	8000f6a <runMotor+0x10e>
        commutationStep = 1;
 8000f64:	4b10      	ldr	r3, [pc, #64]	@ (8000fa8 <runMotor+0x14c>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	701a      	strb	r2, [r3, #0]
    }

    // Duty Cycle zwischen 20% und 40% langsam ndern
    if (duty >= AUTORELOAD_VALUE * 0.4) {
 8000f6a:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <runMotor+0x150>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f5b3 7f52 	cmp.w	r3, #840	@ 0x348
 8000f72:	d304      	bcc.n	8000f7e <runMotor+0x122>
        delta = -DUTY_STEP;
 8000f74:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <runMotor+0x154>)
 8000f76:	f06f 0209 	mvn.w	r2, #9
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	e007      	b.n	8000f8e <runMotor+0x132>
    } else if (duty <= AUTORELOAD_VALUE * 0.2) {
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <runMotor+0x150>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f5b3 7fd2 	cmp.w	r3, #420	@ 0x1a4
 8000f86:	d202      	bcs.n	8000f8e <runMotor+0x132>
        delta = DUTY_STEP;
 8000f88:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <runMotor+0x154>)
 8000f8a:	220a      	movs	r2, #10
 8000f8c:	601a      	str	r2, [r3, #0]
    }
    duty += delta;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <runMotor+0x150>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a07      	ldr	r2, [pc, #28]	@ (8000fb0 <runMotor+0x154>)
 8000f94:	6812      	ldr	r2, [r2, #0]
 8000f96:	4413      	add	r3, r2
 8000f98:	4a04      	ldr	r2, [pc, #16]	@ (8000fac <runMotor+0x150>)
 8000f9a:	6013      	str	r3, [r2, #0]

    vTaskDelay(pdMS_TO_TICKS(150)); // langsam, z.B. 150ms Pause zwischen Schritten
 8000f9c:	2096      	movs	r0, #150	@ 0x96
 8000f9e:	f001 ffdd 	bl	8002f5c <vTaskDelay>
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000004 	.word	0x20000004
 8000fb0:	20000008 	.word	0x20000008

08000fb4 <motorTask>:

		vTaskDelay(pdMS_TO_TICKS(1000));
	}
}

void motorTask(void *argument) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    enum { STATE_IDLE, STATE_RUN } state = STATE_IDLE;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73fb      	strb	r3, [r7, #15]
    for (;;) {
        switch (state) {
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d002      	beq.n	8000fcc <motorTask+0x18>
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d00b      	beq.n	8000fe2 <motorTask+0x2e>
 8000fca:	e00e      	b.n	8000fea <motorTask+0x36>
        case STATE_IDLE:
            if (start_motor == 1) {
 8000fcc:	4b09      	ldr	r3, [pc, #36]	@ (8000ff4 <motorTask+0x40>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d108      	bne.n	8000fe8 <motorTask+0x34>
                start_motor = 0;
 8000fd6:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <motorTask+0x40>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
                state = STATE_RUN;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8000fe0:	e002      	b.n	8000fe8 <motorTask+0x34>
        case STATE_RUN:
            runMotor();
 8000fe2:	f7ff ff3b 	bl	8000e5c <runMotor>
            break;
 8000fe6:	e000      	b.n	8000fea <motorTask+0x36>
            break;
 8000fe8:	bf00      	nop
        }
        vTaskDelay(pdMS_TO_TICKS(1));
 8000fea:	2001      	movs	r0, #1
 8000fec:	f001 ffb6 	bl	8002f5c <vTaskDelay>
        switch (state) {
 8000ff0:	e7e6      	b.n	8000fc0 <motorTask+0xc>
 8000ff2:	bf00      	nop
 8000ff4:	20000284 	.word	0x20000284

08000ff8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000ffe:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001002:	f7ff fc91 	bl	8000928 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001006:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800100a:	f7ff fc75 	bl	80008f8 <LL_APB1_GRP1_EnableClock>

	/* System interrupt init*/
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800100e:	2003      	movs	r0, #3
 8001010:	f7ff faae 	bl	8000570 <__NVIC_SetPriorityGrouping>

	/* PendSV_IRQn interrupt configuration */
	NVIC_SetPriority(PendSV_IRQn,
 8001014:	f7ff fad0 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 8001018:	4603      	mov	r3, r0
 800101a:	2200      	movs	r2, #0
 800101c:	210f      	movs	r1, #15
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fb20 	bl	8000664 <NVIC_EncodePriority>
 8001024:	4603      	mov	r3, r0
 8001026:	4619      	mov	r1, r3
 8001028:	f06f 0001 	mvn.w	r0, #1
 800102c:	f7ff faf0 	bl	8000610 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 15, 0));
	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn,
 8001030:	f7ff fac2 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 8001034:	4603      	mov	r3, r0
 8001036:	2200      	movs	r2, #0
 8001038:	210f      	movs	r1, #15
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fb12 	bl	8000664 <NVIC_EncodePriority>
 8001040:	4603      	mov	r3, r0
 8001042:	4619      	mov	r1, r3
 8001044:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001048:	f7ff fae2 	bl	8000610 <__NVIC_SetPriority>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800104c:	f000 f82e 	bl	80010ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001050:	f000 f984 	bl	800135c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001054:	f000 f932 	bl	80012bc <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8001058:	f000 f87a 	bl	8001150 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1);
 800105c:	2101      	movs	r1, #1
 800105e:	4810      	ldr	r0, [pc, #64]	@ (80010a0 <main+0xa8>)
 8001060:	f7ff fd2a 	bl	8000ab8 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH2);
 8001064:	2110      	movs	r1, #16
 8001066:	480e      	ldr	r0, [pc, #56]	@ (80010a0 <main+0xa8>)
 8001068:	f7ff fd26 	bl	8000ab8 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH3);
 800106c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001070:	480b      	ldr	r0, [pc, #44]	@ (80010a0 <main+0xa8>)
 8001072:	f7ff fd21 	bl	8000ab8 <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableAllOutputs(TIM1);
 8001076:	480a      	ldr	r0, [pc, #40]	@ (80010a0 <main+0xa8>)
 8001078:	f7ff fe07 	bl	8000c8a <LL_TIM_EnableAllOutputs>
	LL_TIM_EnableCounter(TIM1);
 800107c:	4808      	ldr	r0, [pc, #32]	@ (80010a0 <main+0xa8>)
 800107e:	f7ff fcfb 	bl	8000a78 <LL_TIM_EnableCounter>

	xTaskCreate(motorTask, "Task1", 256, NULL, 1, NULL);
 8001082:	2300      	movs	r3, #0
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	2301      	movs	r3, #1
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2300      	movs	r3, #0
 800108c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001090:	4904      	ldr	r1, [pc, #16]	@ (80010a4 <main+0xac>)
 8001092:	4805      	ldr	r0, [pc, #20]	@ (80010a8 <main+0xb0>)
 8001094:	f001 fe2a 	bl	8002cec <xTaskCreate>
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	// osKernelStart();
	vTaskStartScheduler();
 8001098:	f001 ff96 	bl	8002fc8 <vTaskStartScheduler>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <main+0xa4>
 80010a0:	40010000 	.word	0x40010000
 80010a4:	08003f34 	.word	0x08003f34
 80010a8:	08000fb5 	.word	0x08000fb5

080010ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff fc87 	bl	80009c4 <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2) {
 80010b6:	bf00      	nop
 80010b8:	f7ff fc98 	bl	80009ec <LL_FLASH_GetLatency>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d1fa      	bne.n	80010b8 <SystemClock_Config+0xc>
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 80010c2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80010c6:	f7ff fcaf 	bl	8000a28 <LL_PWR_SetRegulVoltageScaling>
	LL_PWR_DisableOverDriveMode();
 80010ca:	f7ff fc9d 	bl	8000a08 <LL_PWR_DisableOverDriveMode>
	LL_RCC_HSI_SetCalibTrimming(16);
 80010ce:	2010      	movs	r0, #16
 80010d0:	f7ff fb1e 	bl	8000710 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 80010d4:	f7ff fafa 	bl	80006cc <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while (LL_RCC_HSI_IsReady() != 1) {
 80010d8:	bf00      	nop
 80010da:	f7ff fb07 	bl	80006ec <LL_RCC_HSI_IsReady>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d1fa      	bne.n	80010da <SystemClock_Config+0x2e>

	}
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336,
 80010e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010e8:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 80010ec:	2110      	movs	r1, #16
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff fbbc 	bl	800086c <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLLP_DIV_4);
	LL_RCC_PLL_Enable();
 80010f4:	f7ff fb96 	bl	8000824 <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while (LL_RCC_PLL_IsReady() != 1) {
 80010f8:	bf00      	nop
 80010fa:	f7ff fba3 	bl	8000844 <LL_RCC_PLL_IsReady>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b01      	cmp	r3, #1
 8001102:	d1fa      	bne.n	80010fa <SystemClock_Config+0x4e>

	}
	while (LL_PWR_IsActiveFlag_VOS() == 0) {
 8001104:	bf00      	nop
 8001106:	f7ff fca3 	bl	8000a50 <LL_PWR_IsActiveFlag_VOS>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d0fa      	beq.n	8001106 <SystemClock_Config+0x5a>
	}
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001110:	2000      	movs	r0, #0
 8001112:	f7ff fb35 	bl	8000780 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001116:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800111a:	f7ff fb45 	bl	80007a8 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800111e:	2000      	movs	r0, #0
 8001120:	f7ff fb56 	bl	80007d0 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001124:	2002      	movs	r0, #2
 8001126:	f7ff fb09 	bl	800073c <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 800112a:	bf00      	nop
 800112c:	f7ff fb1a 	bl	8000764 <LL_RCC_GetSysClkSource>
 8001130:	4603      	mov	r3, r0
 8001132:	2b08      	cmp	r3, #8
 8001134:	d1fa      	bne.n	800112c <SystemClock_Config+0x80>

	}
	LL_Init1msTick(84000000);
 8001136:	4805      	ldr	r0, [pc, #20]	@ (800114c <SystemClock_Config+0xa0>)
 8001138:	f001 fca6 	bl	8002a88 <LL_Init1msTick>
	LL_SetSystemCoreClock(84000000);
 800113c:	4803      	ldr	r0, [pc, #12]	@ (800114c <SystemClock_Config+0xa0>)
 800113e:	f001 fcb1 	bl	8002aa4 <LL_SetSystemCoreClock>
	LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001142:	2000      	movs	r0, #0
 8001144:	f7ff fb58 	bl	80007f8 <LL_RCC_SetTIMPrescaler>
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	0501bd00 	.word	0x0501bd00

08001150 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b09a      	sub	sp, #104	@ 0x68
 8001154:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct = { 0 };
 8001156:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = { 0 };
 8001166:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800116a:	2220      	movs	r2, #32
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f002 fea8 	bl	8003ec4 <memset>
	LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = { 0 };
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	615a      	str	r2, [r3, #20]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
 8001194:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8001196:	2001      	movs	r0, #1
 8001198:	f7ff fbc6 	bl	8000928 <LL_APB2_GRP1_EnableClock>

	/* USER CODE BEGIN TIM1_Init 1 */
	/* USER CODE END TIM1_Init 1 */
	TIM_InitStruct.Prescaler = 2;
 800119c:	2302      	movs	r3, #2
 800119e:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80011a2:	2300      	movs	r3, #0
 80011a4:	65bb      	str	r3, [r7, #88]	@ 0x58
	TIM_InitStruct.Autoreload = AUTORELOAD_VALUE;
 80011a6:	f640 0333 	movw	r3, #2099	@ 0x833
 80011aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	663b      	str	r3, [r7, #96]	@ 0x60
	TIM_InitStruct.RepetitionCounter = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	667b      	str	r3, [r7, #100]	@ 0x64
	LL_TIM_Init(TIM1, &TIM_InitStruct);
 80011b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011b8:	4619      	mov	r1, r3
 80011ba:	483e      	ldr	r0, [pc, #248]	@ (80012b4 <MX_TIM1_Init+0x164>)
 80011bc:	f000 fea0 	bl	8001f00 <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM1);
 80011c0:	483c      	ldr	r0, [pc, #240]	@ (80012b4 <MX_TIM1_Init+0x164>)
 80011c2:	f7ff fc69 	bl	8000a98 <LL_TIM_EnableARRPreload>
	LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 80011c6:	2101      	movs	r1, #1
 80011c8:	483a      	ldr	r0, [pc, #232]	@ (80012b4 <MX_TIM1_Init+0x164>)
 80011ca:	f7ff fccd 	bl	8000b68 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80011ce:	2360      	movs	r3, #96	@ 0x60
 80011d0:	637b      	str	r3, [r7, #52]	@ 0x34
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80011d2:	2300      	movs	r3, #0
 80011d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	TIM_OC_InitStruct.CompareValue = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	643b      	str	r3, [r7, #64]	@ 0x40
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80011de:	2300      	movs	r3, #0
 80011e0:	647b      	str	r3, [r7, #68]	@ 0x44
	TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80011e2:	2300      	movs	r3, #0
 80011e4:	64bb      	str	r3, [r7, #72]	@ 0x48
	TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	653b      	str	r3, [r7, #80]	@ 0x50
	LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80011ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011f2:	461a      	mov	r2, r3
 80011f4:	2101      	movs	r1, #1
 80011f6:	482f      	ldr	r0, [pc, #188]	@ (80012b4 <MX_TIM1_Init+0x164>)
 80011f8:	f000 ff1c 	bl	8002034 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 80011fc:	2101      	movs	r1, #1
 80011fe:	482d      	ldr	r0, [pc, #180]	@ (80012b4 <MX_TIM1_Init+0x164>)
 8001200:	f7ff fc6c 	bl	8000adc <LL_TIM_OC_DisableFast>
	LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 8001204:	2110      	movs	r1, #16
 8001206:	482b      	ldr	r0, [pc, #172]	@ (80012b4 <MX_TIM1_Init+0x164>)
 8001208:	f7ff fcae 	bl	8000b68 <LL_TIM_OC_EnablePreload>
	LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800120c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001210:	461a      	mov	r2, r3
 8001212:	2110      	movs	r1, #16
 8001214:	4827      	ldr	r0, [pc, #156]	@ (80012b4 <MX_TIM1_Init+0x164>)
 8001216:	f000 ff0d 	bl	8002034 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 800121a:	2110      	movs	r1, #16
 800121c:	4825      	ldr	r0, [pc, #148]	@ (80012b4 <MX_TIM1_Init+0x164>)
 800121e:	f7ff fc5d 	bl	8000adc <LL_TIM_OC_DisableFast>
	LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8001222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001226:	4823      	ldr	r0, [pc, #140]	@ (80012b4 <MX_TIM1_Init+0x164>)
 8001228:	f7ff fc9e 	bl	8000b68 <LL_TIM_OC_EnablePreload>
	LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 800122c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001230:	461a      	mov	r2, r3
 8001232:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001236:	481f      	ldr	r0, [pc, #124]	@ (80012b4 <MX_TIM1_Init+0x164>)
 8001238:	f000 fefc 	bl	8002034 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 800123c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001240:	481c      	ldr	r0, [pc, #112]	@ (80012b4 <MX_TIM1_Init+0x164>)
 8001242:	f7ff fc4b 	bl	8000adc <LL_TIM_OC_DisableFast>
	LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8001246:	2100      	movs	r1, #0
 8001248:	481a      	ldr	r0, [pc, #104]	@ (80012b4 <MX_TIM1_Init+0x164>)
 800124a:	f7ff fcfb 	bl	8000c44 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM1);
 800124e:	4819      	ldr	r0, [pc, #100]	@ (80012b4 <MX_TIM1_Init+0x164>)
 8001250:	f7ff fd0b 	bl	8000c6a <LL_TIM_DisableMasterSlaveMode>
	TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8001254:	2300      	movs	r3, #0
 8001256:	61fb      	str	r3, [r7, #28]
	TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8001258:	2300      	movs	r3, #0
 800125a:	623b      	str	r3, [r7, #32]
	TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 800125c:	2300      	movs	r3, #0
 800125e:	627b      	str	r3, [r7, #36]	@ 0x24
	TIM_BDTRInitStruct.DeadTime = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8001266:	2300      	movs	r3, #0
 8001268:	857b      	strh	r3, [r7, #42]	@ 0x2a
	TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 800126a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8001270:	2300      	movs	r3, #0
 8001272:	633b      	str	r3, [r7, #48]	@ 0x30
	LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	4619      	mov	r1, r3
 800127a:	480e      	ldr	r0, [pc, #56]	@ (80012b4 <MX_TIM1_Init+0x164>)
 800127c:	f000 ff1b 	bl	80020b6 <LL_TIM_BDTR_Init>
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001280:	2001      	movs	r0, #1
 8001282:	f7ff fb21 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	/**TIM1 GPIO Configuration
	 PA8   ------> TIM1_CH1
	 PA9   ------> TIM1_CH2
	 PA10   ------> TIM1_CH3
	 */
	GPIO_InitStruct.Pin = Phase_U_Pin | Phase_V_Pin | Phase_W_Pin;
 8001286:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800128a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800128c:	2302      	movs	r3, #2
 800128e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800129c:	2301      	movs	r3, #1
 800129e:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	4619      	mov	r1, r3
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <MX_TIM1_Init+0x168>)
 80012a6:	f000 fbbf 	bl	8001a28 <LL_GPIO_Init>

}
 80012aa:	bf00      	nop
 80012ac:	3768      	adds	r7, #104	@ 0x68
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40010000 	.word	0x40010000
 80012b8:	40020000 	.word	0x40020000

080012bc <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	@ 0x38
 80012c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART2_Init 0 */

	/* USER CODE END USART2_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	611a      	str	r2, [r3, #16]
 80012d2:	615a      	str	r2, [r3, #20]
 80012d4:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80012e6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80012ea:	f7ff fb05 	bl	80008f8 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80012ee:	2001      	movs	r0, #1
 80012f0:	f7ff faea 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 80012f4:	230c      	movs	r3, #12
 80012f6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80012f8:	2302      	movs	r3, #2
 80012fa:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80012fc:	2303      	movs	r3, #3
 80012fe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001308:	2307      	movs	r3, #7
 800130a:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	4619      	mov	r1, r3
 8001310:	4810      	ldr	r0, [pc, #64]	@ (8001354 <MX_USART2_UART_Init+0x98>)
 8001312:	f000 fb89 	bl	8001a28 <LL_GPIO_Init>

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 8001316:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800131a:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800131c:	2300      	movs	r3, #0
 800131e:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001320:	2300      	movs	r3, #0
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001324:	2300      	movs	r3, #0
 8001326:	62bb      	str	r3, [r7, #40]	@ 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001328:	230c      	movs	r3, #12
 800132a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800132c:	2300      	movs	r3, #0
 800132e:	633b      	str	r3, [r7, #48]	@ 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001330:	2300      	movs	r3, #0
 8001332:	637b      	str	r3, [r7, #52]	@ 0x34
	LL_USART_Init(USART2, &USART_InitStruct);
 8001334:	f107 031c 	add.w	r3, r7, #28
 8001338:	4619      	mov	r1, r3
 800133a:	4807      	ldr	r0, [pc, #28]	@ (8001358 <MX_USART2_UART_Init+0x9c>)
 800133c:	f001 fb0a 	bl	8002954 <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 8001340:	4805      	ldr	r0, [pc, #20]	@ (8001358 <MX_USART2_UART_Init+0x9c>)
 8001342:	f7ff fcc2 	bl	8000cca <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART2);
 8001346:	4804      	ldr	r0, [pc, #16]	@ (8001358 <MX_USART2_UART_Init+0x9c>)
 8001348:	f7ff fcaf 	bl	8000caa <LL_USART_Enable>
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800134c:	bf00      	nop
 800134e:	3738      	adds	r7, #56	@ 0x38
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40020000 	.word	0x40020000
 8001358:	40004400 	.word	0x40004400

0800135c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af00      	add	r7, sp, #0
	LL_EXTI_InitTypeDef EXTI_InitStruct = { 0 };
 8001362:	f107 0318 	add.w	r3, r7, #24
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800136c:	463b      	mov	r3, r7
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]
 800137a:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800137c:	2004      	movs	r0, #4
 800137e:	f7ff faa3 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001382:	2080      	movs	r0, #128	@ 0x80
 8001384:	f7ff faa0 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001388:	2001      	movs	r0, #1
 800138a:	f7ff fa9d 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800138e:	2002      	movs	r0, #2
 8001390:	f7ff fa9a 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>

	/**/
	LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001394:	2120      	movs	r1, #32
 8001396:	4822      	ldr	r0, [pc, #136]	@ (8001420 <MX_GPIO_Init+0xc4>)
 8001398:	f7ff fd27 	bl	8000dea <LL_GPIO_ResetOutputPin>

	/**/
	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800139c:	4921      	ldr	r1, [pc, #132]	@ (8001424 <MX_GPIO_Init+0xc8>)
 800139e:	2002      	movs	r0, #2
 80013a0:	f7ff fada 	bl	8000958 <LL_SYSCFG_SetEXTISource>

	/**/
	EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80013a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013a8:	61bb      	str	r3, [r7, #24]
	EXTI_InitStruct.LineCommand = ENABLE;
 80013aa:	2301      	movs	r3, #1
 80013ac:	773b      	strb	r3, [r7, #28]
	EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80013ae:	2300      	movs	r3, #0
 80013b0:	777b      	strb	r3, [r7, #29]
	EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80013b2:	2302      	movs	r3, #2
 80013b4:	77bb      	strb	r3, [r7, #30]
	LL_EXTI_Init(&EXTI_InitStruct);
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f96a 	bl	8001694 <LL_EXTI_Init>

	/**/
	LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80013c0:	2200      	movs	r2, #0
 80013c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c6:	4818      	ldr	r0, [pc, #96]	@ (8001428 <MX_GPIO_Init+0xcc>)
 80013c8:	f7ff fcd2 	bl	8000d70 <LL_GPIO_SetPinPull>

	/**/
	LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80013cc:	2200      	movs	r2, #0
 80013ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013d2:	4815      	ldr	r0, [pc, #84]	@ (8001428 <MX_GPIO_Init+0xcc>)
 80013d4:	f7ff fc8f 	bl	8000cf6 <LL_GPIO_SetPinMode>

	/**/
	GPIO_InitStruct.Pin = LD2_Pin;
 80013d8:	2320      	movs	r3, #32
 80013da:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80013dc:	2301      	movs	r3, #1
 80013de:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013e8:	2300      	movs	r3, #0
 80013ea:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013ec:	463b      	mov	r3, r7
 80013ee:	4619      	mov	r1, r3
 80013f0:	480b      	ldr	r0, [pc, #44]	@ (8001420 <MX_GPIO_Init+0xc4>)
 80013f2:	f000 fb19 	bl	8001a28 <LL_GPIO_Init>

	/* EXTI interrupt init*/
	NVIC_SetPriority(EXTI15_10_IRQn,
 80013f6:	f7ff f8df 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2200      	movs	r2, #0
 80013fe:	2105      	movs	r1, #5
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f92f 	bl	8000664 <NVIC_EncodePriority>
 8001406:	4603      	mov	r3, r0
 8001408:	4619      	mov	r1, r3
 800140a:	2028      	movs	r0, #40	@ 0x28
 800140c:	f7ff f900 	bl	8000610 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 5, 0));
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001410:	2028      	movs	r0, #40	@ 0x28
 8001412:	f7ff f8df 	bl	80005d4 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001416:	bf00      	nop
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40020000 	.word	0x40020000
 8001424:	00f00003 	.word	0x00f00003
 8001428:	40020800 	.word	0x40020800

0800142c <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8001434:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001436:	695a      	ldr	r2, [r3, #20]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4013      	ands	r3, r2
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	429a      	cmp	r2, r3
 8001440:	bf0c      	ite	eq
 8001442:	2301      	moveq	r3, #1
 8001444:	2300      	movne	r3, #0
 8001446:	b2db      	uxtb	r3, r3
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	40013c00 	.word	0x40013c00

08001458 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8001460:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6153      	str	r3, [r2, #20]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	40013c00 	.word	0x40013c00

08001478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <NMI_Handler+0x4>

08001480 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <HardFault_Handler+0x4>

08001488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <MemManage_Handler+0x4>

08001490 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <BusFault_Handler+0x4>

08001498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <UsageFault_Handler+0x4>

080014a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  #if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80014b2:	f002 f883 	bl	80035bc <xTaskGetSchedulerState>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d001      	beq.n	80014c0 <SysTick_Handler+0x12>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80014bc:	f002 fac4 	bl	8003a48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 80014c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014cc:	f7ff ffae 	bl	800142c <LL_EXTI_IsActiveFlag_0_31>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d006      	beq.n	80014e4 <EXTI15_10_IRQHandler+0x20>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 80014d6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014da:	f7ff ffbd 	bl	8001458 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */
    start_motor = 1;
 80014de:	4b02      	ldr	r3, [pc, #8]	@ (80014e8 <EXTI15_10_IRQHandler+0x24>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000284 	.word	0x20000284

080014ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <SystemInit+0x20>)
 80014f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f6:	4a05      	ldr	r2, [pc, #20]	@ (800150c <SystemInit+0x20>)
 80014f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001510:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001548 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001514:	f7ff ffea 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001518:	480c      	ldr	r0, [pc, #48]	@ (800154c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800151a:	490d      	ldr	r1, [pc, #52]	@ (8001550 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800151c:	4a0d      	ldr	r2, [pc, #52]	@ (8001554 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800151e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001520:	e002      	b.n	8001528 <LoopCopyDataInit>

08001522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001526:	3304      	adds	r3, #4

08001528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800152a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800152c:	d3f9      	bcc.n	8001522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001530:	4c0a      	ldr	r4, [pc, #40]	@ (800155c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001534:	e001      	b.n	800153a <LoopFillZerobss>

08001536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001538:	3204      	adds	r2, #4

0800153a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800153a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800153c:	d3fb      	bcc.n	8001536 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800153e:	f002 fcc9 	bl	8003ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001542:	f7ff fd59 	bl	8000ff8 <main>
  bx  lr    
 8001546:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001548:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800154c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001550:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001554:	08003f7c 	.word	0x08003f7c
  ldr r2, =_sbss
 8001558:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800155c:	20003fdc 	.word	0x20003fdc

08001560 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001560:	e7fe      	b.n	8001560 <ADC_IRQHandler>
	...

08001564 <LL_EXTI_EnableIT_0_31>:
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800156c:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <LL_EXTI_EnableIT_0_31+0x20>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4904      	ldr	r1, [pc, #16]	@ (8001584 <LL_EXTI_EnableIT_0_31+0x20>)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4313      	orrs	r3, r2
 8001576:	600b      	str	r3, [r1, #0]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	40013c00 	.word	0x40013c00

08001588 <LL_EXTI_DisableIT_0_31>:
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <LL_EXTI_DisableIT_0_31+0x24>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	43db      	mvns	r3, r3
 8001598:	4904      	ldr	r1, [pc, #16]	@ (80015ac <LL_EXTI_DisableIT_0_31+0x24>)
 800159a:	4013      	ands	r3, r2
 800159c:	600b      	str	r3, [r1, #0]
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40013c00 	.word	0x40013c00

080015b0 <LL_EXTI_EnableEvent_0_31>:
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80015b8:	4b05      	ldr	r3, [pc, #20]	@ (80015d0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	4904      	ldr	r1, [pc, #16]	@ (80015d0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	604b      	str	r3, [r1, #4]
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	40013c00 	.word	0x40013c00

080015d4 <LL_EXTI_DisableEvent_0_31>:
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80015dc:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <LL_EXTI_DisableEvent_0_31+0x24>)
 80015de:	685a      	ldr	r2, [r3, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	43db      	mvns	r3, r3
 80015e4:	4904      	ldr	r1, [pc, #16]	@ (80015f8 <LL_EXTI_DisableEvent_0_31+0x24>)
 80015e6:	4013      	ands	r3, r2
 80015e8:	604b      	str	r3, [r1, #4]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40013c00 	.word	0x40013c00

080015fc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001604:	4b05      	ldr	r3, [pc, #20]	@ (800161c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	4904      	ldr	r1, [pc, #16]	@ (800161c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4313      	orrs	r3, r2
 800160e:	608b      	str	r3, [r1, #8]
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	40013c00 	.word	0x40013c00

08001620 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	43db      	mvns	r3, r3
 8001630:	4904      	ldr	r1, [pc, #16]	@ (8001644 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001632:	4013      	ands	r3, r2
 8001634:	608b      	str	r3, [r1, #8]
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40013c00 	.word	0x40013c00

08001648 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001650:	4b05      	ldr	r3, [pc, #20]	@ (8001668 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001652:	68da      	ldr	r2, [r3, #12]
 8001654:	4904      	ldr	r1, [pc, #16]	@ (8001668 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4313      	orrs	r3, r2
 800165a:	60cb      	str	r3, [r1, #12]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	40013c00 	.word	0x40013c00

0800166c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001676:	68da      	ldr	r2, [r3, #12]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	43db      	mvns	r3, r3
 800167c:	4904      	ldr	r1, [pc, #16]	@ (8001690 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800167e:	4013      	ands	r3, r2
 8001680:	60cb      	str	r3, [r1, #12]
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40013c00 	.word	0x40013c00

08001694 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 800169c:	2300      	movs	r3, #0
 800169e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	791b      	ldrb	r3, [r3, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d065      	beq.n	8001774 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d06b      	beq.n	8001788 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	795b      	ldrb	r3, [r3, #5]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d01c      	beq.n	80016f2 <LL_EXTI_Init+0x5e>
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	dc25      	bgt.n	8001708 <LL_EXTI_Init+0x74>
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d002      	beq.n	80016c6 <LL_EXTI_Init+0x32>
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d00b      	beq.n	80016dc <LL_EXTI_Init+0x48>
 80016c4:	e020      	b.n	8001708 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ff82 	bl	80015d4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff45 	bl	8001564 <LL_EXTI_EnableIT_0_31>
          break;
 80016da:	e018      	b.n	800170e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff ff51 	bl	8001588 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff ff60 	bl	80015b0 <LL_EXTI_EnableEvent_0_31>
          break;
 80016f0:	e00d      	b.n	800170e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff ff34 	bl	8001564 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff ff55 	bl	80015b0 <LL_EXTI_EnableEvent_0_31>
          break;
 8001706:	e002      	b.n	800170e <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	73fb      	strb	r3, [r7, #15]
          break;
 800170c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	799b      	ldrb	r3, [r3, #6]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d038      	beq.n	8001788 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	799b      	ldrb	r3, [r3, #6]
 800171a:	2b03      	cmp	r3, #3
 800171c:	d01c      	beq.n	8001758 <LL_EXTI_Init+0xc4>
 800171e:	2b03      	cmp	r3, #3
 8001720:	dc25      	bgt.n	800176e <LL_EXTI_Init+0xda>
 8001722:	2b01      	cmp	r3, #1
 8001724:	d002      	beq.n	800172c <LL_EXTI_Init+0x98>
 8001726:	2b02      	cmp	r3, #2
 8001728:	d00b      	beq.n	8001742 <LL_EXTI_Init+0xae>
 800172a:	e020      	b.n	800176e <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff9b 	bl	800166c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff5e 	bl	80015fc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001740:	e022      	b.n	8001788 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff6a 	bl	8001620 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff79 	bl	8001648 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001756:	e017      	b.n	8001788 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ff4d 	bl	80015fc <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ff6e 	bl	8001648 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800176c:	e00c      	b.n	8001788 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	73fb      	strb	r3, [r7, #15]
            break;
 8001772:	e009      	b.n	8001788 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff05 	bl	8001588 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff ff26 	bl	80015d4 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <LL_GPIO_SetPinMode>:
{
 8001792:	b480      	push	{r7}
 8001794:	b08b      	sub	sp, #44	@ 0x2c
 8001796:	af00      	add	r7, sp, #0
 8001798:	60f8      	str	r0, [r7, #12]
 800179a:	60b9      	str	r1, [r7, #8]
 800179c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	fa93 f3a3 	rbit	r3, r3
 80017ac:	613b      	str	r3, [r7, #16]
  return result;
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80017b8:	2320      	movs	r3, #32
 80017ba:	e003      	b.n	80017c4 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	fab3 f383 	clz	r3, r3
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	2103      	movs	r1, #3
 80017c8:	fa01 f303 	lsl.w	r3, r1, r3
 80017cc:	43db      	mvns	r3, r3
 80017ce:	401a      	ands	r2, r3
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	fa93 f3a3 	rbit	r3, r3
 80017da:	61fb      	str	r3, [r7, #28]
  return result;
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80017e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80017e6:	2320      	movs	r3, #32
 80017e8:	e003      	b.n	80017f2 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80017ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ec:	fab3 f383 	clz	r3, r3
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	431a      	orrs	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	601a      	str	r2, [r3, #0]
}
 8001800:	bf00      	nop
 8001802:	372c      	adds	r7, #44	@ 0x2c
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <LL_GPIO_SetPinOutputType>:
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	685a      	ldr	r2, [r3, #4]
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	43db      	mvns	r3, r3
 8001820:	401a      	ands	r2, r3
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	fb01 f303 	mul.w	r3, r1, r3
 800182a:	431a      	orrs	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	605a      	str	r2, [r3, #4]
}
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <LL_GPIO_SetPinSpeed>:
{
 800183c:	b480      	push	{r7}
 800183e:	b08b      	sub	sp, #44	@ 0x2c
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	fa93 f3a3 	rbit	r3, r3
 8001856:	613b      	str	r3, [r7, #16]
  return result;
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001862:	2320      	movs	r3, #32
 8001864:	e003      	b.n	800186e <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	fab3 f383 	clz	r3, r3
 800186c:	b2db      	uxtb	r3, r3
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	2103      	movs	r1, #3
 8001872:	fa01 f303 	lsl.w	r3, r1, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	401a      	ands	r2, r3
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187e:	6a3b      	ldr	r3, [r7, #32]
 8001880:	fa93 f3a3 	rbit	r3, r3
 8001884:	61fb      	str	r3, [r7, #28]
  return result;
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800188a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001890:	2320      	movs	r3, #32
 8001892:	e003      	b.n	800189c <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001896:	fab3 f383 	clz	r3, r3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	431a      	orrs	r2, r3
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	609a      	str	r2, [r3, #8]
}
 80018aa:	bf00      	nop
 80018ac:	372c      	adds	r7, #44	@ 0x2c
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <LL_GPIO_SetPinPull>:
{
 80018b6:	b480      	push	{r7}
 80018b8:	b08b      	sub	sp, #44	@ 0x2c
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	68da      	ldr	r2, [r3, #12]
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	fa93 f3a3 	rbit	r3, r3
 80018d0:	613b      	str	r3, [r7, #16]
  return result;
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d101      	bne.n	80018e0 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80018dc:	2320      	movs	r3, #32
 80018de:	e003      	b.n	80018e8 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	fab3 f383 	clz	r3, r3
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	2103      	movs	r1, #3
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	401a      	ands	r2, r3
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f8:	6a3b      	ldr	r3, [r7, #32]
 80018fa:	fa93 f3a3 	rbit	r3, r3
 80018fe:	61fb      	str	r3, [r7, #28]
  return result;
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800190a:	2320      	movs	r3, #32
 800190c:	e003      	b.n	8001916 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800190e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001910:	fab3 f383 	clz	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	fa01 f303 	lsl.w	r3, r1, r3
 800191e:	431a      	orrs	r2, r3
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	60da      	str	r2, [r3, #12]
}
 8001924:	bf00      	nop
 8001926:	372c      	adds	r7, #44	@ 0x2c
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_GPIO_SetAFPin_0_7>:
{
 8001930:	b480      	push	{r7}
 8001932:	b08b      	sub	sp, #44	@ 0x2c
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6a1a      	ldr	r2, [r3, #32]
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	fa93 f3a3 	rbit	r3, r3
 800194a:	613b      	str	r3, [r7, #16]
  return result;
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001956:	2320      	movs	r3, #32
 8001958:	e003      	b.n	8001962 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	fab3 f383 	clz	r3, r3
 8001960:	b2db      	uxtb	r3, r3
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	210f      	movs	r1, #15
 8001966:	fa01 f303 	lsl.w	r3, r1, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	401a      	ands	r2, r3
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	6a3b      	ldr	r3, [r7, #32]
 8001974:	fa93 f3a3 	rbit	r3, r3
 8001978:	61fb      	str	r3, [r7, #28]
  return result;
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800197e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001980:	2b00      	cmp	r3, #0
 8001982:	d101      	bne.n	8001988 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001984:	2320      	movs	r3, #32
 8001986:	e003      	b.n	8001990 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198a:	fab3 f383 	clz	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	431a      	orrs	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	621a      	str	r2, [r3, #32]
}
 800199e:	bf00      	nop
 80019a0:	372c      	adds	r7, #44	@ 0x2c
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <LL_GPIO_SetAFPin_8_15>:
{
 80019aa:	b480      	push	{r7}
 80019ac:	b08b      	sub	sp, #44	@ 0x2c
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	0a1b      	lsrs	r3, r3, #8
 80019be:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	fa93 f3a3 	rbit	r3, r3
 80019c6:	613b      	str	r3, [r7, #16]
  return result;
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80019d2:	2320      	movs	r3, #32
 80019d4:	e003      	b.n	80019de <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	fab3 f383 	clz	r3, r3
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	210f      	movs	r1, #15
 80019e2:	fa01 f303 	lsl.w	r3, r1, r3
 80019e6:	43db      	mvns	r3, r3
 80019e8:	401a      	ands	r2, r3
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	0a1b      	lsrs	r3, r3, #8
 80019ee:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f0:	6a3b      	ldr	r3, [r7, #32]
 80019f2:	fa93 f3a3 	rbit	r3, r3
 80019f6:	61fb      	str	r3, [r7, #28]
  return result;
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80019fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001a02:	2320      	movs	r3, #32
 8001a04:	e003      	b.n	8001a0e <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	fab3 f383 	clz	r3, r3
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	fa01 f303 	lsl.w	r3, r1, r3
 8001a16:	431a      	orrs	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001a1c:	bf00      	nop
 8001a1e:	372c      	adds	r7, #44	@ 0x2c
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	@ 0x28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001a32:	2300      	movs	r3, #0
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	fa93 f3a3 	rbit	r3, r3
 8001a46:	617b      	str	r3, [r7, #20]
  return result;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <LL_GPIO_Init+0x2e>
    return 32U;
 8001a52:	2320      	movs	r3, #32
 8001a54:	e003      	b.n	8001a5e <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	fab3 f383 	clz	r3, r3
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001a60:	e057      	b.n	8001b12 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	2101      	movs	r1, #1
 8001a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6e:	4013      	ands	r3, r2
 8001a70:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8001a72:	6a3b      	ldr	r3, [r7, #32]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d049      	beq.n	8001b0c <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d003      	beq.n	8001a88 <LL_GPIO_Init+0x60>
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d10d      	bne.n	8001aa4 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	6a39      	ldr	r1, [r7, #32]
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff fed3 	bl	800183c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	6a39      	ldr	r1, [r7, #32]
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff feb4 	bl	800180c <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	6a39      	ldr	r1, [r7, #32]
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff ff02 	bl	80018b6 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d121      	bne.n	8001afe <LL_GPIO_Init+0xd6>
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	fa93 f3a3 	rbit	r3, r3
 8001ac4:	60bb      	str	r3, [r7, #8]
  return result;
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <LL_GPIO_Init+0xac>
    return 32U;
 8001ad0:	2320      	movs	r3, #32
 8001ad2:	e003      	b.n	8001adc <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	fab3 f383 	clz	r3, r3
 8001ada:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001adc:	2b07      	cmp	r3, #7
 8001ade:	d807      	bhi.n	8001af0 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	695b      	ldr	r3, [r3, #20]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	6a39      	ldr	r1, [r7, #32]
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff ff21 	bl	8001930 <LL_GPIO_SetAFPin_0_7>
 8001aee:	e006      	b.n	8001afe <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	695b      	ldr	r3, [r3, #20]
 8001af4:	461a      	mov	r2, r3
 8001af6:	6a39      	ldr	r1, [r7, #32]
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff ff56 	bl	80019aa <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	461a      	mov	r2, r3
 8001b04:	6a39      	ldr	r1, [r7, #32]
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff fe43 	bl	8001792 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0e:	3301      	adds	r3, #1
 8001b10:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b18:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d1a0      	bne.n	8001a62 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3728      	adds	r7, #40	@ 0x28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
	...

08001b2c <LL_RCC_GetSysClkSource>:
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001b30:	4b04      	ldr	r3, [pc, #16]	@ (8001b44 <LL_RCC_GetSysClkSource+0x18>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 030c 	and.w	r3, r3, #12
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	40023800 	.word	0x40023800

08001b48 <LL_RCC_GetAHBPrescaler>:
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001b4c:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <LL_RCC_GetAHBPrescaler+0x18>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800

08001b64 <LL_RCC_GetAPB1Prescaler>:
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001b68:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <LL_RCC_GetAPB1Prescaler+0x18>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40023800 	.word	0x40023800

08001b80 <LL_RCC_GetAPB2Prescaler>:
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001b84:	4b04      	ldr	r3, [pc, #16]	@ (8001b98 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800

08001b9c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001ba0:	4b04      	ldr	r3, [pc, #16]	@ (8001bb4 <LL_RCC_PLL_GetMainSource+0x18>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800

08001bb8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001bbc:	4b04      	ldr	r3, [pc, #16]	@ (8001bd0 <LL_RCC_PLL_GetN+0x18>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	099b      	lsrs	r3, r3, #6
 8001bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001bd8:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <LL_RCC_PLL_GetP+0x18>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	40023800 	.word	0x40023800

08001bf0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001bf4:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <LL_RCC_PLL_GetR+0x18>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800

08001c0c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001c10:	4b04      	ldr	r3, [pc, #16]	@ (8001c24 <LL_RCC_PLL_GetDivider+0x18>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40023800 	.word	0x40023800

08001c28 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001c30:	f000 f820 	bl	8001c74 <RCC_GetSystemClockFreq>
 8001c34:	4602      	mov	r2, r0
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f85c 	bl	8001cfc <RCC_GetHCLKClockFreq>
 8001c44:	4602      	mov	r2, r0
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f86a 	bl	8001d28 <RCC_GetPCLK1ClockFreq>
 8001c54:	4602      	mov	r2, r0
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 f876 	bl	8001d50 <RCC_GetPCLK2ClockFreq>
 8001c64:	4602      	mov	r2, r0
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	60da      	str	r2, [r3, #12]
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001c7e:	f7ff ff55 	bl	8001b2c <LL_RCC_GetSysClkSource>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b0c      	cmp	r3, #12
 8001c86:	d82d      	bhi.n	8001ce4 <RCC_GetSystemClockFreq+0x70>
 8001c88:	a201      	add	r2, pc, #4	@ (adr r2, 8001c90 <RCC_GetSystemClockFreq+0x1c>)
 8001c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8e:	bf00      	nop
 8001c90:	08001cc5 	.word	0x08001cc5
 8001c94:	08001ce5 	.word	0x08001ce5
 8001c98:	08001ce5 	.word	0x08001ce5
 8001c9c:	08001ce5 	.word	0x08001ce5
 8001ca0:	08001ccb 	.word	0x08001ccb
 8001ca4:	08001ce5 	.word	0x08001ce5
 8001ca8:	08001ce5 	.word	0x08001ce5
 8001cac:	08001ce5 	.word	0x08001ce5
 8001cb0:	08001cd1 	.word	0x08001cd1
 8001cb4:	08001ce5 	.word	0x08001ce5
 8001cb8:	08001ce5 	.word	0x08001ce5
 8001cbc:	08001ce5 	.word	0x08001ce5
 8001cc0:	08001cdb 	.word	0x08001cdb
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <RCC_GetSystemClockFreq+0x80>)
 8001cc6:	607b      	str	r3, [r7, #4]
      break;
 8001cc8:	e00f      	b.n	8001cea <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001cca:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf8 <RCC_GetSystemClockFreq+0x84>)
 8001ccc:	607b      	str	r3, [r7, #4]
      break;
 8001cce:	e00c      	b.n	8001cea <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8001cd0:	2008      	movs	r0, #8
 8001cd2:	f000 f851 	bl	8001d78 <RCC_PLL_GetFreqDomain_SYS>
 8001cd6:	6078      	str	r0, [r7, #4]
      break;
 8001cd8:	e007      	b.n	8001cea <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8001cda:	200c      	movs	r0, #12
 8001cdc:	f000 f84c 	bl	8001d78 <RCC_PLL_GetFreqDomain_SYS>
 8001ce0:	6078      	str	r0, [r7, #4]
      break;
 8001ce2:	e002      	b.n	8001cea <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001ce4:	4b03      	ldr	r3, [pc, #12]	@ (8001cf4 <RCC_GetSystemClockFreq+0x80>)
 8001ce6:	607b      	str	r3, [r7, #4]
      break;
 8001ce8:	bf00      	nop
  }

  return frequency;
 8001cea:	687b      	ldr	r3, [r7, #4]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	00f42400 	.word	0x00f42400
 8001cf8:	007a1200 	.word	0x007a1200

08001cfc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001d04:	f7ff ff20 	bl	8001b48 <LL_RCC_GetAHBPrescaler>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	091b      	lsrs	r3, r3, #4
 8001d0c:	f003 030f 	and.w	r3, r3, #15
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <RCC_GetHCLKClockFreq+0x28>)
 8001d12:	5cd3      	ldrb	r3, [r2, r3]
 8001d14:	461a      	mov	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	40d3      	lsrs	r3, r2
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	08003f54 	.word	0x08003f54

08001d28 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001d30:	f7ff ff18 	bl	8001b64 <LL_RCC_GetAPB1Prescaler>
 8001d34:	4603      	mov	r3, r0
 8001d36:	0a9b      	lsrs	r3, r3, #10
 8001d38:	4a04      	ldr	r2, [pc, #16]	@ (8001d4c <RCC_GetPCLK1ClockFreq+0x24>)
 8001d3a:	5cd3      	ldrb	r3, [r2, r3]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	40d3      	lsrs	r3, r2
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	08003f64 	.word	0x08003f64

08001d50 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001d58:	f7ff ff12 	bl	8001b80 <LL_RCC_GetAPB2Prescaler>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	0b5b      	lsrs	r3, r3, #13
 8001d60:	4a04      	ldr	r2, [pc, #16]	@ (8001d74 <RCC_GetPCLK2ClockFreq+0x24>)
 8001d62:	5cd3      	ldrb	r3, [r2, r3]
 8001d64:	461a      	mov	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	40d3      	lsrs	r3, r2
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	08003f64 	.word	0x08003f64

08001d78 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001d78:	b590      	push	{r4, r7, lr}
 8001d7a:	b087      	sub	sp, #28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001d8c:	f7ff ff06 	bl	8001b9c <LL_RCC_PLL_GetMainSource>
 8001d90:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d004      	beq.n	8001da2 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d9e:	d003      	beq.n	8001da8 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8001da0:	e005      	b.n	8001dae <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001da2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e14 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001da4:	617b      	str	r3, [r7, #20]
      break;
 8001da6:	e005      	b.n	8001db4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001da8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8001daa:	617b      	str	r3, [r7, #20]
      break;
 8001dac:	e002      	b.n	8001db4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8001dae:	4b19      	ldr	r3, [pc, #100]	@ (8001e14 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001db0:	617b      	str	r3, [r7, #20]
      break;
 8001db2:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b08      	cmp	r3, #8
 8001db8:	d114      	bne.n	8001de4 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001dba:	f7ff ff27 	bl	8001c0c <LL_RCC_PLL_GetDivider>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	fbb3 f4f2 	udiv	r4, r3, r2
 8001dc6:	f7ff fef7 	bl	8001bb8 <LL_RCC_PLL_GetN>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	fb03 f404 	mul.w	r4, r3, r4
 8001dd0:	f7ff ff00 	bl	8001bd4 <LL_RCC_PLL_GetP>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	0c1b      	lsrs	r3, r3, #16
 8001dd8:	3301      	adds	r3, #1
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	fbb4 f3f3 	udiv	r3, r4, r3
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	e011      	b.n	8001e08 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001de4:	f7ff ff12 	bl	8001c0c <LL_RCC_PLL_GetDivider>
 8001de8:	4602      	mov	r2, r0
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	fbb3 f4f2 	udiv	r4, r3, r2
 8001df0:	f7ff fee2 	bl	8001bb8 <LL_RCC_PLL_GetN>
 8001df4:	4603      	mov	r3, r0
 8001df6:	fb03 f404 	mul.w	r4, r3, r4
 8001dfa:	f7ff fef9 	bl	8001bf0 <LL_RCC_PLL_GetR>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	0f1b      	lsrs	r3, r3, #28
 8001e02:	fbb4 f3f3 	udiv	r3, r4, r3
 8001e06:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8001e08:	693b      	ldr	r3, [r7, #16]
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd90      	pop	{r4, r7, pc}
 8001e12:	bf00      	nop
 8001e14:	00f42400 	.word	0x00f42400
 8001e18:	007a1200 	.word	0x007a1200

08001e1c <LL_TIM_SetPrescaler>:
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <LL_TIM_SetAutoReload>:
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <LL_TIM_SetRepetitionCounter>:
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_TIM_OC_SetCompareCH1>:
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <LL_TIM_OC_SetCompareCH2>:
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_TIM_OC_SetCompareCH3>:
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <LL_TIM_OC_SetCompareCH4>:
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	695b      	ldr	r3, [r3, #20]
 8001eec:	f043 0201 	orr.w	r2, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	615a      	str	r2, [r3, #20]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a3d      	ldr	r2, [pc, #244]	@ (8002008 <LL_TIM_Init+0x108>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d013      	beq.n	8001f40 <LL_TIM_Init+0x40>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f1e:	d00f      	beq.n	8001f40 <LL_TIM_Init+0x40>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a3a      	ldr	r2, [pc, #232]	@ (800200c <LL_TIM_Init+0x10c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d00b      	beq.n	8001f40 <LL_TIM_Init+0x40>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a39      	ldr	r2, [pc, #228]	@ (8002010 <LL_TIM_Init+0x110>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d007      	beq.n	8001f40 <LL_TIM_Init+0x40>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a38      	ldr	r2, [pc, #224]	@ (8002014 <LL_TIM_Init+0x114>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d003      	beq.n	8001f40 <LL_TIM_Init+0x40>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a37      	ldr	r2, [pc, #220]	@ (8002018 <LL_TIM_Init+0x118>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d106      	bne.n	8001f4e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a2d      	ldr	r2, [pc, #180]	@ (8002008 <LL_TIM_Init+0x108>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d02b      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f5c:	d027      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a2a      	ldr	r2, [pc, #168]	@ (800200c <LL_TIM_Init+0x10c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d023      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a29      	ldr	r2, [pc, #164]	@ (8002010 <LL_TIM_Init+0x110>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d01f      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a28      	ldr	r2, [pc, #160]	@ (8002014 <LL_TIM_Init+0x114>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d01b      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a27      	ldr	r2, [pc, #156]	@ (8002018 <LL_TIM_Init+0x118>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d017      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a26      	ldr	r2, [pc, #152]	@ (800201c <LL_TIM_Init+0x11c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d013      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a25      	ldr	r2, [pc, #148]	@ (8002020 <LL_TIM_Init+0x120>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d00f      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a24      	ldr	r2, [pc, #144]	@ (8002024 <LL_TIM_Init+0x124>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d00b      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a23      	ldr	r2, [pc, #140]	@ (8002028 <LL_TIM_Init+0x128>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d007      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a22      	ldr	r2, [pc, #136]	@ (800202c <LL_TIM_Init+0x12c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d003      	beq.n	8001fae <LL_TIM_Init+0xae>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a21      	ldr	r2, [pc, #132]	@ (8002030 <LL_TIM_Init+0x130>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d106      	bne.n	8001fbc <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7ff ff35 	bl	8001e38 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff ff21 	bl	8001e1c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <LL_TIM_Init+0x108>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d003      	beq.n	8001fea <LL_TIM_Init+0xea>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a0c      	ldr	r2, [pc, #48]	@ (8002018 <LL_TIM_Init+0x118>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d105      	bne.n	8001ff6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	4619      	mov	r1, r3
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff ff2f 	bl	8001e54 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7ff ff72 	bl	8001ee0 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40010000 	.word	0x40010000
 800200c:	40000400 	.word	0x40000400
 8002010:	40000800 	.word	0x40000800
 8002014:	40000c00 	.word	0x40000c00
 8002018:	40010400 	.word	0x40010400
 800201c:	40014000 	.word	0x40014000
 8002020:	40014400 	.word	0x40014400
 8002024:	40014800 	.word	0x40014800
 8002028:	40001800 	.word	0x40001800
 800202c:	40001c00 	.word	0x40001c00
 8002030:	40002000 	.word	0x40002000

08002034 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800204a:	d027      	beq.n	800209c <LL_TIM_OC_Init+0x68>
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002052:	d82a      	bhi.n	80020aa <LL_TIM_OC_Init+0x76>
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800205a:	d018      	beq.n	800208e <LL_TIM_OC_Init+0x5a>
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002062:	d822      	bhi.n	80020aa <LL_TIM_OC_Init+0x76>
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d003      	beq.n	8002072 <LL_TIM_OC_Init+0x3e>
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	2b10      	cmp	r3, #16
 800206e:	d007      	beq.n	8002080 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8002070:	e01b      	b.n	80020aa <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	f000 f861 	bl	800213c <OC1Config>
 800207a:	4603      	mov	r3, r0
 800207c:	75fb      	strb	r3, [r7, #23]
      break;
 800207e:	e015      	b.n	80020ac <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	68f8      	ldr	r0, [r7, #12]
 8002084:	f000 f8c6 	bl	8002214 <OC2Config>
 8002088:	4603      	mov	r3, r0
 800208a:	75fb      	strb	r3, [r7, #23]
      break;
 800208c:	e00e      	b.n	80020ac <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800208e:	6879      	ldr	r1, [r7, #4]
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f000 f92f 	bl	80022f4 <OC3Config>
 8002096:	4603      	mov	r3, r0
 8002098:	75fb      	strb	r3, [r7, #23]
      break;
 800209a:	e007      	b.n	80020ac <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f998 	bl	80023d4 <OC4Config>
 80020a4:	4603      	mov	r3, r0
 80020a6:	75fb      	strb	r3, [r7, #23]
      break;
 80020a8:	e000      	b.n	80020ac <LL_TIM_OC_Init+0x78>
      break;
 80020aa:	bf00      	nop
  }

  return result;
 80020ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 80020b6:	b480      	push	{r7}
 80020b8:	b085      	sub	sp, #20
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
 80020be:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	7b12      	ldrb	r2, [r2, #12]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	4313      	orrs	r3, r2
 80020de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	89d2      	ldrh	r2, [r2, #14]
 8002106:	4313      	orrs	r3, r2
 8002108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	4313      	orrs	r3, r2
 8002116:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	4313      	orrs	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
	...

0800213c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a1b      	ldr	r3, [r3, #32]
 800214a:	f023 0201 	bic.w	r2, r3, #1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f023 0303 	bic.w	r3, r3, #3
 800216a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4313      	orrs	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	f023 0202 	bic.w	r2, r3, #2
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	f023 0201 	bic.w	r2, r3, #1
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	4313      	orrs	r3, r2
 8002194:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a1c      	ldr	r2, [pc, #112]	@ (800220c <OC1Config+0xd0>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d003      	beq.n	80021a6 <OC1Config+0x6a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002210 <OC1Config+0xd4>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d11e      	bne.n	80021e4 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	f023 0208 	bic.w	r2, r3, #8
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4313      	orrs	r3, r2
 80021b4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	f023 0204 	bic.w	r2, r3, #4
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4313      	orrs	r3, r2
 80021c4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	4619      	mov	r1, r3
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff fe3a 	bl	8001e70 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40010000 	.word	0x40010000
 8002210:	40010400 	.word	0x40010400

08002214 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	f023 0210 	bic.w	r2, r3, #16
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	021b      	lsls	r3, r3, #8
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	f023 0220 	bic.w	r2, r3, #32
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	011b      	lsls	r3, r3, #4
 8002260:	4313      	orrs	r3, r2
 8002262:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	f023 0210 	bic.w	r2, r3, #16
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	011b      	lsls	r3, r3, #4
 8002270:	4313      	orrs	r3, r2
 8002272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a1d      	ldr	r2, [pc, #116]	@ (80022ec <OC2Config+0xd8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d003      	beq.n	8002284 <OC2Config+0x70>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4a1c      	ldr	r2, [pc, #112]	@ (80022f0 <OC2Config+0xdc>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d11f      	bne.n	80022c4 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	019b      	lsls	r3, r3, #6
 8002290:	4313      	orrs	r3, r2
 8002292:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	019b      	lsls	r3, r3, #6
 80022a0:	4313      	orrs	r3, r2
 80022a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	4313      	orrs	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	4619      	mov	r1, r3
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f7ff fdd8 	bl	8001e8c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3718      	adds	r7, #24
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40010000 	.word	0x40010000
 80022f0:	40010400 	.word	0x40010400

080022f4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0303 	bic.w	r3, r3, #3
 8002322:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4313      	orrs	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	4313      	orrs	r3, r2
 8002340:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	021b      	lsls	r3, r3, #8
 800234e:	4313      	orrs	r3, r2
 8002350:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a1d      	ldr	r2, [pc, #116]	@ (80023cc <OC3Config+0xd8>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d003      	beq.n	8002362 <OC3Config+0x6e>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a1c      	ldr	r2, [pc, #112]	@ (80023d0 <OC3Config+0xdc>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d11f      	bne.n	80023a2 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	029b      	lsls	r3, r3, #10
 800236e:	4313      	orrs	r3, r2
 8002370:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	029b      	lsls	r3, r3, #10
 800237e:	4313      	orrs	r3, r2
 8002380:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	4313      	orrs	r3, r2
 8002390:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	69db      	ldr	r3, [r3, #28]
 800239c:	015b      	lsls	r3, r3, #5
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	4619      	mov	r1, r3
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff fd77 	bl	8001ea8 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40010000 	.word	0x40010000
 80023d0:	40010400 	.word	0x40010400

080023d4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002402:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	021b      	lsls	r3, r3, #8
 8002410:	4313      	orrs	r3, r2
 8002412:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	031b      	lsls	r3, r3, #12
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	031b      	lsls	r3, r3, #12
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a11      	ldr	r2, [pc, #68]	@ (800247c <OC4Config+0xa8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d003      	beq.n	8002444 <OC4Config+0x70>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a10      	ldr	r2, [pc, #64]	@ (8002480 <OC4Config+0xac>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d107      	bne.n	8002454 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	019b      	lsls	r3, r3, #6
 8002450:	4313      	orrs	r3, r2
 8002452:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	697a      	ldr	r2, [r7, #20]
 8002458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	4619      	mov	r1, r3
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7ff fd2c 	bl	8001ec4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40010000 	.word	0x40010000
 8002480:	40010400 	.word	0x40010400

08002484 <LL_USART_IsEnabled>:
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002494:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002498:	bf0c      	ite	eq
 800249a:	2301      	moveq	r3, #1
 800249c:	2300      	movne	r3, #0
 800249e:	b2db      	uxtb	r3, r3
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_USART_SetStopBitsLength>:
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	431a      	orrs	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	611a      	str	r2, [r3, #16]
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <LL_USART_SetHWFlowCtrl>:
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	615a      	str	r2, [r3, #20]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <LL_USART_SetBaudRate>:
{
 80024f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024fc:	b0c0      	sub	sp, #256	@ 0x100
 80024fe:	af00      	add	r7, sp, #0
 8002500:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002504:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8002508:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800250c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002514:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002518:	f040 810c 	bne.w	8002734 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800251c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002520:	2200      	movs	r2, #0
 8002522:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002526:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800252a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800252e:	4622      	mov	r2, r4
 8002530:	462b      	mov	r3, r5
 8002532:	1891      	adds	r1, r2, r2
 8002534:	6639      	str	r1, [r7, #96]	@ 0x60
 8002536:	415b      	adcs	r3, r3
 8002538:	667b      	str	r3, [r7, #100]	@ 0x64
 800253a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800253e:	4621      	mov	r1, r4
 8002540:	eb12 0801 	adds.w	r8, r2, r1
 8002544:	4629      	mov	r1, r5
 8002546:	eb43 0901 	adc.w	r9, r3, r1
 800254a:	f04f 0200 	mov.w	r2, #0
 800254e:	f04f 0300 	mov.w	r3, #0
 8002552:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002556:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800255a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800255e:	4690      	mov	r8, r2
 8002560:	4699      	mov	r9, r3
 8002562:	4623      	mov	r3, r4
 8002564:	eb18 0303 	adds.w	r3, r8, r3
 8002568:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800256c:	462b      	mov	r3, r5
 800256e:	eb49 0303 	adc.w	r3, r9, r3
 8002572:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002576:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800257a:	2200      	movs	r2, #0
 800257c:	469a      	mov	sl, r3
 800257e:	4693      	mov	fp, r2
 8002580:	eb1a 030a 	adds.w	r3, sl, sl
 8002584:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002586:	eb4b 030b 	adc.w	r3, fp, fp
 800258a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800258c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002590:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002594:	f7fd fe3c 	bl	8000210 <__aeabi_uldivmod>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4b64      	ldr	r3, [pc, #400]	@ (8002730 <LL_USART_SetBaudRate+0x238>)
 800259e:	fba3 2302 	umull	r2, r3, r3, r2
 80025a2:	095b      	lsrs	r3, r3, #5
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	b29c      	uxth	r4, r3
 80025aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80025ae:	2200      	movs	r2, #0
 80025b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025b4:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025b8:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80025bc:	4642      	mov	r2, r8
 80025be:	464b      	mov	r3, r9
 80025c0:	1891      	adds	r1, r2, r2
 80025c2:	6539      	str	r1, [r7, #80]	@ 0x50
 80025c4:	415b      	adcs	r3, r3
 80025c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80025c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80025cc:	4641      	mov	r1, r8
 80025ce:	1851      	adds	r1, r2, r1
 80025d0:	64b9      	str	r1, [r7, #72]	@ 0x48
 80025d2:	4649      	mov	r1, r9
 80025d4:	414b      	adcs	r3, r1
 80025d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	f04f 0300 	mov.w	r3, #0
 80025e0:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80025e4:	4659      	mov	r1, fp
 80025e6:	00cb      	lsls	r3, r1, #3
 80025e8:	4651      	mov	r1, sl
 80025ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025ee:	4651      	mov	r1, sl
 80025f0:	00ca      	lsls	r2, r1, #3
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	4603      	mov	r3, r0
 80025f8:	4642      	mov	r2, r8
 80025fa:	189b      	adds	r3, r3, r2
 80025fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002600:	464b      	mov	r3, r9
 8002602:	460a      	mov	r2, r1
 8002604:	eb42 0303 	adc.w	r3, r2, r3
 8002608:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800260c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002610:	2200      	movs	r2, #0
 8002612:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002616:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800261a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800261e:	460b      	mov	r3, r1
 8002620:	18db      	adds	r3, r3, r3
 8002622:	643b      	str	r3, [r7, #64]	@ 0x40
 8002624:	4613      	mov	r3, r2
 8002626:	eb42 0303 	adc.w	r3, r2, r3
 800262a:	647b      	str	r3, [r7, #68]	@ 0x44
 800262c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002630:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8002634:	f7fd fdec 	bl	8000210 <__aeabi_uldivmod>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	4611      	mov	r1, r2
 800263e:	4b3c      	ldr	r3, [pc, #240]	@ (8002730 <LL_USART_SetBaudRate+0x238>)
 8002640:	fba3 2301 	umull	r2, r3, r3, r1
 8002644:	095b      	lsrs	r3, r3, #5
 8002646:	2264      	movs	r2, #100	@ 0x64
 8002648:	fb02 f303 	mul.w	r3, r2, r3
 800264c:	1acb      	subs	r3, r1, r3
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002654:	4b36      	ldr	r3, [pc, #216]	@ (8002730 <LL_USART_SetBaudRate+0x238>)
 8002656:	fba3 2302 	umull	r2, r3, r3, r2
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	b29b      	uxth	r3, r3
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	b29b      	uxth	r3, r3
 8002662:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002666:	b29b      	uxth	r3, r3
 8002668:	4423      	add	r3, r4
 800266a:	b29c      	uxth	r4, r3
 800266c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002670:	2200      	movs	r2, #0
 8002672:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002676:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800267a:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 800267e:	4642      	mov	r2, r8
 8002680:	464b      	mov	r3, r9
 8002682:	1891      	adds	r1, r2, r2
 8002684:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002686:	415b      	adcs	r3, r3
 8002688:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800268a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800268e:	4641      	mov	r1, r8
 8002690:	1851      	adds	r1, r2, r1
 8002692:	6339      	str	r1, [r7, #48]	@ 0x30
 8002694:	4649      	mov	r1, r9
 8002696:	414b      	adcs	r3, r1
 8002698:	637b      	str	r3, [r7, #52]	@ 0x34
 800269a:	f04f 0200 	mov.w	r2, #0
 800269e:	f04f 0300 	mov.w	r3, #0
 80026a2:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80026a6:	4659      	mov	r1, fp
 80026a8:	00cb      	lsls	r3, r1, #3
 80026aa:	4651      	mov	r1, sl
 80026ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026b0:	4651      	mov	r1, sl
 80026b2:	00ca      	lsls	r2, r1, #3
 80026b4:	4610      	mov	r0, r2
 80026b6:	4619      	mov	r1, r3
 80026b8:	4603      	mov	r3, r0
 80026ba:	4642      	mov	r2, r8
 80026bc:	189b      	adds	r3, r3, r2
 80026be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026c2:	464b      	mov	r3, r9
 80026c4:	460a      	mov	r2, r1
 80026c6:	eb42 0303 	adc.w	r3, r2, r3
 80026ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80026ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026d8:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80026dc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80026e0:	460b      	mov	r3, r1
 80026e2:	18db      	adds	r3, r3, r3
 80026e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026e6:	4613      	mov	r3, r2
 80026e8:	eb42 0303 	adc.w	r3, r2, r3
 80026ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80026f2:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80026f6:	f7fd fd8b 	bl	8000210 <__aeabi_uldivmod>
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
 80026fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002730 <LL_USART_SetBaudRate+0x238>)
 8002700:	fba3 1302 	umull	r1, r3, r3, r2
 8002704:	095b      	lsrs	r3, r3, #5
 8002706:	2164      	movs	r1, #100	@ 0x64
 8002708:	fb01 f303 	mul.w	r3, r1, r3
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	3332      	adds	r3, #50	@ 0x32
 8002712:	4a07      	ldr	r2, [pc, #28]	@ (8002730 <LL_USART_SetBaudRate+0x238>)
 8002714:	fba2 2303 	umull	r2, r3, r2, r3
 8002718:	095b      	lsrs	r3, r3, #5
 800271a:	b29b      	uxth	r3, r3
 800271c:	f003 0307 	and.w	r3, r3, #7
 8002720:	b29b      	uxth	r3, r3
 8002722:	4423      	add	r3, r4
 8002724:	b29b      	uxth	r3, r3
 8002726:	461a      	mov	r2, r3
 8002728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800272c:	609a      	str	r2, [r3, #8]
}
 800272e:	e108      	b.n	8002942 <LL_USART_SetBaudRate+0x44a>
 8002730:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002734:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002738:	2200      	movs	r2, #0
 800273a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800273e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002742:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8002746:	4642      	mov	r2, r8
 8002748:	464b      	mov	r3, r9
 800274a:	1891      	adds	r1, r2, r2
 800274c:	6239      	str	r1, [r7, #32]
 800274e:	415b      	adcs	r3, r3
 8002750:	627b      	str	r3, [r7, #36]	@ 0x24
 8002752:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002756:	4641      	mov	r1, r8
 8002758:	1854      	adds	r4, r2, r1
 800275a:	4649      	mov	r1, r9
 800275c:	eb43 0501 	adc.w	r5, r3, r1
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	00eb      	lsls	r3, r5, #3
 800276a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800276e:	00e2      	lsls	r2, r4, #3
 8002770:	4614      	mov	r4, r2
 8002772:	461d      	mov	r5, r3
 8002774:	4643      	mov	r3, r8
 8002776:	18e3      	adds	r3, r4, r3
 8002778:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800277c:	464b      	mov	r3, r9
 800277e:	eb45 0303 	adc.w	r3, r5, r3
 8002782:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002786:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800278a:	2200      	movs	r2, #0
 800278c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002790:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002794:	f04f 0200 	mov.w	r2, #0
 8002798:	f04f 0300 	mov.w	r3, #0
 800279c:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80027a0:	4629      	mov	r1, r5
 80027a2:	008b      	lsls	r3, r1, #2
 80027a4:	4621      	mov	r1, r4
 80027a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027aa:	4621      	mov	r1, r4
 80027ac:	008a      	lsls	r2, r1, #2
 80027ae:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80027b2:	f7fd fd2d 	bl	8000210 <__aeabi_uldivmod>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	4b65      	ldr	r3, [pc, #404]	@ (8002950 <LL_USART_SetBaudRate+0x458>)
 80027bc:	fba3 2302 	umull	r2, r3, r3, r2
 80027c0:	095b      	lsrs	r3, r3, #5
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	b29c      	uxth	r4, r3
 80027c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80027cc:	2200      	movs	r2, #0
 80027ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027d6:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80027da:	4642      	mov	r2, r8
 80027dc:	464b      	mov	r3, r9
 80027de:	1891      	adds	r1, r2, r2
 80027e0:	61b9      	str	r1, [r7, #24]
 80027e2:	415b      	adcs	r3, r3
 80027e4:	61fb      	str	r3, [r7, #28]
 80027e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027ea:	4641      	mov	r1, r8
 80027ec:	1851      	adds	r1, r2, r1
 80027ee:	6139      	str	r1, [r7, #16]
 80027f0:	4649      	mov	r1, r9
 80027f2:	414b      	adcs	r3, r1
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	f04f 0200 	mov.w	r2, #0
 80027fa:	f04f 0300 	mov.w	r3, #0
 80027fe:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002802:	4659      	mov	r1, fp
 8002804:	00cb      	lsls	r3, r1, #3
 8002806:	4651      	mov	r1, sl
 8002808:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800280c:	4651      	mov	r1, sl
 800280e:	00ca      	lsls	r2, r1, #3
 8002810:	4610      	mov	r0, r2
 8002812:	4619      	mov	r1, r3
 8002814:	4603      	mov	r3, r0
 8002816:	4642      	mov	r2, r8
 8002818:	189b      	adds	r3, r3, r2
 800281a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800281e:	464b      	mov	r3, r9
 8002820:	460a      	mov	r2, r1
 8002822:	eb42 0303 	adc.w	r3, r2, r3
 8002826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800282a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800282e:	2200      	movs	r2, #0
 8002830:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002834:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8002844:	4649      	mov	r1, r9
 8002846:	008b      	lsls	r3, r1, #2
 8002848:	4641      	mov	r1, r8
 800284a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800284e:	4641      	mov	r1, r8
 8002850:	008a      	lsls	r2, r1, #2
 8002852:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002856:	f7fd fcdb 	bl	8000210 <__aeabi_uldivmod>
 800285a:	4602      	mov	r2, r0
 800285c:	460b      	mov	r3, r1
 800285e:	4611      	mov	r1, r2
 8002860:	4b3b      	ldr	r3, [pc, #236]	@ (8002950 <LL_USART_SetBaudRate+0x458>)
 8002862:	fba3 2301 	umull	r2, r3, r3, r1
 8002866:	095b      	lsrs	r3, r3, #5
 8002868:	2264      	movs	r2, #100	@ 0x64
 800286a:	fb02 f303 	mul.w	r3, r2, r3
 800286e:	1acb      	subs	r3, r1, r3
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	3332      	adds	r3, #50	@ 0x32
 8002874:	4a36      	ldr	r2, [pc, #216]	@ (8002950 <LL_USART_SetBaudRate+0x458>)
 8002876:	fba2 2303 	umull	r2, r3, r2, r3
 800287a:	095b      	lsrs	r3, r3, #5
 800287c:	b29b      	uxth	r3, r3
 800287e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002882:	b29b      	uxth	r3, r3
 8002884:	4423      	add	r3, r4
 8002886:	b29c      	uxth	r4, r3
 8002888:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800288c:	2200      	movs	r2, #0
 800288e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002890:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002892:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002896:	4642      	mov	r2, r8
 8002898:	464b      	mov	r3, r9
 800289a:	1891      	adds	r1, r2, r2
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	415b      	adcs	r3, r3
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028a6:	4641      	mov	r1, r8
 80028a8:	1851      	adds	r1, r2, r1
 80028aa:	6039      	str	r1, [r7, #0]
 80028ac:	4649      	mov	r1, r9
 80028ae:	414b      	adcs	r3, r1
 80028b0:	607b      	str	r3, [r7, #4]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	f04f 0300 	mov.w	r3, #0
 80028ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028be:	4659      	mov	r1, fp
 80028c0:	00cb      	lsls	r3, r1, #3
 80028c2:	4651      	mov	r1, sl
 80028c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028c8:	4651      	mov	r1, sl
 80028ca:	00ca      	lsls	r2, r1, #3
 80028cc:	4610      	mov	r0, r2
 80028ce:	4619      	mov	r1, r3
 80028d0:	4603      	mov	r3, r0
 80028d2:	4642      	mov	r2, r8
 80028d4:	189b      	adds	r3, r3, r2
 80028d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80028d8:	464b      	mov	r3, r9
 80028da:	460a      	mov	r2, r1
 80028dc:	eb42 0303 	adc.w	r3, r2, r3
 80028e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80028e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80028e6:	2200      	movs	r2, #0
 80028e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	f04f 0300 	mov.w	r3, #0
 80028f4:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80028f8:	4649      	mov	r1, r9
 80028fa:	008b      	lsls	r3, r1, #2
 80028fc:	4641      	mov	r1, r8
 80028fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002902:	4641      	mov	r1, r8
 8002904:	008a      	lsls	r2, r1, #2
 8002906:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800290a:	f7fd fc81 	bl	8000210 <__aeabi_uldivmod>
 800290e:	4602      	mov	r2, r0
 8002910:	460b      	mov	r3, r1
 8002912:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <LL_USART_SetBaudRate+0x458>)
 8002914:	fba3 1302 	umull	r1, r3, r3, r2
 8002918:	095b      	lsrs	r3, r3, #5
 800291a:	2164      	movs	r1, #100	@ 0x64
 800291c:	fb01 f303 	mul.w	r3, r1, r3
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	011b      	lsls	r3, r3, #4
 8002924:	3332      	adds	r3, #50	@ 0x32
 8002926:	4a0a      	ldr	r2, [pc, #40]	@ (8002950 <LL_USART_SetBaudRate+0x458>)
 8002928:	fba2 2303 	umull	r2, r3, r2, r3
 800292c:	095b      	lsrs	r3, r3, #5
 800292e:	b29b      	uxth	r3, r3
 8002930:	f003 030f 	and.w	r3, r3, #15
 8002934:	b29b      	uxth	r3, r3
 8002936:	4423      	add	r3, r4
 8002938:	b29b      	uxth	r3, r3
 800293a:	461a      	mov	r2, r3
 800293c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002940:	609a      	str	r2, [r3, #8]
}
 8002942:	bf00      	nop
 8002944:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002948:	46bd      	mov	sp, r7
 800294a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800294e:	bf00      	nop
 8002950:	51eb851f 	.word	0x51eb851f

08002954 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002962:	2300      	movs	r3, #0
 8002964:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f7ff fd8c 	bl	8002484 <LL_USART_IsEnabled>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d15e      	bne.n	8002a30 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800297a:	f023 030c 	bic.w	r3, r3, #12
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	6851      	ldr	r1, [r2, #4]
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	68d2      	ldr	r2, [r2, #12]
 8002986:	4311      	orrs	r1, r2
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	6912      	ldr	r2, [r2, #16]
 800298c:	4311      	orrs	r1, r2
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	6992      	ldr	r2, [r2, #24]
 8002992:	430a      	orrs	r2, r1
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	4619      	mov	r1, r3
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff fd83 	bl	80024ac <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	4619      	mov	r1, r3
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff fd90 	bl	80024d2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80029b2:	f107 0308 	add.w	r3, r7, #8
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff f936 	bl	8001c28 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a1f      	ldr	r2, [pc, #124]	@ (8002a3c <LL_USART_Init+0xe8>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d102      	bne.n	80029ca <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	e021      	b.n	8002a0e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a40 <LL_USART_Init+0xec>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d102      	bne.n	80029d8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	61bb      	str	r3, [r7, #24]
 80029d6:	e01a      	b.n	8002a0e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a1a      	ldr	r2, [pc, #104]	@ (8002a44 <LL_USART_Init+0xf0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d102      	bne.n	80029e6 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	61bb      	str	r3, [r7, #24]
 80029e4:	e013      	b.n	8002a0e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a17      	ldr	r2, [pc, #92]	@ (8002a48 <LL_USART_Init+0xf4>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d102      	bne.n	80029f4 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	61bb      	str	r3, [r7, #24]
 80029f2:	e00c      	b.n	8002a0e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a15      	ldr	r2, [pc, #84]	@ (8002a4c <LL_USART_Init+0xf8>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d102      	bne.n	8002a02 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	61bb      	str	r3, [r7, #24]
 8002a00:	e005      	b.n	8002a0e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a12      	ldr	r2, [pc, #72]	@ (8002a50 <LL_USART_Init+0xfc>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d101      	bne.n	8002a0e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00d      	beq.n	8002a30 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d009      	beq.n	8002a30 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002a28:	69b9      	ldr	r1, [r7, #24]
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff fd64 	bl	80024f8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002a30:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3720      	adds	r7, #32
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40011000 	.word	0x40011000
 8002a40:	40004400 	.word	0x40004400
 8002a44:	40004800 	.word	0x40004800
 8002a48:	40011400 	.word	0x40011400
 8002a4c:	40004c00 	.word	0x40004c00
 8002a50:	40005000 	.word	0x40005000

08002a54 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a66:	4a07      	ldr	r2, [pc, #28]	@ (8002a84 <LL_InitTick+0x30>)
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002a6c:	4b05      	ldr	r3, [pc, #20]	@ (8002a84 <LL_InitTick+0x30>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a72:	4b04      	ldr	r3, [pc, #16]	@ (8002a84 <LL_InitTick+0x30>)
 8002a74:	2205      	movs	r2, #5
 8002a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	e000e010 	.word	0xe000e010

08002a88 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002a90:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ffdd 	bl	8002a54 <LL_InitTick>
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002aac:	4a04      	ldr	r2, [pc, #16]	@ (8002ac0 <LL_SetSystemCoreClock+0x1c>)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6013      	str	r3, [r2, #0]
}
 8002ab2:	bf00      	nop
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	2000000c 	.word	0x2000000c

08002ac4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f103 0208 	add.w	r2, r3, #8
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002adc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f103 0208 	add.w	r2, r3, #8
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f103 0208 	add.w	r2, r3, #8
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b085      	sub	sp, #20
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	601a      	str	r2, [r3, #0]
}
 8002b5a:	bf00      	nop
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b66:	b480      	push	{r7}
 8002b68:	b085      	sub	sp, #20
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b7c:	d103      	bne.n	8002b86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	e00c      	b.n	8002ba0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	3308      	adds	r3, #8
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	e002      	b.n	8002b94 <vListInsert+0x2e>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d2f6      	bcs.n	8002b8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	1c5a      	adds	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	601a      	str	r2, [r3, #0]
}
 8002bcc:	bf00      	nop
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6892      	ldr	r2, [r2, #8]
 8002bee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6852      	ldr	r2, [r2, #4]
 8002bf8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d103      	bne.n	8002c0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	1e5a      	subs	r2, r3, #1
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b08e      	sub	sp, #56	@ 0x38
 8002c30:	af04      	add	r7, sp, #16
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
 8002c38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10b      	bne.n	8002c58 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c44:	f383 8811 	msr	BASEPRI, r3
 8002c48:	f3bf 8f6f 	isb	sy
 8002c4c:	f3bf 8f4f 	dsb	sy
 8002c50:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c52:	bf00      	nop
 8002c54:	bf00      	nop
 8002c56:	e7fd      	b.n	8002c54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10b      	bne.n	8002c76 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c62:	f383 8811 	msr	BASEPRI, r3
 8002c66:	f3bf 8f6f 	isb	sy
 8002c6a:	f3bf 8f4f 	dsb	sy
 8002c6e:	61fb      	str	r3, [r7, #28]
}
 8002c70:	bf00      	nop
 8002c72:	bf00      	nop
 8002c74:	e7fd      	b.n	8002c72 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002c76:	2354      	movs	r3, #84	@ 0x54
 8002c78:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	2b54      	cmp	r3, #84	@ 0x54
 8002c7e:	d00b      	beq.n	8002c98 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c84:	f383 8811 	msr	BASEPRI, r3
 8002c88:	f3bf 8f6f 	isb	sy
 8002c8c:	f3bf 8f4f 	dsb	sy
 8002c90:	61bb      	str	r3, [r7, #24]
}
 8002c92:	bf00      	nop
 8002c94:	bf00      	nop
 8002c96:	e7fd      	b.n	8002c94 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002c98:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d01e      	beq.n	8002cde <xTaskCreateStatic+0xb2>
 8002ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d01b      	beq.n	8002cde <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ca8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002cae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002cb8:	2300      	movs	r3, #0
 8002cba:	9303      	str	r3, [sp, #12]
 8002cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbe:	9302      	str	r3, [sp, #8]
 8002cc0:	f107 0314 	add.w	r3, r7, #20
 8002cc4:	9301      	str	r3, [sp, #4]
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	68b9      	ldr	r1, [r7, #8]
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 f850 	bl	8002d76 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002cd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002cd8:	f000 f8d6 	bl	8002e88 <prvAddNewTaskToReadyList>
 8002cdc:	e001      	b.n	8002ce2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002ce2:	697b      	ldr	r3, [r7, #20]
	}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3728      	adds	r7, #40	@ 0x28
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08c      	sub	sp, #48	@ 0x30
 8002cf0:	af04      	add	r7, sp, #16
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	603b      	str	r3, [r7, #0]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002cfc:	88fb      	ldrh	r3, [r7, #6]
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fef1 	bl	8003ae8 <pvPortMalloc>
 8002d06:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00e      	beq.n	8002d2c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d0e:	2054      	movs	r0, #84	@ 0x54
 8002d10:	f000 feea 	bl	8003ae8 <pvPortMalloc>
 8002d14:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d003      	beq.n	8002d24 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d22:	e005      	b.n	8002d30 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002d24:	6978      	ldr	r0, [r7, #20]
 8002d26:	f000 ffad 	bl	8003c84 <vPortFree>
 8002d2a:	e001      	b.n	8002d30 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d017      	beq.n	8002d66 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d3e:	88fa      	ldrh	r2, [r7, #6]
 8002d40:	2300      	movs	r3, #0
 8002d42:	9303      	str	r3, [sp, #12]
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	9302      	str	r3, [sp, #8]
 8002d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d4a:	9301      	str	r3, [sp, #4]
 8002d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	68b9      	ldr	r1, [r7, #8]
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f000 f80e 	bl	8002d76 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d5a:	69f8      	ldr	r0, [r7, #28]
 8002d5c:	f000 f894 	bl	8002e88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002d60:	2301      	movs	r3, #1
 8002d62:	61bb      	str	r3, [r7, #24]
 8002d64:	e002      	b.n	8002d6c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d6a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002d6c:	69bb      	ldr	r3, [r7, #24]
	}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3720      	adds	r7, #32
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b088      	sub	sp, #32
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	607a      	str	r2, [r7, #4]
 8002d82:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	f023 0307 	bic.w	r3, r3, #7
 8002d9c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00b      	beq.n	8002dc0 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dac:	f383 8811 	msr	BASEPRI, r3
 8002db0:	f3bf 8f6f 	isb	sy
 8002db4:	f3bf 8f4f 	dsb	sy
 8002db8:	617b      	str	r3, [r7, #20]
}
 8002dba:	bf00      	nop
 8002dbc:	bf00      	nop
 8002dbe:	e7fd      	b.n	8002dbc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d01f      	beq.n	8002e06 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61fb      	str	r3, [r7, #28]
 8002dca:	e012      	b.n	8002df2 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002dcc:	68ba      	ldr	r2, [r7, #8]
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	7819      	ldrb	r1, [r3, #0]
 8002dd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	4413      	add	r3, r2
 8002dda:	3334      	adds	r3, #52	@ 0x34
 8002ddc:	460a      	mov	r2, r1
 8002dde:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	4413      	add	r3, r2
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d006      	beq.n	8002dfa <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	3301      	adds	r3, #1
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	2b0f      	cmp	r3, #15
 8002df6:	d9e9      	bls.n	8002dcc <prvInitialiseNewTask+0x56>
 8002df8:	e000      	b.n	8002dfc <prvInitialiseNewTask+0x86>
			{
				break;
 8002dfa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e04:	e003      	b.n	8002e0e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e10:	2b06      	cmp	r3, #6
 8002e12:	d901      	bls.n	8002e18 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e14:	2306      	movs	r3, #6
 8002e16:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e22:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e26:	2200      	movs	r2, #0
 8002e28:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fe68 	bl	8002b04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e36:	3318      	adds	r3, #24
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff fe63 	bl	8002b04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e42:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e46:	f1c3 0207 	rsb	r2, r3, #7
 8002e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e4c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e52:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e56:	2200      	movs	r2, #0
 8002e58:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	68f9      	ldr	r1, [r7, #12]
 8002e66:	69b8      	ldr	r0, [r7, #24]
 8002e68:	f000 fc2c 	bl	80036c4 <pxPortInitialiseStack>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e70:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e7e:	bf00      	nop
 8002e80:	3720      	adds	r7, #32
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002e90:	f000 fd4a 	bl	8003928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002e94:	4b2a      	ldr	r3, [pc, #168]	@ (8002f40 <prvAddNewTaskToReadyList+0xb8>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	4a29      	ldr	r2, [pc, #164]	@ (8002f40 <prvAddNewTaskToReadyList+0xb8>)
 8002e9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002e9e:	4b29      	ldr	r3, [pc, #164]	@ (8002f44 <prvAddNewTaskToReadyList+0xbc>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d109      	bne.n	8002eba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002ea6:	4a27      	ldr	r2, [pc, #156]	@ (8002f44 <prvAddNewTaskToReadyList+0xbc>)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002eac:	4b24      	ldr	r3, [pc, #144]	@ (8002f40 <prvAddNewTaskToReadyList+0xb8>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d110      	bne.n	8002ed6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002eb4:	f000 fac4 	bl	8003440 <prvInitialiseTaskLists>
 8002eb8:	e00d      	b.n	8002ed6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002eba:	4b23      	ldr	r3, [pc, #140]	@ (8002f48 <prvAddNewTaskToReadyList+0xc0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d109      	bne.n	8002ed6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ec2:	4b20      	ldr	r3, [pc, #128]	@ (8002f44 <prvAddNewTaskToReadyList+0xbc>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d802      	bhi.n	8002ed6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8002f44 <prvAddNewTaskToReadyList+0xbc>)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f4c <prvAddNewTaskToReadyList+0xc4>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	3301      	adds	r3, #1
 8002edc:	4a1b      	ldr	r2, [pc, #108]	@ (8002f4c <prvAddNewTaskToReadyList+0xc4>)
 8002ede:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	4b19      	ldr	r3, [pc, #100]	@ (8002f50 <prvAddNewTaskToReadyList+0xc8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	4a18      	ldr	r2, [pc, #96]	@ (8002f50 <prvAddNewTaskToReadyList+0xc8>)
 8002ef0:	6013      	str	r3, [r2, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	4413      	add	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4a15      	ldr	r2, [pc, #84]	@ (8002f54 <prvAddNewTaskToReadyList+0xcc>)
 8002f00:	441a      	add	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	3304      	adds	r3, #4
 8002f06:	4619      	mov	r1, r3
 8002f08:	4610      	mov	r0, r2
 8002f0a:	f7ff fe08 	bl	8002b1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002f0e:	f000 fd3d 	bl	800398c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002f12:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <prvAddNewTaskToReadyList+0xc0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00e      	beq.n	8002f38 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f44 <prvAddNewTaskToReadyList+0xbc>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d207      	bcs.n	8002f38 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002f28:	4b0b      	ldr	r3, [pc, #44]	@ (8002f58 <prvAddNewTaskToReadyList+0xd0>)
 8002f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	f3bf 8f4f 	dsb	sy
 8002f34:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f38:	bf00      	nop
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	20000388 	.word	0x20000388
 8002f44:	20000288 	.word	0x20000288
 8002f48:	20000394 	.word	0x20000394
 8002f4c:	200003a4 	.word	0x200003a4
 8002f50:	20000390 	.word	0x20000390
 8002f54:	2000028c 	.word	0x2000028c
 8002f58:	e000ed04 	.word	0xe000ed04

08002f5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002f64:	2300      	movs	r3, #0
 8002f66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d018      	beq.n	8002fa0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002f6e:	4b14      	ldr	r3, [pc, #80]	@ (8002fc0 <vTaskDelay+0x64>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00b      	beq.n	8002f8e <vTaskDelay+0x32>
	__asm volatile
 8002f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f7a:	f383 8811 	msr	BASEPRI, r3
 8002f7e:	f3bf 8f6f 	isb	sy
 8002f82:	f3bf 8f4f 	dsb	sy
 8002f86:	60bb      	str	r3, [r7, #8]
}
 8002f88:	bf00      	nop
 8002f8a:	bf00      	nop
 8002f8c:	e7fd      	b.n	8002f8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002f8e:	f000 f87d 	bl	800308c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002f92:	2100      	movs	r1, #0
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fb2f 	bl	80035f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002f9a:	f000 f885 	bl	80030a8 <xTaskResumeAll>
 8002f9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d107      	bne.n	8002fb6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002fa6:	4b07      	ldr	r3, [pc, #28]	@ (8002fc4 <vTaskDelay+0x68>)
 8002fa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002fb6:	bf00      	nop
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	200003b0 	.word	0x200003b0
 8002fc4:	e000ed04 	.word	0xe000ed04

08002fc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08a      	sub	sp, #40	@ 0x28
 8002fcc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002fd6:	463a      	mov	r2, r7
 8002fd8:	1d39      	adds	r1, r7, #4
 8002fda:	f107 0308 	add.w	r3, r7, #8
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fd faac 	bl	800053c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002fe4:	6839      	ldr	r1, [r7, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	9202      	str	r2, [sp, #8]
 8002fec:	9301      	str	r3, [sp, #4]
 8002fee:	2300      	movs	r3, #0
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	460a      	mov	r2, r1
 8002ff6:	491f      	ldr	r1, [pc, #124]	@ (8003074 <vTaskStartScheduler+0xac>)
 8002ff8:	481f      	ldr	r0, [pc, #124]	@ (8003078 <vTaskStartScheduler+0xb0>)
 8002ffa:	f7ff fe17 	bl	8002c2c <xTaskCreateStatic>
 8002ffe:	4603      	mov	r3, r0
 8003000:	4a1e      	ldr	r2, [pc, #120]	@ (800307c <vTaskStartScheduler+0xb4>)
 8003002:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003004:	4b1d      	ldr	r3, [pc, #116]	@ (800307c <vTaskStartScheduler+0xb4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800300c:	2301      	movs	r3, #1
 800300e:	617b      	str	r3, [r7, #20]
 8003010:	e001      	b.n	8003016 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d116      	bne.n	800304a <vTaskStartScheduler+0x82>
	__asm volatile
 800301c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003020:	f383 8811 	msr	BASEPRI, r3
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	613b      	str	r3, [r7, #16]
}
 800302e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003030:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <vTaskStartScheduler+0xb8>)
 8003032:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003036:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003038:	4b12      	ldr	r3, [pc, #72]	@ (8003084 <vTaskStartScheduler+0xbc>)
 800303a:	2201      	movs	r2, #1
 800303c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800303e:	4b12      	ldr	r3, [pc, #72]	@ (8003088 <vTaskStartScheduler+0xc0>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003044:	f000 fbcc 	bl	80037e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003048:	e00f      	b.n	800306a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003050:	d10b      	bne.n	800306a <vTaskStartScheduler+0xa2>
	__asm volatile
 8003052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003056:	f383 8811 	msr	BASEPRI, r3
 800305a:	f3bf 8f6f 	isb	sy
 800305e:	f3bf 8f4f 	dsb	sy
 8003062:	60fb      	str	r3, [r7, #12]
}
 8003064:	bf00      	nop
 8003066:	bf00      	nop
 8003068:	e7fd      	b.n	8003066 <vTaskStartScheduler+0x9e>
}
 800306a:	bf00      	nop
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	08003f3c 	.word	0x08003f3c
 8003078:	08003411 	.word	0x08003411
 800307c:	200003ac 	.word	0x200003ac
 8003080:	200003a8 	.word	0x200003a8
 8003084:	20000394 	.word	0x20000394
 8003088:	2000038c 	.word	0x2000038c

0800308c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003090:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <vTaskSuspendAll+0x18>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	3301      	adds	r3, #1
 8003096:	4a03      	ldr	r2, [pc, #12]	@ (80030a4 <vTaskSuspendAll+0x18>)
 8003098:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800309a:	bf00      	nop
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	200003b0 	.word	0x200003b0

080030a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80030b2:	2300      	movs	r3, #0
 80030b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80030b6:	4b42      	ldr	r3, [pc, #264]	@ (80031c0 <xTaskResumeAll+0x118>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10b      	bne.n	80030d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80030be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c2:	f383 8811 	msr	BASEPRI, r3
 80030c6:	f3bf 8f6f 	isb	sy
 80030ca:	f3bf 8f4f 	dsb	sy
 80030ce:	603b      	str	r3, [r7, #0]
}
 80030d0:	bf00      	nop
 80030d2:	bf00      	nop
 80030d4:	e7fd      	b.n	80030d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80030d6:	f000 fc27 	bl	8003928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80030da:	4b39      	ldr	r3, [pc, #228]	@ (80031c0 <xTaskResumeAll+0x118>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	3b01      	subs	r3, #1
 80030e0:	4a37      	ldr	r2, [pc, #220]	@ (80031c0 <xTaskResumeAll+0x118>)
 80030e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030e4:	4b36      	ldr	r3, [pc, #216]	@ (80031c0 <xTaskResumeAll+0x118>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d161      	bne.n	80031b0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80030ec:	4b35      	ldr	r3, [pc, #212]	@ (80031c4 <xTaskResumeAll+0x11c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d05d      	beq.n	80031b0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030f4:	e02e      	b.n	8003154 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030f6:	4b34      	ldr	r3, [pc, #208]	@ (80031c8 <xTaskResumeAll+0x120>)
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	3318      	adds	r3, #24
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fd68 	bl	8002bd8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	3304      	adds	r3, #4
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff fd63 	bl	8002bd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003116:	2201      	movs	r2, #1
 8003118:	409a      	lsls	r2, r3
 800311a:	4b2c      	ldr	r3, [pc, #176]	@ (80031cc <xTaskResumeAll+0x124>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4313      	orrs	r3, r2
 8003120:	4a2a      	ldr	r2, [pc, #168]	@ (80031cc <xTaskResumeAll+0x124>)
 8003122:	6013      	str	r3, [r2, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003128:	4613      	mov	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4a27      	ldr	r2, [pc, #156]	@ (80031d0 <xTaskResumeAll+0x128>)
 8003132:	441a      	add	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	3304      	adds	r3, #4
 8003138:	4619      	mov	r1, r3
 800313a:	4610      	mov	r0, r2
 800313c:	f7ff fcef 	bl	8002b1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003144:	4b23      	ldr	r3, [pc, #140]	@ (80031d4 <xTaskResumeAll+0x12c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314a:	429a      	cmp	r2, r3
 800314c:	d302      	bcc.n	8003154 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800314e:	4b22      	ldr	r3, [pc, #136]	@ (80031d8 <xTaskResumeAll+0x130>)
 8003150:	2201      	movs	r2, #1
 8003152:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003154:	4b1c      	ldr	r3, [pc, #112]	@ (80031c8 <xTaskResumeAll+0x120>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1cc      	bne.n	80030f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003162:	f000 fa0b 	bl	800357c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003166:	4b1d      	ldr	r3, [pc, #116]	@ (80031dc <xTaskResumeAll+0x134>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d010      	beq.n	8003194 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003172:	f000 f837 	bl	80031e4 <xTaskIncrementTick>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800317c:	4b16      	ldr	r3, [pc, #88]	@ (80031d8 <xTaskResumeAll+0x130>)
 800317e:	2201      	movs	r2, #1
 8003180:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	3b01      	subs	r3, #1
 8003186:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f1      	bne.n	8003172 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800318e:	4b13      	ldr	r3, [pc, #76]	@ (80031dc <xTaskResumeAll+0x134>)
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003194:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <xTaskResumeAll+0x130>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d009      	beq.n	80031b0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800319c:	2301      	movs	r3, #1
 800319e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <xTaskResumeAll+0x138>)
 80031a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	f3bf 8f4f 	dsb	sy
 80031ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80031b0:	f000 fbec 	bl	800398c <vPortExitCritical>

	return xAlreadyYielded;
 80031b4:	68bb      	ldr	r3, [r7, #8]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	200003b0 	.word	0x200003b0
 80031c4:	20000388 	.word	0x20000388
 80031c8:	20000348 	.word	0x20000348
 80031cc:	20000390 	.word	0x20000390
 80031d0:	2000028c 	.word	0x2000028c
 80031d4:	20000288 	.word	0x20000288
 80031d8:	2000039c 	.word	0x2000039c
 80031dc:	20000398 	.word	0x20000398
 80031e0:	e000ed04 	.word	0xe000ed04

080031e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031ee:	4b4f      	ldr	r3, [pc, #316]	@ (800332c <xTaskIncrementTick+0x148>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f040 808f 	bne.w	8003316 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80031f8:	4b4d      	ldr	r3, [pc, #308]	@ (8003330 <xTaskIncrementTick+0x14c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	3301      	adds	r3, #1
 80031fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003200:	4a4b      	ldr	r2, [pc, #300]	@ (8003330 <xTaskIncrementTick+0x14c>)
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d121      	bne.n	8003250 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800320c:	4b49      	ldr	r3, [pc, #292]	@ (8003334 <xTaskIncrementTick+0x150>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00b      	beq.n	800322e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800321a:	f383 8811 	msr	BASEPRI, r3
 800321e:	f3bf 8f6f 	isb	sy
 8003222:	f3bf 8f4f 	dsb	sy
 8003226:	603b      	str	r3, [r7, #0]
}
 8003228:	bf00      	nop
 800322a:	bf00      	nop
 800322c:	e7fd      	b.n	800322a <xTaskIncrementTick+0x46>
 800322e:	4b41      	ldr	r3, [pc, #260]	@ (8003334 <xTaskIncrementTick+0x150>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	4b40      	ldr	r3, [pc, #256]	@ (8003338 <xTaskIncrementTick+0x154>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a3e      	ldr	r2, [pc, #248]	@ (8003334 <xTaskIncrementTick+0x150>)
 800323a:	6013      	str	r3, [r2, #0]
 800323c:	4a3e      	ldr	r2, [pc, #248]	@ (8003338 <xTaskIncrementTick+0x154>)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	4b3e      	ldr	r3, [pc, #248]	@ (800333c <xTaskIncrementTick+0x158>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	3301      	adds	r3, #1
 8003248:	4a3c      	ldr	r2, [pc, #240]	@ (800333c <xTaskIncrementTick+0x158>)
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	f000 f996 	bl	800357c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003250:	4b3b      	ldr	r3, [pc, #236]	@ (8003340 <xTaskIncrementTick+0x15c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	429a      	cmp	r2, r3
 8003258:	d348      	bcc.n	80032ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800325a:	4b36      	ldr	r3, [pc, #216]	@ (8003334 <xTaskIncrementTick+0x150>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d104      	bne.n	800326e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003264:	4b36      	ldr	r3, [pc, #216]	@ (8003340 <xTaskIncrementTick+0x15c>)
 8003266:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800326a:	601a      	str	r2, [r3, #0]
					break;
 800326c:	e03e      	b.n	80032ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800326e:	4b31      	ldr	r3, [pc, #196]	@ (8003334 <xTaskIncrementTick+0x150>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	429a      	cmp	r2, r3
 8003284:	d203      	bcs.n	800328e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003286:	4a2e      	ldr	r2, [pc, #184]	@ (8003340 <xTaskIncrementTick+0x15c>)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800328c:	e02e      	b.n	80032ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	3304      	adds	r3, #4
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fca0 	bl	8002bd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329c:	2b00      	cmp	r3, #0
 800329e:	d004      	beq.n	80032aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	3318      	adds	r3, #24
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff fc97 	bl	8002bd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ae:	2201      	movs	r2, #1
 80032b0:	409a      	lsls	r2, r3
 80032b2:	4b24      	ldr	r3, [pc, #144]	@ (8003344 <xTaskIncrementTick+0x160>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	4a22      	ldr	r2, [pc, #136]	@ (8003344 <xTaskIncrementTick+0x160>)
 80032ba:	6013      	str	r3, [r2, #0]
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003348 <xTaskIncrementTick+0x164>)
 80032ca:	441a      	add	r2, r3
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	3304      	adds	r3, #4
 80032d0:	4619      	mov	r1, r3
 80032d2:	4610      	mov	r0, r2
 80032d4:	f7ff fc23 	bl	8002b1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032dc:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <xTaskIncrementTick+0x168>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d3b9      	bcc.n	800325a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80032e6:	2301      	movs	r3, #1
 80032e8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032ea:	e7b6      	b.n	800325a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80032ec:	4b17      	ldr	r3, [pc, #92]	@ (800334c <xTaskIncrementTick+0x168>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032f2:	4915      	ldr	r1, [pc, #84]	@ (8003348 <xTaskIncrementTick+0x164>)
 80032f4:	4613      	mov	r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	4413      	add	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d901      	bls.n	8003308 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003304:	2301      	movs	r3, #1
 8003306:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003308:	4b11      	ldr	r3, [pc, #68]	@ (8003350 <xTaskIncrementTick+0x16c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d007      	beq.n	8003320 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003310:	2301      	movs	r3, #1
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	e004      	b.n	8003320 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003316:	4b0f      	ldr	r3, [pc, #60]	@ (8003354 <xTaskIncrementTick+0x170>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	3301      	adds	r3, #1
 800331c:	4a0d      	ldr	r2, [pc, #52]	@ (8003354 <xTaskIncrementTick+0x170>)
 800331e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003320:	697b      	ldr	r3, [r7, #20]
}
 8003322:	4618      	mov	r0, r3
 8003324:	3718      	adds	r7, #24
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	200003b0 	.word	0x200003b0
 8003330:	2000038c 	.word	0x2000038c
 8003334:	20000340 	.word	0x20000340
 8003338:	20000344 	.word	0x20000344
 800333c:	200003a0 	.word	0x200003a0
 8003340:	200003a8 	.word	0x200003a8
 8003344:	20000390 	.word	0x20000390
 8003348:	2000028c 	.word	0x2000028c
 800334c:	20000288 	.word	0x20000288
 8003350:	2000039c 	.word	0x2000039c
 8003354:	20000398 	.word	0x20000398

08003358 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800335e:	4b27      	ldr	r3, [pc, #156]	@ (80033fc <vTaskSwitchContext+0xa4>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d003      	beq.n	800336e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003366:	4b26      	ldr	r3, [pc, #152]	@ (8003400 <vTaskSwitchContext+0xa8>)
 8003368:	2201      	movs	r2, #1
 800336a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800336c:	e040      	b.n	80033f0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800336e:	4b24      	ldr	r3, [pc, #144]	@ (8003400 <vTaskSwitchContext+0xa8>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003374:	4b23      	ldr	r3, [pc, #140]	@ (8003404 <vTaskSwitchContext+0xac>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	fab3 f383 	clz	r3, r3
 8003380:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003382:	7afb      	ldrb	r3, [r7, #11]
 8003384:	f1c3 031f 	rsb	r3, r3, #31
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	491f      	ldr	r1, [pc, #124]	@ (8003408 <vTaskSwitchContext+0xb0>)
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	4613      	mov	r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	4413      	add	r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10b      	bne.n	80033b6 <vTaskSwitchContext+0x5e>
	__asm volatile
 800339e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a2:	f383 8811 	msr	BASEPRI, r3
 80033a6:	f3bf 8f6f 	isb	sy
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	607b      	str	r3, [r7, #4]
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	e7fd      	b.n	80033b2 <vTaskSwitchContext+0x5a>
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	4613      	mov	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4a11      	ldr	r2, [pc, #68]	@ (8003408 <vTaskSwitchContext+0xb0>)
 80033c2:	4413      	add	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	605a      	str	r2, [r3, #4]
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	3308      	adds	r3, #8
 80033d8:	429a      	cmp	r2, r3
 80033da:	d104      	bne.n	80033e6 <vTaskSwitchContext+0x8e>
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4a07      	ldr	r2, [pc, #28]	@ (800340c <vTaskSwitchContext+0xb4>)
 80033ee:	6013      	str	r3, [r2, #0]
}
 80033f0:	bf00      	nop
 80033f2:	371c      	adds	r7, #28
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr
 80033fc:	200003b0 	.word	0x200003b0
 8003400:	2000039c 	.word	0x2000039c
 8003404:	20000390 	.word	0x20000390
 8003408:	2000028c 	.word	0x2000028c
 800340c:	20000288 	.word	0x20000288

08003410 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003418:	f000 f852 	bl	80034c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800341c:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <prvIdleTask+0x28>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d9f9      	bls.n	8003418 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003424:	4b05      	ldr	r3, [pc, #20]	@ (800343c <prvIdleTask+0x2c>)
 8003426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003434:	e7f0      	b.n	8003418 <prvIdleTask+0x8>
 8003436:	bf00      	nop
 8003438:	2000028c 	.word	0x2000028c
 800343c:	e000ed04 	.word	0xe000ed04

08003440 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003446:	2300      	movs	r3, #0
 8003448:	607b      	str	r3, [r7, #4]
 800344a:	e00c      	b.n	8003466 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	4613      	mov	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	4413      	add	r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4a12      	ldr	r2, [pc, #72]	@ (80034a0 <prvInitialiseTaskLists+0x60>)
 8003458:	4413      	add	r3, r2
 800345a:	4618      	mov	r0, r3
 800345c:	f7ff fb32 	bl	8002ac4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	3301      	adds	r3, #1
 8003464:	607b      	str	r3, [r7, #4]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b06      	cmp	r3, #6
 800346a:	d9ef      	bls.n	800344c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800346c:	480d      	ldr	r0, [pc, #52]	@ (80034a4 <prvInitialiseTaskLists+0x64>)
 800346e:	f7ff fb29 	bl	8002ac4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003472:	480d      	ldr	r0, [pc, #52]	@ (80034a8 <prvInitialiseTaskLists+0x68>)
 8003474:	f7ff fb26 	bl	8002ac4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003478:	480c      	ldr	r0, [pc, #48]	@ (80034ac <prvInitialiseTaskLists+0x6c>)
 800347a:	f7ff fb23 	bl	8002ac4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800347e:	480c      	ldr	r0, [pc, #48]	@ (80034b0 <prvInitialiseTaskLists+0x70>)
 8003480:	f7ff fb20 	bl	8002ac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003484:	480b      	ldr	r0, [pc, #44]	@ (80034b4 <prvInitialiseTaskLists+0x74>)
 8003486:	f7ff fb1d 	bl	8002ac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800348a:	4b0b      	ldr	r3, [pc, #44]	@ (80034b8 <prvInitialiseTaskLists+0x78>)
 800348c:	4a05      	ldr	r2, [pc, #20]	@ (80034a4 <prvInitialiseTaskLists+0x64>)
 800348e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003490:	4b0a      	ldr	r3, [pc, #40]	@ (80034bc <prvInitialiseTaskLists+0x7c>)
 8003492:	4a05      	ldr	r2, [pc, #20]	@ (80034a8 <prvInitialiseTaskLists+0x68>)
 8003494:	601a      	str	r2, [r3, #0]
}
 8003496:	bf00      	nop
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	2000028c 	.word	0x2000028c
 80034a4:	20000318 	.word	0x20000318
 80034a8:	2000032c 	.word	0x2000032c
 80034ac:	20000348 	.word	0x20000348
 80034b0:	2000035c 	.word	0x2000035c
 80034b4:	20000374 	.word	0x20000374
 80034b8:	20000340 	.word	0x20000340
 80034bc:	20000344 	.word	0x20000344

080034c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034c6:	e019      	b.n	80034fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80034c8:	f000 fa2e 	bl	8003928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034cc:	4b10      	ldr	r3, [pc, #64]	@ (8003510 <prvCheckTasksWaitingTermination+0x50>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3304      	adds	r3, #4
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff fb7d 	bl	8002bd8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80034de:	4b0d      	ldr	r3, [pc, #52]	@ (8003514 <prvCheckTasksWaitingTermination+0x54>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	4a0b      	ldr	r2, [pc, #44]	@ (8003514 <prvCheckTasksWaitingTermination+0x54>)
 80034e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80034e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <prvCheckTasksWaitingTermination+0x58>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	3b01      	subs	r3, #1
 80034ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003518 <prvCheckTasksWaitingTermination+0x58>)
 80034f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80034f2:	f000 fa4b 	bl	800398c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 f810 	bl	800351c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034fc:	4b06      	ldr	r3, [pc, #24]	@ (8003518 <prvCheckTasksWaitingTermination+0x58>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d1e1      	bne.n	80034c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003504:	bf00      	nop
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	2000035c 	.word	0x2000035c
 8003514:	20000388 	.word	0x20000388
 8003518:	20000370 	.word	0x20000370

0800351c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800352a:	2b00      	cmp	r3, #0
 800352c:	d108      	bne.n	8003540 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003532:	4618      	mov	r0, r3
 8003534:	f000 fba6 	bl	8003c84 <vPortFree>
				vPortFree( pxTCB );
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 fba3 	bl	8003c84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800353e:	e019      	b.n	8003574 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003546:	2b01      	cmp	r3, #1
 8003548:	d103      	bne.n	8003552 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 fb9a 	bl	8003c84 <vPortFree>
	}
 8003550:	e010      	b.n	8003574 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003558:	2b02      	cmp	r3, #2
 800355a:	d00b      	beq.n	8003574 <prvDeleteTCB+0x58>
	__asm volatile
 800355c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003560:	f383 8811 	msr	BASEPRI, r3
 8003564:	f3bf 8f6f 	isb	sy
 8003568:	f3bf 8f4f 	dsb	sy
 800356c:	60fb      	str	r3, [r7, #12]
}
 800356e:	bf00      	nop
 8003570:	bf00      	nop
 8003572:	e7fd      	b.n	8003570 <prvDeleteTCB+0x54>
	}
 8003574:	bf00      	nop
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003582:	4b0c      	ldr	r3, [pc, #48]	@ (80035b4 <prvResetNextTaskUnblockTime+0x38>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d104      	bne.n	8003596 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800358c:	4b0a      	ldr	r3, [pc, #40]	@ (80035b8 <prvResetNextTaskUnblockTime+0x3c>)
 800358e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003592:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003594:	e008      	b.n	80035a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003596:	4b07      	ldr	r3, [pc, #28]	@ (80035b4 <prvResetNextTaskUnblockTime+0x38>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	4a04      	ldr	r2, [pc, #16]	@ (80035b8 <prvResetNextTaskUnblockTime+0x3c>)
 80035a6:	6013      	str	r3, [r2, #0]
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	20000340 	.word	0x20000340
 80035b8:	200003a8 	.word	0x200003a8

080035bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80035c2:	4b0b      	ldr	r3, [pc, #44]	@ (80035f0 <xTaskGetSchedulerState+0x34>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d102      	bne.n	80035d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80035ca:	2301      	movs	r3, #1
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	e008      	b.n	80035e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035d0:	4b08      	ldr	r3, [pc, #32]	@ (80035f4 <xTaskGetSchedulerState+0x38>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d102      	bne.n	80035de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80035d8:	2302      	movs	r3, #2
 80035da:	607b      	str	r3, [r7, #4]
 80035dc:	e001      	b.n	80035e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80035de:	2300      	movs	r3, #0
 80035e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80035e2:	687b      	ldr	r3, [r7, #4]
	}
 80035e4:	4618      	mov	r0, r3
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	20000394 	.word	0x20000394
 80035f4:	200003b0 	.word	0x200003b0

080035f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003602:	4b29      	ldr	r3, [pc, #164]	@ (80036a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003608:	4b28      	ldr	r3, [pc, #160]	@ (80036ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	3304      	adds	r3, #4
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff fae2 	bl	8002bd8 <uxListRemove>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10b      	bne.n	8003632 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800361a:	4b24      	ldr	r3, [pc, #144]	@ (80036ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003620:	2201      	movs	r2, #1
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	43da      	mvns	r2, r3
 8003628:	4b21      	ldr	r3, [pc, #132]	@ (80036b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4013      	ands	r3, r2
 800362e:	4a20      	ldr	r2, [pc, #128]	@ (80036b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003630:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003638:	d10a      	bne.n	8003650 <prvAddCurrentTaskToDelayedList+0x58>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d007      	beq.n	8003650 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003640:	4b1a      	ldr	r3, [pc, #104]	@ (80036ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	3304      	adds	r3, #4
 8003646:	4619      	mov	r1, r3
 8003648:	481a      	ldr	r0, [pc, #104]	@ (80036b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800364a:	f7ff fa68 	bl	8002b1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800364e:	e026      	b.n	800369e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4413      	add	r3, r2
 8003656:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003658:	4b14      	ldr	r3, [pc, #80]	@ (80036ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	429a      	cmp	r2, r3
 8003666:	d209      	bcs.n	800367c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003668:	4b13      	ldr	r3, [pc, #76]	@ (80036b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	4b0f      	ldr	r3, [pc, #60]	@ (80036ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	3304      	adds	r3, #4
 8003672:	4619      	mov	r1, r3
 8003674:	4610      	mov	r0, r2
 8003676:	f7ff fa76 	bl	8002b66 <vListInsert>
}
 800367a:	e010      	b.n	800369e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800367c:	4b0f      	ldr	r3, [pc, #60]	@ (80036bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	4b0a      	ldr	r3, [pc, #40]	@ (80036ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	3304      	adds	r3, #4
 8003686:	4619      	mov	r1, r3
 8003688:	4610      	mov	r0, r2
 800368a:	f7ff fa6c 	bl	8002b66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800368e:	4b0c      	ldr	r3, [pc, #48]	@ (80036c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	429a      	cmp	r2, r3
 8003696:	d202      	bcs.n	800369e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003698:	4a09      	ldr	r2, [pc, #36]	@ (80036c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	6013      	str	r3, [r2, #0]
}
 800369e:	bf00      	nop
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	2000038c 	.word	0x2000038c
 80036ac:	20000288 	.word	0x20000288
 80036b0:	20000390 	.word	0x20000390
 80036b4:	20000374 	.word	0x20000374
 80036b8:	20000344 	.word	0x20000344
 80036bc:	20000340 	.word	0x20000340
 80036c0:	200003a8 	.word	0x200003a8

080036c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	3b04      	subs	r3, #4
 80036d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80036dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	3b04      	subs	r3, #4
 80036e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f023 0201 	bic.w	r2, r3, #1
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	3b04      	subs	r3, #4
 80036f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80036f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003728 <pxPortInitialiseStack+0x64>)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	3b14      	subs	r3, #20
 80036fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	3b04      	subs	r3, #4
 800370a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f06f 0202 	mvn.w	r2, #2
 8003712:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	3b20      	subs	r3, #32
 8003718:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800371a:	68fb      	ldr	r3, [r7, #12]
}
 800371c:	4618      	mov	r0, r3
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	0800372d 	.word	0x0800372d

0800372c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003732:	2300      	movs	r3, #0
 8003734:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003736:	4b13      	ldr	r3, [pc, #76]	@ (8003784 <prvTaskExitError+0x58>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800373e:	d00b      	beq.n	8003758 <prvTaskExitError+0x2c>
	__asm volatile
 8003740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003744:	f383 8811 	msr	BASEPRI, r3
 8003748:	f3bf 8f6f 	isb	sy
 800374c:	f3bf 8f4f 	dsb	sy
 8003750:	60fb      	str	r3, [r7, #12]
}
 8003752:	bf00      	nop
 8003754:	bf00      	nop
 8003756:	e7fd      	b.n	8003754 <prvTaskExitError+0x28>
	__asm volatile
 8003758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800375c:	f383 8811 	msr	BASEPRI, r3
 8003760:	f3bf 8f6f 	isb	sy
 8003764:	f3bf 8f4f 	dsb	sy
 8003768:	60bb      	str	r3, [r7, #8]
}
 800376a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800376c:	bf00      	nop
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0fc      	beq.n	800376e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop
 8003778:	3714      	adds	r7, #20
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	20000010 	.word	0x20000010
	...

08003790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003790:	4b07      	ldr	r3, [pc, #28]	@ (80037b0 <pxCurrentTCBConst2>)
 8003792:	6819      	ldr	r1, [r3, #0]
 8003794:	6808      	ldr	r0, [r1, #0]
 8003796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800379a:	f380 8809 	msr	PSP, r0
 800379e:	f3bf 8f6f 	isb	sy
 80037a2:	f04f 0000 	mov.w	r0, #0
 80037a6:	f380 8811 	msr	BASEPRI, r0
 80037aa:	4770      	bx	lr
 80037ac:	f3af 8000 	nop.w

080037b0 <pxCurrentTCBConst2>:
 80037b0:	20000288 	.word	0x20000288
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop

080037b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80037b8:	4808      	ldr	r0, [pc, #32]	@ (80037dc <prvPortStartFirstTask+0x24>)
 80037ba:	6800      	ldr	r0, [r0, #0]
 80037bc:	6800      	ldr	r0, [r0, #0]
 80037be:	f380 8808 	msr	MSP, r0
 80037c2:	f04f 0000 	mov.w	r0, #0
 80037c6:	f380 8814 	msr	CONTROL, r0
 80037ca:	b662      	cpsie	i
 80037cc:	b661      	cpsie	f
 80037ce:	f3bf 8f4f 	dsb	sy
 80037d2:	f3bf 8f6f 	isb	sy
 80037d6:	df00      	svc	0
 80037d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80037da:	bf00      	nop
 80037dc:	e000ed08 	.word	0xe000ed08

080037e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80037e6:	4b47      	ldr	r3, [pc, #284]	@ (8003904 <xPortStartScheduler+0x124>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a47      	ldr	r2, [pc, #284]	@ (8003908 <xPortStartScheduler+0x128>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d10b      	bne.n	8003808 <xPortStartScheduler+0x28>
	__asm volatile
 80037f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037f4:	f383 8811 	msr	BASEPRI, r3
 80037f8:	f3bf 8f6f 	isb	sy
 80037fc:	f3bf 8f4f 	dsb	sy
 8003800:	60fb      	str	r3, [r7, #12]
}
 8003802:	bf00      	nop
 8003804:	bf00      	nop
 8003806:	e7fd      	b.n	8003804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003808:	4b3e      	ldr	r3, [pc, #248]	@ (8003904 <xPortStartScheduler+0x124>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a3f      	ldr	r2, [pc, #252]	@ (800390c <xPortStartScheduler+0x12c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d10b      	bne.n	800382a <xPortStartScheduler+0x4a>
	__asm volatile
 8003812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003816:	f383 8811 	msr	BASEPRI, r3
 800381a:	f3bf 8f6f 	isb	sy
 800381e:	f3bf 8f4f 	dsb	sy
 8003822:	613b      	str	r3, [r7, #16]
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	e7fd      	b.n	8003826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800382a:	4b39      	ldr	r3, [pc, #228]	@ (8003910 <xPortStartScheduler+0x130>)
 800382c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	22ff      	movs	r2, #255	@ 0xff
 800383a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003844:	78fb      	ldrb	r3, [r7, #3]
 8003846:	b2db      	uxtb	r3, r3
 8003848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800384c:	b2da      	uxtb	r2, r3
 800384e:	4b31      	ldr	r3, [pc, #196]	@ (8003914 <xPortStartScheduler+0x134>)
 8003850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003852:	4b31      	ldr	r3, [pc, #196]	@ (8003918 <xPortStartScheduler+0x138>)
 8003854:	2207      	movs	r2, #7
 8003856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003858:	e009      	b.n	800386e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800385a:	4b2f      	ldr	r3, [pc, #188]	@ (8003918 <xPortStartScheduler+0x138>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	3b01      	subs	r3, #1
 8003860:	4a2d      	ldr	r2, [pc, #180]	@ (8003918 <xPortStartScheduler+0x138>)
 8003862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003864:	78fb      	ldrb	r3, [r7, #3]
 8003866:	b2db      	uxtb	r3, r3
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	b2db      	uxtb	r3, r3
 800386c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800386e:	78fb      	ldrb	r3, [r7, #3]
 8003870:	b2db      	uxtb	r3, r3
 8003872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003876:	2b80      	cmp	r3, #128	@ 0x80
 8003878:	d0ef      	beq.n	800385a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800387a:	4b27      	ldr	r3, [pc, #156]	@ (8003918 <xPortStartScheduler+0x138>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f1c3 0307 	rsb	r3, r3, #7
 8003882:	2b04      	cmp	r3, #4
 8003884:	d00b      	beq.n	800389e <xPortStartScheduler+0xbe>
	__asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	60bb      	str	r3, [r7, #8]
}
 8003898:	bf00      	nop
 800389a:	bf00      	nop
 800389c:	e7fd      	b.n	800389a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800389e:	4b1e      	ldr	r3, [pc, #120]	@ (8003918 <xPortStartScheduler+0x138>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	021b      	lsls	r3, r3, #8
 80038a4:	4a1c      	ldr	r2, [pc, #112]	@ (8003918 <xPortStartScheduler+0x138>)
 80038a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80038a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003918 <xPortStartScheduler+0x138>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80038b0:	4a19      	ldr	r2, [pc, #100]	@ (8003918 <xPortStartScheduler+0x138>)
 80038b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80038bc:	4b17      	ldr	r3, [pc, #92]	@ (800391c <xPortStartScheduler+0x13c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a16      	ldr	r2, [pc, #88]	@ (800391c <xPortStartScheduler+0x13c>)
 80038c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80038c8:	4b14      	ldr	r3, [pc, #80]	@ (800391c <xPortStartScheduler+0x13c>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a13      	ldr	r2, [pc, #76]	@ (800391c <xPortStartScheduler+0x13c>)
 80038ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80038d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80038d4:	f000 f8da 	bl	8003a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80038d8:	4b11      	ldr	r3, [pc, #68]	@ (8003920 <xPortStartScheduler+0x140>)
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80038de:	f000 f8f9 	bl	8003ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80038e2:	4b10      	ldr	r3, [pc, #64]	@ (8003924 <xPortStartScheduler+0x144>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a0f      	ldr	r2, [pc, #60]	@ (8003924 <xPortStartScheduler+0x144>)
 80038e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80038ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80038ee:	f7ff ff63 	bl	80037b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80038f2:	f7ff fd31 	bl	8003358 <vTaskSwitchContext>
	prvTaskExitError();
 80038f6:	f7ff ff19 	bl	800372c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	e000ed00 	.word	0xe000ed00
 8003908:	410fc271 	.word	0x410fc271
 800390c:	410fc270 	.word	0x410fc270
 8003910:	e000e400 	.word	0xe000e400
 8003914:	200003b4 	.word	0x200003b4
 8003918:	200003b8 	.word	0x200003b8
 800391c:	e000ed20 	.word	0xe000ed20
 8003920:	20000010 	.word	0x20000010
 8003924:	e000ef34 	.word	0xe000ef34

08003928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
	__asm volatile
 800392e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003932:	f383 8811 	msr	BASEPRI, r3
 8003936:	f3bf 8f6f 	isb	sy
 800393a:	f3bf 8f4f 	dsb	sy
 800393e:	607b      	str	r3, [r7, #4]
}
 8003940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003942:	4b10      	ldr	r3, [pc, #64]	@ (8003984 <vPortEnterCritical+0x5c>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	3301      	adds	r3, #1
 8003948:	4a0e      	ldr	r2, [pc, #56]	@ (8003984 <vPortEnterCritical+0x5c>)
 800394a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800394c:	4b0d      	ldr	r3, [pc, #52]	@ (8003984 <vPortEnterCritical+0x5c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d110      	bne.n	8003976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003954:	4b0c      	ldr	r3, [pc, #48]	@ (8003988 <vPortEnterCritical+0x60>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00b      	beq.n	8003976 <vPortEnterCritical+0x4e>
	__asm volatile
 800395e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003962:	f383 8811 	msr	BASEPRI, r3
 8003966:	f3bf 8f6f 	isb	sy
 800396a:	f3bf 8f4f 	dsb	sy
 800396e:	603b      	str	r3, [r7, #0]
}
 8003970:	bf00      	nop
 8003972:	bf00      	nop
 8003974:	e7fd      	b.n	8003972 <vPortEnterCritical+0x4a>
	}
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	20000010 	.word	0x20000010
 8003988:	e000ed04 	.word	0xe000ed04

0800398c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003992:	4b12      	ldr	r3, [pc, #72]	@ (80039dc <vPortExitCritical+0x50>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10b      	bne.n	80039b2 <vPortExitCritical+0x26>
	__asm volatile
 800399a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399e:	f383 8811 	msr	BASEPRI, r3
 80039a2:	f3bf 8f6f 	isb	sy
 80039a6:	f3bf 8f4f 	dsb	sy
 80039aa:	607b      	str	r3, [r7, #4]
}
 80039ac:	bf00      	nop
 80039ae:	bf00      	nop
 80039b0:	e7fd      	b.n	80039ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80039b2:	4b0a      	ldr	r3, [pc, #40]	@ (80039dc <vPortExitCritical+0x50>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	3b01      	subs	r3, #1
 80039b8:	4a08      	ldr	r2, [pc, #32]	@ (80039dc <vPortExitCritical+0x50>)
 80039ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80039bc:	4b07      	ldr	r3, [pc, #28]	@ (80039dc <vPortExitCritical+0x50>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d105      	bne.n	80039d0 <vPortExitCritical+0x44>
 80039c4:	2300      	movs	r3, #0
 80039c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80039ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	20000010 	.word	0x20000010

080039e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80039e0:	f3ef 8009 	mrs	r0, PSP
 80039e4:	f3bf 8f6f 	isb	sy
 80039e8:	4b15      	ldr	r3, [pc, #84]	@ (8003a40 <pxCurrentTCBConst>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	f01e 0f10 	tst.w	lr, #16
 80039f0:	bf08      	it	eq
 80039f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80039f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039fa:	6010      	str	r0, [r2, #0]
 80039fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003a04:	f380 8811 	msr	BASEPRI, r0
 8003a08:	f3bf 8f4f 	dsb	sy
 8003a0c:	f3bf 8f6f 	isb	sy
 8003a10:	f7ff fca2 	bl	8003358 <vTaskSwitchContext>
 8003a14:	f04f 0000 	mov.w	r0, #0
 8003a18:	f380 8811 	msr	BASEPRI, r0
 8003a1c:	bc09      	pop	{r0, r3}
 8003a1e:	6819      	ldr	r1, [r3, #0]
 8003a20:	6808      	ldr	r0, [r1, #0]
 8003a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a26:	f01e 0f10 	tst.w	lr, #16
 8003a2a:	bf08      	it	eq
 8003a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003a30:	f380 8809 	msr	PSP, r0
 8003a34:	f3bf 8f6f 	isb	sy
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	f3af 8000 	nop.w

08003a40 <pxCurrentTCBConst>:
 8003a40:	20000288 	.word	0x20000288
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003a44:	bf00      	nop
 8003a46:	bf00      	nop

08003a48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8003a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a52:	f383 8811 	msr	BASEPRI, r3
 8003a56:	f3bf 8f6f 	isb	sy
 8003a5a:	f3bf 8f4f 	dsb	sy
 8003a5e:	607b      	str	r3, [r7, #4]
}
 8003a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003a62:	f7ff fbbf 	bl	80031e4 <xTaskIncrementTick>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003a6c:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <xPortSysTickHandler+0x40>)
 8003a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	2300      	movs	r3, #0
 8003a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	f383 8811 	msr	BASEPRI, r3
}
 8003a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003a80:	bf00      	nop
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	e000ed04 	.word	0xe000ed04

08003a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003a90:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <vPortSetupTimerInterrupt+0x34>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003a96:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac4 <vPortSetupTimerInterrupt+0x38>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac8 <vPortSetupTimerInterrupt+0x3c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8003acc <vPortSetupTimerInterrupt+0x40>)
 8003aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa6:	099b      	lsrs	r3, r3, #6
 8003aa8:	4a09      	ldr	r2, [pc, #36]	@ (8003ad0 <vPortSetupTimerInterrupt+0x44>)
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003aae:	4b04      	ldr	r3, [pc, #16]	@ (8003ac0 <vPortSetupTimerInterrupt+0x34>)
 8003ab0:	2207      	movs	r2, #7
 8003ab2:	601a      	str	r2, [r3, #0]
}
 8003ab4:	bf00      	nop
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	e000e010 	.word	0xe000e010
 8003ac4:	e000e018 	.word	0xe000e018
 8003ac8:	2000000c 	.word	0x2000000c
 8003acc:	10624dd3 	.word	0x10624dd3
 8003ad0:	e000e014 	.word	0xe000e014

08003ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003ae4 <vPortEnableVFP+0x10>
 8003ad8:	6801      	ldr	r1, [r0, #0]
 8003ada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003ade:	6001      	str	r1, [r0, #0]
 8003ae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003ae2:	bf00      	nop
 8003ae4:	e000ed88 	.word	0xe000ed88

08003ae8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08a      	sub	sp, #40	@ 0x28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003af4:	f7ff faca 	bl	800308c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003af8:	4b5c      	ldr	r3, [pc, #368]	@ (8003c6c <pvPortMalloc+0x184>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003b00:	f000 f924 	bl	8003d4c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003b04:	4b5a      	ldr	r3, [pc, #360]	@ (8003c70 <pvPortMalloc+0x188>)
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f040 8095 	bne.w	8003c3c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d01e      	beq.n	8003b56 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003b18:	2208      	movs	r2, #8
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d015      	beq.n	8003b56 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f023 0307 	bic.w	r3, r3, #7
 8003b30:	3308      	adds	r3, #8
 8003b32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00b      	beq.n	8003b56 <pvPortMalloc+0x6e>
	__asm volatile
 8003b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b42:	f383 8811 	msr	BASEPRI, r3
 8003b46:	f3bf 8f6f 	isb	sy
 8003b4a:	f3bf 8f4f 	dsb	sy
 8003b4e:	617b      	str	r3, [r7, #20]
}
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
 8003b54:	e7fd      	b.n	8003b52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d06f      	beq.n	8003c3c <pvPortMalloc+0x154>
 8003b5c:	4b45      	ldr	r3, [pc, #276]	@ (8003c74 <pvPortMalloc+0x18c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d86a      	bhi.n	8003c3c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003b66:	4b44      	ldr	r3, [pc, #272]	@ (8003c78 <pvPortMalloc+0x190>)
 8003b68:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003b6a:	4b43      	ldr	r3, [pc, #268]	@ (8003c78 <pvPortMalloc+0x190>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003b70:	e004      	b.n	8003b7c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b74:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d903      	bls.n	8003b8e <pvPortMalloc+0xa6>
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1f1      	bne.n	8003b72 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003b8e:	4b37      	ldr	r3, [pc, #220]	@ (8003c6c <pvPortMalloc+0x184>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d051      	beq.n	8003c3c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003b98:	6a3b      	ldr	r3, [r7, #32]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2208      	movs	r2, #8
 8003b9e:	4413      	add	r3, r2
 8003ba0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	6a3b      	ldr	r3, [r7, #32]
 8003ba8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	1ad2      	subs	r2, r2, r3
 8003bb2:	2308      	movs	r3, #8
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d920      	bls.n	8003bfc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00b      	beq.n	8003be4 <pvPortMalloc+0xfc>
	__asm volatile
 8003bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd0:	f383 8811 	msr	BASEPRI, r3
 8003bd4:	f3bf 8f6f 	isb	sy
 8003bd8:	f3bf 8f4f 	dsb	sy
 8003bdc:	613b      	str	r3, [r7, #16]
}
 8003bde:	bf00      	nop
 8003be0:	bf00      	nop
 8003be2:	e7fd      	b.n	8003be0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	1ad2      	subs	r2, r2, r3
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003bf6:	69b8      	ldr	r0, [r7, #24]
 8003bf8:	f000 f90a 	bl	8003e10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c74 <pvPortMalloc+0x18c>)
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	4a1b      	ldr	r2, [pc, #108]	@ (8003c74 <pvPortMalloc+0x18c>)
 8003c08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003c74 <pvPortMalloc+0x18c>)
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8003c7c <pvPortMalloc+0x194>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d203      	bcs.n	8003c1e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003c16:	4b17      	ldr	r3, [pc, #92]	@ (8003c74 <pvPortMalloc+0x18c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a18      	ldr	r2, [pc, #96]	@ (8003c7c <pvPortMalloc+0x194>)
 8003c1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	4b13      	ldr	r3, [pc, #76]	@ (8003c70 <pvPortMalloc+0x188>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	431a      	orrs	r2, r3
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003c32:	4b13      	ldr	r3, [pc, #76]	@ (8003c80 <pvPortMalloc+0x198>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	3301      	adds	r3, #1
 8003c38:	4a11      	ldr	r2, [pc, #68]	@ (8003c80 <pvPortMalloc+0x198>)
 8003c3a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003c3c:	f7ff fa34 	bl	80030a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00b      	beq.n	8003c62 <pvPortMalloc+0x17a>
	__asm volatile
 8003c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c4e:	f383 8811 	msr	BASEPRI, r3
 8003c52:	f3bf 8f6f 	isb	sy
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	60fb      	str	r3, [r7, #12]
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	e7fd      	b.n	8003c5e <pvPortMalloc+0x176>
	return pvReturn;
 8003c62:	69fb      	ldr	r3, [r7, #28]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3728      	adds	r7, #40	@ 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20003fc4 	.word	0x20003fc4
 8003c70:	20003fd8 	.word	0x20003fd8
 8003c74:	20003fc8 	.word	0x20003fc8
 8003c78:	20003fbc 	.word	0x20003fbc
 8003c7c:	20003fcc 	.word	0x20003fcc
 8003c80:	20003fd0 	.word	0x20003fd0

08003c84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d04f      	beq.n	8003d36 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003c96:	2308      	movs	r3, #8
 8003c98:	425b      	negs	r3, r3
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	4b25      	ldr	r3, [pc, #148]	@ (8003d40 <vPortFree+0xbc>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <vPortFree+0x46>
	__asm volatile
 8003cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	60fb      	str	r3, [r7, #12]
}
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	e7fd      	b.n	8003cc6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00b      	beq.n	8003cea <vPortFree+0x66>
	__asm volatile
 8003cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd6:	f383 8811 	msr	BASEPRI, r3
 8003cda:	f3bf 8f6f 	isb	sy
 8003cde:	f3bf 8f4f 	dsb	sy
 8003ce2:	60bb      	str	r3, [r7, #8]
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	e7fd      	b.n	8003ce6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	4b14      	ldr	r3, [pc, #80]	@ (8003d40 <vPortFree+0xbc>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d01e      	beq.n	8003d36 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d11a      	bne.n	8003d36 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	4b0e      	ldr	r3, [pc, #56]	@ (8003d40 <vPortFree+0xbc>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	401a      	ands	r2, r3
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003d10:	f7ff f9bc 	bl	800308c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	4b0a      	ldr	r3, [pc, #40]	@ (8003d44 <vPortFree+0xc0>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	4a09      	ldr	r2, [pc, #36]	@ (8003d44 <vPortFree+0xc0>)
 8003d20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003d22:	6938      	ldr	r0, [r7, #16]
 8003d24:	f000 f874 	bl	8003e10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003d28:	4b07      	ldr	r3, [pc, #28]	@ (8003d48 <vPortFree+0xc4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	4a06      	ldr	r2, [pc, #24]	@ (8003d48 <vPortFree+0xc4>)
 8003d30:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003d32:	f7ff f9b9 	bl	80030a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003d36:	bf00      	nop
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	20003fd8 	.word	0x20003fd8
 8003d44:	20003fc8 	.word	0x20003fc8
 8003d48:	20003fd4 	.word	0x20003fd4

08003d4c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003d52:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8003d56:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003d58:	4b27      	ldr	r3, [pc, #156]	@ (8003df8 <prvHeapInit+0xac>)
 8003d5a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 0307 	and.w	r3, r3, #7
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00c      	beq.n	8003d80 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	3307      	adds	r3, #7
 8003d6a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f023 0307 	bic.w	r3, r3, #7
 8003d72:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8003df8 <prvHeapInit+0xac>)
 8003d7c:	4413      	add	r3, r2
 8003d7e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003d84:	4a1d      	ldr	r2, [pc, #116]	@ (8003dfc <prvHeapInit+0xb0>)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003dfc <prvHeapInit+0xb0>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	4413      	add	r3, r2
 8003d96:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003d98:	2208      	movs	r2, #8
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	1a9b      	subs	r3, r3, r2
 8003d9e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f023 0307 	bic.w	r3, r3, #7
 8003da6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4a15      	ldr	r2, [pc, #84]	@ (8003e00 <prvHeapInit+0xb4>)
 8003dac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003dae:	4b14      	ldr	r3, [pc, #80]	@ (8003e00 <prvHeapInit+0xb4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2200      	movs	r2, #0
 8003db4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003db6:	4b12      	ldr	r3, [pc, #72]	@ (8003e00 <prvHeapInit+0xb4>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	1ad2      	subs	r2, r2, r3
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003e00 <prvHeapInit+0xb4>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8003e04 <prvHeapInit+0xb8>)
 8003dda:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	4a09      	ldr	r2, [pc, #36]	@ (8003e08 <prvHeapInit+0xbc>)
 8003de2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003de4:	4b09      	ldr	r3, [pc, #36]	@ (8003e0c <prvHeapInit+0xc0>)
 8003de6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003dea:	601a      	str	r2, [r3, #0]
}
 8003dec:	bf00      	nop
 8003dee:	3714      	adds	r7, #20
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr
 8003df8:	200003bc 	.word	0x200003bc
 8003dfc:	20003fbc 	.word	0x20003fbc
 8003e00:	20003fc4 	.word	0x20003fc4
 8003e04:	20003fcc 	.word	0x20003fcc
 8003e08:	20003fc8 	.word	0x20003fc8
 8003e0c:	20003fd8 	.word	0x20003fd8

08003e10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003e18:	4b28      	ldr	r3, [pc, #160]	@ (8003ebc <prvInsertBlockIntoFreeList+0xac>)
 8003e1a:	60fb      	str	r3, [r7, #12]
 8003e1c:	e002      	b.n	8003e24 <prvInsertBlockIntoFreeList+0x14>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d8f7      	bhi.n	8003e1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	4413      	add	r3, r2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d108      	bne.n	8003e52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	441a      	add	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	441a      	add	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d118      	bne.n	8003e98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	4b15      	ldr	r3, [pc, #84]	@ (8003ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d00d      	beq.n	8003e8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	441a      	add	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	e008      	b.n	8003ea0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	e003      	b.n	8003ea0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d002      	beq.n	8003eae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003eae:	bf00      	nop
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	20003fbc 	.word	0x20003fbc
 8003ec0:	20003fc4 	.word	0x20003fc4

08003ec4 <memset>:
 8003ec4:	4402      	add	r2, r0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d100      	bne.n	8003ece <memset+0xa>
 8003ecc:	4770      	bx	lr
 8003ece:	f803 1b01 	strb.w	r1, [r3], #1
 8003ed2:	e7f9      	b.n	8003ec8 <memset+0x4>

08003ed4 <__libc_init_array>:
 8003ed4:	b570      	push	{r4, r5, r6, lr}
 8003ed6:	4d0d      	ldr	r5, [pc, #52]	@ (8003f0c <__libc_init_array+0x38>)
 8003ed8:	4c0d      	ldr	r4, [pc, #52]	@ (8003f10 <__libc_init_array+0x3c>)
 8003eda:	1b64      	subs	r4, r4, r5
 8003edc:	10a4      	asrs	r4, r4, #2
 8003ede:	2600      	movs	r6, #0
 8003ee0:	42a6      	cmp	r6, r4
 8003ee2:	d109      	bne.n	8003ef8 <__libc_init_array+0x24>
 8003ee4:	4d0b      	ldr	r5, [pc, #44]	@ (8003f14 <__libc_init_array+0x40>)
 8003ee6:	4c0c      	ldr	r4, [pc, #48]	@ (8003f18 <__libc_init_array+0x44>)
 8003ee8:	f000 f818 	bl	8003f1c <_init>
 8003eec:	1b64      	subs	r4, r4, r5
 8003eee:	10a4      	asrs	r4, r4, #2
 8003ef0:	2600      	movs	r6, #0
 8003ef2:	42a6      	cmp	r6, r4
 8003ef4:	d105      	bne.n	8003f02 <__libc_init_array+0x2e>
 8003ef6:	bd70      	pop	{r4, r5, r6, pc}
 8003ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003efc:	4798      	blx	r3
 8003efe:	3601      	adds	r6, #1
 8003f00:	e7ee      	b.n	8003ee0 <__libc_init_array+0xc>
 8003f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f06:	4798      	blx	r3
 8003f08:	3601      	adds	r6, #1
 8003f0a:	e7f2      	b.n	8003ef2 <__libc_init_array+0x1e>
 8003f0c:	08003f74 	.word	0x08003f74
 8003f10:	08003f74 	.word	0x08003f74
 8003f14:	08003f74 	.word	0x08003f74
 8003f18:	08003f78 	.word	0x08003f78

08003f1c <_init>:
 8003f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1e:	bf00      	nop
 8003f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f22:	bc08      	pop	{r3}
 8003f24:	469e      	mov	lr, r3
 8003f26:	4770      	bx	lr

08003f28 <_fini>:
 8003f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2a:	bf00      	nop
 8003f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f2e:	bc08      	pop	{r3}
 8003f30:	469e      	mov	lr, r3
 8003f32:	4770      	bx	lr
