// Seed: 424991648
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    output wor  id_2,
    input  wand id_3
);
  parameter [1 : 1] id_5 = 1;
  assign module_1.id_1 = 0;
  assign id_0 = id_1 * id_3;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    output supply0 id_7
);
  initial begin : LABEL_0
    id_0 = -1'h0 != id_3;
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_1
  );
  wire [1 : -1] id_9;
  id_10(
      id_3, id_4, 1'b0
  );
  parameter id_11 = 1;
  assign id_7 = (id_2 - 1'b0);
endmodule
