{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79994,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.72964e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.12675e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.52612e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.12675e-05,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 20.0192,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 18,
	"finish__design__instance__area__class:timing_repair_buffer": 77.5744,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 201.443,
	"finish__design__instance__count__class:multi_input_combinational_cell": 38,
	"finish__design__instance__area__class:multi_input_combinational_cell": 226.467,
	"finish__design__instance__count": 71,
	"finish__design__instance__area": 570.547,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.65784,
	"finish__clock__skew__setup": 0.00404363,
	"finish__clock__skew__hold": 0.00404363,
	"finish__timing__drv__max_slew_limit": 0.873366,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.933139,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000142634,
	"finish__power__switching__total": 4.75891e-05,
	"finish__power__leakage__total": 2.42543e-10,
	"finish__power__total": 0.000190223,
	"finish__design__io": 20,
	"finish__design__die__area": 4725.19,
	"finish__design__core__area": 4143.97,
	"finish__design__instance__count": 121,
	"finish__design__instance__area": 633.107,
	"finish__design__instance__count__stdcell": 121,
	"finish__design__instance__area__stdcell": 633.107,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.152778,
	"finish__design__instance__utilization__stdcell": 0.152778,
	"finish__design__rows": 23,
	"finish__design__rows:unithd": 23,
	"finish__design__sites": 3312,
	"finish__design__sites:unithd": 3312,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}