// Seed: 3844686232
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    output logic id_11
);
  logic id_12;
  assign id_11 = 1'b0 ? id_5 - 1 : id_10[1 : ""];
  always @(id_6 or negedge 1) begin
    id_1 = 1;
  end
  initial begin
    #1;
    SystemTFIdentifier(~id_3, 1);
  end
endmodule
