// Seed: 575410690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7,
    input supply0 id_8,
    output uwire id_9,
    input supply1 id_10,
    input wand id_11,
    input tri1 id_12,
    output uwire id_13
);
  logic [1 : -1] id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
