
---------- Begin Simulation Statistics ----------
final_tick                                  863492500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 513408                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684560                       # Number of bytes of host memory used
host_op_rate                                   944261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.45                       # Real time elapsed on the host
host_tick_rate                             1923616870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      230411                       # Number of instructions simulated
sim_ops                                        423853                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000863                       # Number of seconds simulated
sim_ticks                                   863492500                       # Number of ticks simulated
system.cpu.Branches                             50427                       # Number of branches fetched
system.cpu.committedInsts                      230411                       # Number of instructions committed
system.cpu.committedOps                        423853                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          1726985                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    1726985                       # Number of busy cycles
system.cpu.num_cc_register_reads               276674                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              166456                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        42436                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   8701                       # Number of float alu accesses
system.cpu.num_fp_insts                          8701                       # number of float instructions
system.cpu.num_fp_register_reads                12341                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                6477                       # number of times the floating registers were written
system.cpu.num_func_calls                        2643                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                415953                       # Number of integer alu accesses
system.cpu.num_int_insts                       415953                       # number of integer instructions
system.cpu.num_int_register_reads              811077                       # number of times the integer registers were read
system.cpu.num_int_register_writes             349480                       # number of times the integer registers were written
system.cpu.num_load_insts                       54424                       # Number of load instructions
system.cpu.num_mem_refs                         73919                       # number of memory refs
system.cpu.num_store_insts                      19495                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  3370      0.79%      0.79% # Class of executed instruction
system.cpu.op_class::IntAlu                    339277     80.02%     80.82% # Class of executed instruction
system.cpu.op_class::IntMult                       34      0.01%     80.82% # Class of executed instruction
system.cpu.op_class::IntDiv                      2083      0.49%     81.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                     584      0.14%     81.45% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.45% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.01%     81.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                      552      0.13%     81.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1331      0.31%     81.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1298      0.31%     82.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1303      0.31%     82.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     82.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     82.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.04%     82.56% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     82.56% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     82.56% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     82.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  12      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     82.57% # Class of executed instruction
system.cpu.op_class::MemRead                    52877     12.47%     95.04% # Class of executed instruction
system.cpu.op_class::MemWrite                   18035      4.25%     99.29% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1547      0.36%     99.66% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1460      0.34%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     423981                       # Class of executed instruction
system.cpu.workload.numSyscalls                    49                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        15811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        32946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data        58040                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            58040                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        58040                       # number of overall hits
system.cpu.dcache.overall_hits::total           58040                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        15808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15808                       # number of overall misses
system.cpu.dcache.overall_misses::total         15808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    397386500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    397386500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    397386500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    397386500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        73848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        73848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        73848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        73848                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.214061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.214061                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.214061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.214061                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25138.316043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25138.316043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25138.316043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25138.316043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10729                       # number of writebacks
system.cpu.dcache.writebacks::total             10729                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        15808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15808                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    381578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    381578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    381578500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    381578500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.214061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.214061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.214061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.214061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24138.316043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24138.316043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24138.316043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24138.316043                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15792                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        41783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           41783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    313471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    313471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        54369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        54369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.231492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.231492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24906.324488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24906.324488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    300885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    300885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.231492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.231492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23906.324488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23906.324488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        16257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          16257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     83915500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     83915500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        19479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        19479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.165409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26044.537554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26044.537554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     80693500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     80693500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.165409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25044.537554                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25044.537554                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.975700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               73848                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.671559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.975700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            163504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           163504                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       54432                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       19495                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           213                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            41                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       304186                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           304186                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       304186                       # number of overall hits
system.cpu.icache.overall_hits::total          304186                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1327                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1327                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1327                       # number of overall misses
system.cpu.icache.overall_misses::total          1327                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    103925500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103925500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    103925500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103925500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       305513                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       305513                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       305513                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       305513                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78316.126601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78316.126601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78316.126601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78316.126601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu.icache.writebacks::total                19                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1327                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1327                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1327                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1327                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102598500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102598500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102598500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102598500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004344                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004344                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004344                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004344                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77316.126601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77316.126601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77316.126601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77316.126601                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       304186                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          304186                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1327                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1327                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    103925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       305513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       305513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78316.126601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78316.126601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1327                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1327                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102598500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102598500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77316.126601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77316.126601                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           718.174266                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              305513                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1327                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            230.228335                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   718.174266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.175336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.175336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2         1183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            612353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           612353                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      305581                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           232                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    863492500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                13040                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13040                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data               13040                       # number of overall hits
system.l2.overall_hits::total                   13040                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1327                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2768                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4095                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1327                       # number of overall misses
system.l2.overall_misses::.cpu.data              2768                       # number of overall misses
system.l2.overall_misses::total                  4095                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    211459000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        312042500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100583500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    211459000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       312042500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15808                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17135                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15808                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17135                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.175101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.238985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.175101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.238985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75797.663904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76394.147399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76200.854701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75797.663904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76394.147399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76200.854701                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4095                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4095                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87313500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    183779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    271092500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87313500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    183779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    271092500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.175101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.238985                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.175101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238985                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65797.663904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66394.147399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66200.854701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65797.663904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66394.147399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66200.854701                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10729                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10729                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10729                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10729                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           19                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               19                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           19                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           19                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2621                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     45134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.186530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.186530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75099.001664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75099.001664                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     39124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.186530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.186530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65099.001664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65099.001664                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100583500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100583500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75797.663904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75797.663904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87313500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87313500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65797.663904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65797.663904                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    166324500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    166324500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.172175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76753.345639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76753.345639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    144654500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    144654500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.172175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.172175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66753.345639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66753.345639                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2357.100046                       # Cycle average of tags in use
system.l2.tags.total_refs                       32946                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4095                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.045421                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       720.398405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1636.701640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.099896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.143866                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.249939                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     37041                       # Number of tag accesses
system.l2.tags.data_accesses                    37041                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8410                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4095                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4095                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4095                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  262080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    303.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     863160500                       # Total gap between requests
system.mem_ctrls.avgGap                     210784.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       177152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 98354067.927631109953                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 205157543.348668366671                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1327                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2768                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33135250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     70811750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24970.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25582.28                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       177152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        262080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1327                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2768                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4095                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     98354068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    205157543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        303511611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     98354068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     98354068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     98354068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    205157543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       303511611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4095                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                27165750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              20475000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          103947000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6633.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25383.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3215                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   298.764638                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   178.655181                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   322.163603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          308     35.36%     35.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          251     28.82%     64.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           77      8.84%     73.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           52      5.97%     78.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           35      4.02%     83.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           17      1.95%     84.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           18      2.07%     87.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      1.84%     88.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           97     11.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                262080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              303.511611                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3284400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1719135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       14915460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    309477510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     70968480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     467975385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.956514                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    181446500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     28600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    653446000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2998800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1586310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14322840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    318473250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     63393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     468384720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   542.430560                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    161976000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     28600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    672916500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3494                       # Transaction distribution
system.membus.trans_dist::ReadExReq               601                       # Transaction distribution
system.membus.trans_dist::ReadExResp              601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3494                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         8190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         8190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   8190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       262080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       262080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  262080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4095                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4095    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4095                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             4124000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21744000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             13913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           19                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1327                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2673                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        47408                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 50081                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1698368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1784512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17135                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17135    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17135                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    863492500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           27221000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1990500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23712000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
