// Seed: 1373803988
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  bit id_3, id_4;
  id_5 :
  assert property (@(posedge id_4) -1) #1 id_4 <= #1 id_3;
  supply1 id_6;
  wire id_7;
  id_8(
      - !id_6
  );
  wire id_9 = 1;
  bit id_10, id_11;
  final
    if (-1) id_3 = id_10;
    else id_3 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  always id_7 = -1 + 1;
  bit id_13;
  module_0 modCall_1 (
      id_3,
      id_13
  );
  always begin : LABEL_0
    id_3 <= id_13;
  end
endmodule
