
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 666937 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 8922851 heartbeat IPC: 1.12072 cumulative IPC: 1.09013 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18278546 heartbeat IPC: 1.06887 cumulative IPC: 1.07883 (Simulation time: 0 hr 1 min 28 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 27432309 heartbeat IPC: 1.09245 cumulative IPC: 1.08349 (Simulation time: 0 hr 2 min 10 sec) 
Finished CPU 0 instructions: 29000001 cycles: 26765373 cumulative IPC: 1.08349 (Simulation time: 0 hr 2 min 10 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08349 instructions: 29000001 cycles: 26765373
L1D TOTAL     ACCESS:   17553096  HIT:   17389418  MISS:     163678
L1D LOAD      ACCESS:    9284809  HIT:    9278046  MISS:       6763
L1D RFO       ACCESS:    2536089  HIT:    2505128  MISS:      30961
L1D PREFETCH  ACCESS:    5732198  HIT:    5606244  MISS:     125954
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9694208  ISSUED:    9580858  USEFUL:     125487  USELESS:       5166
L1I TOTAL     ACCESS:    7402099  HIT:    7401768  MISS:        331
L1I LOAD      ACCESS:    7402099  HIT:    7401768  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     252108  HIT:     158999  MISS:      93109
L2C LOAD      ACCESS:       7077  HIT:       6084  MISS:        993
L2C RFO       ACCESS:      29657  HIT:        160  MISS:      29497
L2C PREFETCH  ACCESS:     129637  HIT:      67022  MISS:      62615
L2C WRITEBACK ACCESS:      85737  HIT:      85733  MISS:          4
L2C PREFETCH  REQUESTED:       2883  ISSUED:       2883  USEFUL:       1258  USELESS:      61383
LLC TOTAL     ACCESS:     178351  HIT:      91187  MISS:      87164
LLC LOAD      ACCESS:        980  HIT:        412  MISS:        568
LLC RFO       ACCESS:      29497  HIT:         33  MISS:      29464
LLC PREFETCH  ACCESS:      62629  HIT:       5499  MISS:      57130
LLC WRITEBACK ACCESS:      85245  HIT:      85243  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        244  USELESS:      37962
Major fault: 0 Minor fault: 1068
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      59236  ROW_BUFFER_MISS:      27921
 DBUS_CONGESTED:      59983
 WQ ROW_BUFFER_HIT:      20470  ROW_BUFFER_MISS:      36159  FULL:          0

 AVG_CONGESTED_CYCLE: 14
