Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Aug 11 16:16:23 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file watch_top_timing_summary_routed.rpt -pb watch_top_timing_summary_routed.pb -rpx watch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : watch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.086        0.000                      0                   72        0.154        0.000                      0                   72        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.086        0.000                      0                   72        0.154        0.000                      0                   72        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 2.311ns (46.592%)  route 2.649ns (53.408%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.667 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.784 r  cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.107 r  cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.107    cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X60Y22         FDCE                                         r  cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  cnt_sysclk_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 2.227ns (45.672%)  route 2.649ns (54.328%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.667 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.784 r  cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.023 r  cnt_sysclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.023    cnt_sysclk_reg[24]_i_1_n_5
    SLICE_X60Y22         FDCE                                         r  cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  cnt_sysclk_reg[26]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 2.207ns (45.448%)  route 2.649ns (54.552%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.667 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.784 r  cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.003 r  cnt_sysclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.003    cnt_sysclk_reg[24]_i_1_n_7
    SLICE_X60Y22         FDCE                                         r  cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  cnt_sysclk_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.194ns (45.302%)  route 2.649ns (54.698%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.667 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.990 r  cnt_sysclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.990    cnt_sysclk_reg[20]_i_1_n_6
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[21]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.186ns (45.211%)  route 2.649ns (54.789%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.667 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.982 r  cnt_sysclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.982    cnt_sysclk_reg[20]_i_1_n_4
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[23]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.110ns (44.336%)  route 2.649ns (55.664%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.667 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.906 r  cnt_sysclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.906    cnt_sysclk_reg[20]_i_1_n_5
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[22]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    cnt_sysclk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.090ns (44.101%)  route 2.649ns (55.899%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.667 r  cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.886 r  cnt_sysclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.886    cnt_sysclk_reg[20]_i_1_n_7
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  cnt_sysclk_reg[20]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    cnt_sysclk_reg[20]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 2.077ns (43.948%)  route 2.649ns (56.053%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.873 r  cnt_sysclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.873    cnt_sysclk_reg[16]_i_1_n_6
    SLICE_X60Y20         FDCE                                         r  cnt_sysclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  cnt_sysclk_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.109    15.196    cnt_sysclk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 2.069ns (43.852%)  route 2.649ns (56.148%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.865 r  cnt_sysclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.865    cnt_sysclk_reg[16]_i_1_n_4
    SLICE_X60Y20         FDCE                                         r  cnt_sysclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  cnt_sysclk_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.109    15.196    cnt_sysclk_reg[19]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_sysclk_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.993ns (42.933%)  route 2.649ns (57.067%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           1.187     6.853    cnt_sysclk_reg[8]
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.977 f  sec[5]_i_5/O
                         net (fo=2, routed)           0.413     7.389    sec[5]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  min[5]_i_3/O
                         net (fo=25, routed)          1.049     8.562    min[5]_i_3_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.686 r  cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.686    cnt_sysclk[0]_i_6_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.199 r  cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.316    cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.550 r  cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.789 r  cnt_sysclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.789    cnt_sysclk_reg[16]_i_1_n_5
    SLICE_X60Y20         FDCE                                         r  cnt_sysclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  cnt_sysclk_reg[18]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.109    15.196    cnt_sysclk_reg[18]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  sec_reg[3]/Q
                         net (fo=12, routed)          0.101     1.706    sec_reg_n_0_[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.751 r  sec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.751    sec[0]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  sec_reg[0]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.120     1.597    sec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          0.132     1.738    fnd/clk_div_reg[16]
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.048     1.786 r  fnd/digit_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    fnd/digit_value_0[1]
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     1.977    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.105     1.583    fnd/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          0.133     1.739    fnd/clk_div_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  fnd/digit_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    fnd/digit_value_0[2]
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     1.977    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092     1.570    fnd/digit_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.180%)  route 0.170ns (47.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sec_reg[3]/Q
                         net (fo=12, routed)          0.170     1.776    sec_reg_n_0_[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  sec[5]_i_2/O
                         net (fo=1, routed)           0.000     1.821    sec[5]_i_2_n_0
    SLICE_X60Y23         FDCE                                         r  sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  sec_reg[5]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.599    sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.889%)  route 0.172ns (48.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sec_reg[3]/Q
                         net (fo=12, routed)          0.172     1.778    sec_reg_n_0_[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    sec[4]_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  sec_reg[4]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120     1.598    sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  sec_reg[0]/Q
                         net (fo=8, routed)           0.141     1.769    sec_reg_n_0_[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.814 r  sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    sec[2]_i_1_n_0
    SLICE_X61Y24         FDCE                                         r  sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_reg[2]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092     1.569    sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.114%)  route 0.185ns (49.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          0.185     1.791    fnd/clk_div_reg[16]
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.836 r  fnd/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    fnd/digit_value_0[0]
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.850     1.977    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     1.591    fnd/digit_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.496%)  route 0.155ns (45.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  min_reg[1]/Q
                         net (fo=9, routed)           0.155     1.762    min_reg_n_0_[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  min[5]_i_2/O
                         net (fo=1, routed)           0.000     1.807    min[5]_i_2_n_0
    SLICE_X62Y23         FDCE                                         r  min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  min_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.482%)  route 0.155ns (45.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  min_reg[2]/Q
                         net (fo=10, routed)          0.155     1.763    min_reg_n_0_[2]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  min[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    min[2]_i_1_n_0
    SLICE_X62Y26         FDCE                                         r  min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  min_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.092     1.558    min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  min_reg[1]/Q
                         net (fo=9, routed)           0.156     1.763    min_reg_n_0_[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    min[4]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  min_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.091     1.557    min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   cnt_sysclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   cnt_sysclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   cnt_sysclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   cnt_sysclk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   cnt_sysclk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   cnt_sysclk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   cnt_sysclk_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   cnt_sysclk_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_sysclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_sysclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_sysclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   cnt_sysclk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnt_sysclk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 4.314ns (57.137%)  route 3.236ns (42.863%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.174     6.769    fnd/digit_value[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.153     6.922 r  fnd/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.062     8.984    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.705    12.689 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.689    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.336ns (57.565%)  route 3.197ns (42.435%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.334     6.930    fnd/dec/digit_value[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862     8.944    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    12.672 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.672    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.342ns (58.975%)  route 3.020ns (41.025%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.342     6.938    fnd/dec/digit_value[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.146     7.084 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.761    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.501 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.501    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 4.100ns (56.158%)  route 3.201ns (43.842%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.334     6.930    fnd/dec/digit_value[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.054 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.920    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.440 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.440    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 4.111ns (57.071%)  route 3.093ns (42.929%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.174     6.769    fnd/dec/digit_value[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  fnd/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919     8.812    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.343 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.343    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.456ns (62.346%)  route 2.691ns (37.654%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           1.017     6.576    fnd/dec/digit_value[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.322     6.898 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.571    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.286 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.286    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 4.115ns (57.771%)  route 3.008ns (42.229%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.342     6.938    fnd/dec/digit_value[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.062 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.727    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.262 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.262    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.057ns  (logic 4.333ns (61.402%)  route 2.724ns (38.598%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fnd/clk_div_reg[15]/Q
                         net (fo=11, routed)          1.026     6.621    fnd/clk_div_reg[15]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.773 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.698     8.471    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.196 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.196    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 4.083ns (58.674%)  route 2.876ns (41.326%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          1.008     6.604    fnd/clk_div_reg[16]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.728 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.595    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.098 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.098    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 4.244ns (61.269%)  route 2.683ns (38.731%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.139    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           1.017     6.576    fnd/dec/digit_value[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.872 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.537    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.066 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.066    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.397ns (75.310%)  route 0.458ns (24.690%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          0.132     1.738    fnd/clk_div_reg[16]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.109    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.321 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.321    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.422ns (70.366%)  route 0.599ns (29.634%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.266     1.872    fnd/dec/digit_value[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.917 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.250    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.486 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.486    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.416ns (69.861%)  route 0.611ns (30.139%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.278     1.884    fnd/dec/digit_value[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.262    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.492 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.492    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.463ns (70.707%)  route 0.606ns (29.293%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.278     1.884    fnd/dec/digit_value[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.044     1.928 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.256    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.534 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.534    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.452ns (69.966%)  route 0.623ns (30.034%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  fnd/clk_div_reg[15]/Q
                         net (fo=11, routed)          0.272     1.878    fnd/clk_div_reg[15]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.044     1.922 r  fnd/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.274    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.267     3.541 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.541    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.407ns (67.723%)  route 0.671ns (32.277%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.265     1.871    fnd/dec/digit_value[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.916 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.322    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.543 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.543    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.489ns (71.491%)  route 0.594ns (28.509%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.266     1.872    fnd/dec/digit_value[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.046     1.918 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.246    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.548 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.548    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.390ns (64.822%)  route 0.754ns (35.178%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  fnd/clk_div_reg[15]/Q
                         net (fo=11, routed)          0.332     1.938    fnd/clk_div_reg[15]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.983 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.405    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.610 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.610    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.467ns (68.210%)  route 0.683ns (31.790%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.265     1.871    fnd/dec/digit_value[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.047     1.918 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.337    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.279     3.615 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.615    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.473ns (66.993%)  route 0.726ns (33.007%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.582     1.465    fnd/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  fnd/clk_div_reg[16]/Q
                         net (fo=11, routed)          0.378     1.984    fnd/clk_div_reg[16]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.046     2.030 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.378    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.664 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.664    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.114ns  (logic 1.441ns (23.573%)  route 4.673ns (76.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.673     6.114    reset_p_IBUF
    SLICE_X62Y26         FDCE                                         f  min_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  min_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.114ns  (logic 1.441ns (23.573%)  route 4.673ns (76.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.673     6.114    reset_p_IBUF
    SLICE_X62Y26         FDCE                                         f  min_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  min_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            fnd/digit_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.441ns (24.119%)  route 4.534ns (75.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.534     5.976    fnd/reset_p_IBUF
    SLICE_X62Y25         FDCE                                         f  fnd/digit_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.502     4.843    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            fnd/digit_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.441ns (24.119%)  route 4.534ns (75.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.534     5.976    fnd/reset_p_IBUF
    SLICE_X62Y25         FDCE                                         f  fnd/digit_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.502     4.843    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            fnd/digit_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.441ns (24.119%)  route 4.534ns (75.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.534     5.976    fnd/reset_p_IBUF
    SLICE_X62Y25         FDCE                                         f  fnd/digit_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.502     4.843    fnd/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  fnd/digit_value_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.823ns  (logic 1.441ns (24.750%)  route 4.382ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.382     5.823    reset_p_IBUF
    SLICE_X60Y24         FDCE                                         f  sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.501     4.842    clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  sec_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.823ns  (logic 1.441ns (24.750%)  route 4.382ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.382     5.823    reset_p_IBUF
    SLICE_X61Y24         FDCE                                         f  sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.501     4.842    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.823ns  (logic 1.441ns (24.750%)  route 4.382ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.382     5.823    reset_p_IBUF
    SLICE_X61Y24         FDCE                                         f  sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.501     4.842    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            sec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.823ns  (logic 1.441ns (24.750%)  route 4.382ns (75.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.382     5.823    reset_p_IBUF
    SLICE_X61Y24         FDCE                                         f  sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.501     4.842    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            fnd/digit_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.441ns (24.853%)  route 4.358ns (75.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          4.358     5.799    fnd/reset_p_IBUF
    SLICE_X62Y24         FDCE                                         f  fnd/digit_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.502     4.843    fnd/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  fnd/digit_value_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.040%)  route 1.397ns (86.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.397     1.607    reset_p_IBUF
    SLICE_X60Y17         FDCE                                         f  cnt_sysclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  cnt_sysclk_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.040%)  route 1.397ns (86.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.397     1.607    reset_p_IBUF
    SLICE_X60Y17         FDCE                                         f  cnt_sysclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  cnt_sysclk_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.040%)  route 1.397ns (86.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.397     1.607    reset_p_IBUF
    SLICE_X60Y17         FDCE                                         f  cnt_sysclk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  cnt_sysclk_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.040%)  route 1.397ns (86.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.397     1.607    reset_p_IBUF
    SLICE_X60Y17         FDCE                                         f  cnt_sysclk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  cnt_sysclk_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.210ns (12.692%)  route 1.441ns (87.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.441     1.651    reset_p_IBUF
    SLICE_X60Y16         FDCE                                         f  cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.210ns (12.692%)  route 1.441ns (87.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.441     1.651    reset_p_IBUF
    SLICE_X60Y16         FDCE                                         f  cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  cnt_sysclk_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.210ns (12.692%)  route 1.441ns (87.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.441     1.651    reset_p_IBUF
    SLICE_X60Y16         FDCE                                         f  cnt_sysclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  cnt_sysclk_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.210ns (12.692%)  route 1.441ns (87.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.441     1.651    reset_p_IBUF
    SLICE_X60Y16         FDCE                                         f  cnt_sysclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  cnt_sysclk_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.210ns (12.546%)  route 1.461ns (87.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.461     1.670    reset_p_IBUF
    SLICE_X60Y18         FDCE                                         f  cnt_sysclk_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.210ns (12.546%)  route 1.461ns (87.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=43, routed)          1.461     1.670    reset_p_IBUF
    SLICE_X60Y18         FDCE                                         f  cnt_sysclk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnt_sysclk_reg[11]/C





