<?xml version='1.0'?>
<island simulinkPath='DF_fixp16_alu_av/FOC/FL_fixp16' topLevelEntity='DF_fixp16_alu_av_FOC_FL_fixp16'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_dv_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_dv_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='dv' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_dc_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_dc_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='dc' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_valid_in_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_3_valid_in_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='valid_in' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_axis_in_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_4_axis_in_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='axis_in' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_Iu_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_5_Iu_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='Iu' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_Iw_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_Iw_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='Iw' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_Torque_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_7_Torque_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='Torque' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_IntegralQ_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_8_IntegralQ_in_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='IntegralQ_in' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_IntegralD_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_9_IntegralD_in_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='IntegralD_in' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_phi_el_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_10_phi_el_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='phi_el' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_11_Kp_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_11_Kp_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='Kp' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_12_Ki_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_12_Ki_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='Ki' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_13_I_Sat_Limit_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_13_I_Sat_Limit_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='I_Sat_Limit' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_14_Max_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_14_Max_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelIn2.stm' highLevelName='Max' highLevelIndex='14' vector='0' complex='0'/>
    <port name='out_1_qv_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_qv_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='qv' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_qc_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_qc_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='qc' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_valid_out_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_3_valid_out_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='valid_out' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_axis_out_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_4_axis_out_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='axis_out' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_Valpha_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_5_Valpha_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='Valpha' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_Vbeta_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_6_Vbeta_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='Vbeta' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_IntegralD_out_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_7_IntegralD_out_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='IntegralD_out' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_8_IntegralQ_out_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_8_IntegralQ_out_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='IntegralQ_out' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_9_Iq_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_9_Iq_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='Iq' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_10_Id_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_10_Id_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='Id' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_11_uvw_0_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_11_uvw_0_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='uvw' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_11_uvw_1_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_11_uvw_1_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='uvw' highLevelIndex='11' vector='1' complex='0'/>
    <port name='out_11_uvw_2_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_11_uvw_2_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='uvw' highLevelIndex='11' vector='2' complex='0'/>
    <port name='out_12_ready_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_12_ready_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_FL_fixp16_ChannelOut1_vunroll_x.stm' highLevelName='ready' highLevelIndex='12' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
