// Generated by CIRCT firtool-1.56.0
module SimTop(	// @[<stdin>:92:3]
  input         clock,	// @[<stdin>:93:11]
                reset,	// @[<stdin>:94:11]
  input  [31:0] io_inst,	// @[playground/src/SimTop.scala:6:14]
  output [31:0] io_pc,	// @[playground/src/SimTop.scala:6:14]
                io_result,	// @[playground/src/SimTop.scala:6:14]
  output        io_wen,	// @[playground/src/SimTop.scala:6:14]
  output [31:0] io_imm	// @[playground/src/SimTop.scala:6:14]
);

  wire [31:0] _alu_io_result;	// @[playground/src/SimTop.scala:79:18]
  wire [31:0] _RegFile_io_rdata1;	// @[playground/src/SimTop.scala:71:21]
  wire [31:0] _RegFile_io_rdata2;	// @[playground/src/SimTop.scala:71:21]
  reg  [31:0] pc;	// @[playground/src/SimTop.scala:15:17]
  wire        alu_op_0 = {io_inst[14:12], io_inst[6:0]} == 10'h13;	// @[playground/src/SimTop.scala:32:23]
  wire        Isa_ebreak = io_inst == 32'h100073;	// @[playground/src/SimTop.scala:33:23]
  wire [31:0] Imm =
    alu_op_0 | Isa_ebreak
      ? {{12{io_inst[19]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}
      : 32'h0;	// @[playground/src/Bundle.scala:32:{10,15,37}, playground/src/SimTop.scala:23:19, :25:{39,54,66}, :32:23, :33:23, :39:30, :44:40]
  always @(posedge clock) begin	// @[<stdin>:93:11]
    if (reset)	// @[<stdin>:93:11]
      pc <= 32'h80000000;	// @[playground/src/SimTop.scala:15:17]
    else	// @[<stdin>:93:11]
      pc <= pc + 32'h4;	// @[playground/src/SimTop.scala:15:17, :16:9]
  end // always @(posedge)
  singal_ebreak singal_ebreak (	// @[playground/src/SimTop.scala:34:27]
    .clock (clock),
    .flag  (Isa_ebreak)	// @[playground/src/SimTop.scala:33:23]
  );
  RegFile RegFile (	// @[playground/src/SimTop.scala:71:21]
    .clock     (clock),
    .reset     (reset),
    .io_waddr  (io_inst[11:7]),	// @[playground/src/SimTop.scala:22:42]
    .io_wdata  (_alu_io_result),	// @[playground/src/SimTop.scala:79:18]
    .io_raddr1 (io_inst[19:15]),	// @[playground/src/SimTop.scala:27:23]
    .io_raddr2 (io_inst[24:20]),	// @[playground/src/SimTop.scala:26:23]
    .io_wen    (alu_op_0),	// @[playground/src/SimTop.scala:32:23]
    .io_rdata1 (_RegFile_io_rdata1),
    .io_rdata2 (_RegFile_io_rdata2)
  );
  Alu alu (	// @[playground/src/SimTop.scala:79:18]
    .io_op     ({11'h0, alu_op_0}),	// @[playground/src/SimTop.scala:32:23, :83:23]
    .io_src1   (_RegFile_io_rdata1),	// @[playground/src/SimTop.scala:71:21]
    .io_src2   (alu_op_0 ? Imm : _RegFile_io_rdata2),	// @[playground/src/SimTop.scala:32:23, :44:40, :71:21, :81:15]
    .io_result (_alu_io_result)
  );
  assign io_pc = pc;	// @[<stdin>:92:3, playground/src/SimTop.scala:15:17]
  assign io_result = _alu_io_result;	// @[<stdin>:92:3, playground/src/SimTop.scala:79:18]
  assign io_wen = alu_op_0;	// @[<stdin>:92:3, playground/src/SimTop.scala:32:23]
  assign io_imm = Imm;	// @[<stdin>:92:3, playground/src/SimTop.scala:44:40]
endmodule

