<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'canny_edge/in_stream_TLAST' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:22.223+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'canny_edge/in_stream_TUSER' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:22.192+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:03.864+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit29635_' to 'Block_Mat_exit29635_s'." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:03.826+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:01.784+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.474+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.457+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:182)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.441+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:182)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.413+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:182)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.394+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:182)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.378+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:182)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.358+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:182)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.341+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:76)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.326+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:76)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.304+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:76)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.289+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:76)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.270+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:76)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.252+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:76)." projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.238+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit29635_proc' to 'Block_Mat.exit29635_' (canny/canny_edge.cpp:291:22)" projectName="canny" solutionName="solution1" date="2018-07-26T12:35:00.220+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'gradient_decomposition' to 'gradient_decompositi' (canny/canny_edge.cpp:25:36)" projectName="canny" solutionName="solution1" date="2018-07-26T12:34:59.532+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate&lt;1080, 1920, 0, 0>' to 'Duplicate' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:617:50)" projectName="canny" solutionName="solution1" date="2018-07-26T12:34:59.518+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>' to 'Filter2D' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)" projectName="canny" solutionName="solution1" date="2018-07-26T12:34:59.495+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:2591:1)" projectName="canny" solutionName="solution1" date="2018-07-26T12:34:59.480+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:2591:1)" projectName="canny" solutionName="solution1" date="2018-07-26T12:34:59.460+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 10 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:57.008+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:56.891+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (canny/canny_edge.cpp:324) in function 'canny_edge': cannot completely unroll a loop with a variable trip count." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:55.546+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.93': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.838+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.91': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.553+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.89': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.542+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.87': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.531+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.85': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.519+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.79': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.504+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.82': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.487+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.80': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.469+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.74': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.453+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.31': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.437+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.3' (canny/canny_edge.cpp:280)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.422+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.2' (canny/canny_edge.cpp:280)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.404+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.1' (canny/canny_edge.cpp:280)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.385+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V' (canny/canny_edge.cpp:280)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.366+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (canny/canny_edge.cpp:265)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.347+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (canny/canny_edge.cpp:265)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.330+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_gd.data_stream.V' (canny/canny_edge.cpp:286)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.313+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src2.data_stream.V' (canny/canny_edge.cpp:283)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.296+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (canny/canny_edge.cpp:282)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.277+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'canny_edges.data_stream.V' (canny/canny_edge.cpp:289)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.260+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'suppressed.data_stream.V' (canny/canny_edge.cpp:287)." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:54.242+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.565+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.554+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.542+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.532+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.521+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.511+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.501+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.491+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.481+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.471+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.461+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.451+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.440+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.429+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.418+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:43.404+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.572+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.559+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.545+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.532+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.518+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.504+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.491+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.478+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.465+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-07-26T12:34:41.451+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-07-26T12:38:19.111+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;AXI_LITE_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-07-26T12:38:19.061+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_2_fu_142_reg[14]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:51.536+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_2_fu_142_reg[15]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:46.558+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_fu_138_reg[14]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:46.537+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_fu_138_reg[15]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:46.517+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[11]) is unused and will be removed from module Sobel_1.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 848.570 ; gain = 547.445&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Block_Mat_exit29635_s        | (A2*B2)'                        | 20     | 10     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|Sobel                        | (-C'+(A''*(B:0x0)'')'+1-1)'     | 11     | 2      | 8      | -      | 11     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                        | (PCIN+(A''*(B:0x1)'')')'        | 11     | 2      | -      | -      | 11     | 2    | 2    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                        | (C+(A''*(B:0x3fffe)'')')'       | 12     | 3      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                        | (PCIN+(A''*B'')')'              | 12     | 12     | -      | -      | 12     | 2    | 2    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                        | (C'+(A''*(B:0x3ffff)'')')'      | 10     | 2      | 9      | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                        | (C+(A''*B2)')'                  | 11     | 11     | 10     | -      | 11     | 2    | 1    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                      | (-C'+(A''*(B:0x3fffe)'')'+1-1)' | 11     | 2      | 8      | -      | 11     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                      | (PCIN+(A''*(B:0x3ffff)'')')'    | 11     | 2      | -      | -      | 11     | 2    | 2    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                      | (C+(A''*(B:0x0)'')')'           | 12     | 3      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                      | (PCIN+(A''*B2)')'               | 12     | 12     | -      | -      | 12     | 2    | 1    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                      | (C'+(A''*(B:0x1)'')')'          | 10     | 2      | 9      | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                      | (C+(A''*B'')')'                 | 11     | 11     | 10     | -      | 11     | 2    | 2    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|canny_edge_mul_muqcK_DSP48_7 | (A2*B2)'                        | 11     | 9      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;+-----------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 934.766 ; gain = 633.641&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 981.777 ; gain = 680.652&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Final Mapping  Report&#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:46.497+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[11]) is unused and will be removed from module Sobel." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:31.390+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]) is unused and will be removed from module fifo_w16_d1_A." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:31.369+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (element_gd_s_fu_134_reg[15]) is unused and will be removed from module hysteresis." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:26.324+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Loop_2_proc." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.755+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module hysteresis." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.728+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_1_fu_160_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.699+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_1_fu_160_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.676+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_1_fu_144_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.655+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_1_fu_144_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.627+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_1_1_1_fu_152_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.605+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_1_1_1_fu_152_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.576+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_fu_156_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.549+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_fu_156_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.522+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp1_s_fu_128_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.497+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp1_s_fu_128_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.471+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_fu_140_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.446+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_fu_140_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.420+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.397+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module gradient_decompositi." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.374+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Sobel_1." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.352+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Sobel." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.328+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Duplicate." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.303+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Loop_1_proc." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.280+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.252+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.231+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.209+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.187+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.166+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.143+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.117+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.093+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:640]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.066+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:640]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.044+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:986]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.021+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:986]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:21.000+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:986]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.975+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:986]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.954+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:623]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.934+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:623]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.913+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:589]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.892+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:589]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.871+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:572]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.851+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:572]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.830+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.805+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.785+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.765+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.743+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.722+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.701+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_5_fu_166_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:967]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.679+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_0_1_cast_reg_1381_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:798]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.658+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_0_2_cast_reg_1386_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:799]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.637+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_8_reg_1676_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:843]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.617+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_1664_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:838]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.595+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_2_cast_reg_1401_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:803]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.577+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_1_fu_150_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:964]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.554+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_1_cast_reg_1391_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:801]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.533+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_3_fu_158_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:966]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.509+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_9_reg_1696_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:980]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.489+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_1670_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:836]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.467+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.444+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.416+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.395+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.373+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.352+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.331+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.310+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.289+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:623]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.268+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:572]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.248+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.228+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.208+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.187+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.167+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.147+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.127+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.104+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.084+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.062+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.042+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:20.021+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:19.998+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:19.978+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:19.126+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_4_reg_167_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Duplicate.v:153]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.985+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_reg_169_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_1_proc.v:243]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.846+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]&#xD;&#xA;DSP Report: Generating DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.&#xD;&#xA;DSP Report: register B is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg.&#xD;&#xA;DSP Report: register canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/b_reg_reg is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg.&#xD;&#xA;DSP Report: register canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg.&#xD;&#xA;DSP Report: operator canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg." projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.705+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.683+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.663+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.640+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.618+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.598+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:87]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.578+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[7] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.557+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.537+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.516+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.496+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.475+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.454+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.433+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.413+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_361_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:456]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.392+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.371+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:19]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.349+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_V_reg_897_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:387]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.290+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_t_V_2_reg_253_reg' and it is trimmed from '32' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:343]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.270+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp0_s_fu_130_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:409]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.253+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_V_reg_850_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:378]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.238+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp0_s_fu_132_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:400]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.218+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_176_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:297]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.202+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_320_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:773]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.186+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1588_reg' and it is trimmed from '13' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:852]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.172+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ult_reg_1439_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:895]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.154+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1624_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:861]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.137+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1618_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:860]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.120+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:441]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.104+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.088+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.073+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.056+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.041+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.026+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:18.006+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.988+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.972+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.955+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.937+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.918+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.904+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.886+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.872+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.855+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.839+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.822+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:33]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.808+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_4_reg_167_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Duplicate.v:153]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.790+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_reg_169_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_1_proc.v:243]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.776+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.761+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.747+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:19]" projectName="canny" solutionName="solution1" date="2018-07-26T12:37:17.729+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[22]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:59.046+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[23]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:59.034+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[24]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:59.021+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[25]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:59.007+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[26]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.994+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[27]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.981+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[28]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.965+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[29]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.952+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[30]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.939+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[31]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.927+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[12]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.914+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[13]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.900+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[14]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.888+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[15]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.874+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[16]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.852+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[17]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.828+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[18]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.801+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[19]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.775+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.746+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[21]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.643+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[22]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.629+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[23]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.615+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[24]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.602+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[25]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.589+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[26]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.573+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[27]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.560+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[28]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.545+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[29]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.531+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[30]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.519+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[31]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.506+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[12]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.493+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[13]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.481+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[14]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.468+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[15]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.455+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[16]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.443+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[17]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.430+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[18]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.419+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[19]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.406+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.394+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[21]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.381+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[22]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.369+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[23]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.357+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[24]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.344+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[25]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.331+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[26]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.319+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[27]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.306+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[28]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.292+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[29]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.279+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[30]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.267+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[31]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.254+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[12]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.242+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[13]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.229+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[14]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.217+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[15]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.203+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[16]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.190+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[17]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.178+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[18]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.166+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[19]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.153+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.140+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[21]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.128+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[22]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.114+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[23]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.100+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[24]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.088+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[25]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.076+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[26]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.062+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[27]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.050+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[28]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.037+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[29]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.024+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[30]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:58.011+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[31]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.996+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D_k_buf_0_cud has unconnected port reset" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.984+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_mug8j_DSP48_1 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.972+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muhbi_DSP48_2 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.959+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muibs_DSP48_3 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.946+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_mujbC_DSP48_4 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.932+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_mukbM_DSP48_5 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.919+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_mulbW_DSP48_6 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.905+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design nonmax_suppressiomb6 has unconnected port reset" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.890+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[11]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.876+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[12]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.864+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[13]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.850+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[14]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.838+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[15]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.824+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[16]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.811+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[17]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.799+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[18]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.785+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[19]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.772+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[20]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.759+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[21]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.745+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[22]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.733+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[23]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.718+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[24]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.706+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[25]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.694+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[26]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.680+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[27]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.667+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[28]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.654+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[29]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.641+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[30]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.630+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[31]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.618+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mul_muqcK_DSP48_7 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.607+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc_U0_ap_ready_count_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.v:620]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.595+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit29635_U0_ap_ready_count_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.v:612]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.584+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:929]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.570+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:919]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.558+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:911]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.547+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:781]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.533+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:779]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.522+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:777]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.509+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:627]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.497+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:742]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.484+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:740]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.473+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:738]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.462+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:718]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.450+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:716]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.438+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:714]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.427+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:702]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.412+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:700]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.402+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:698]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.390+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:690]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.378+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:652]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.367+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:633]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.355+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:627]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.342+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:619]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.331+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:553]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.320+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:551]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.309+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:549]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.290+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:547]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.277+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:497]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.266+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:495]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.255+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1609]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.244+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1589]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.234+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1587]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.221+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1583]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.209+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1581]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.197+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1515]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.186+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1513]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.175+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1481]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.163+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1479]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.153+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1477]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.142+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1475]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.131+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1453]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.120+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1449]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.109+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1445]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.098+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1443]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.087+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1353]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.075+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1351]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.064+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D.v:1349]" projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.055+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.046+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.035+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.024+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.013+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-07-26T12:36:57.001+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-07-26T12:36:56.991+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-07-26T12:36:56.977+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
