
---------- Begin Simulation Statistics ----------
final_tick                                20477433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1018                       # Simulator instruction rate (inst/s)
host_mem_usage                                8767544                       # Number of bytes of host memory used
host_op_rate                                     1046                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25193.05                       # Real time elapsed on the host
host_tick_rate                                 247666                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25648918                       # Number of instructions simulated
sim_ops                                      26353902                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006239                       # Number of seconds simulated
sim_ticks                                  6239453625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.985079                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  459879                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               474175                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                109                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            477530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4400                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5991                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1591                       # Number of indirect misses.
system.cpu.branchPred.lookups                  527154                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18015                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1541                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3089791                       # Number of instructions committed
system.cpu.committedOps                       3132193                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.218351                       # CPI: cycles per instruction
system.cpu.discardedOps                         24376                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1697820                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            129490                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           875531                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3113411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310718                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        5                       # number of quiesce instructions executed
system.cpu.numCycles                          9944032                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         5                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2119068     67.65%     67.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2685      0.09%     67.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 120607      3.85%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite                889833     28.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3132193                       # Class of committed instruction
system.cpu.quiesceCycles                        39093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6830621                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        810802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              258221                       # Transaction distribution
system.membus.trans_dist::ReadResp             259113                       # Transaction distribution
system.membus.trans_dist::WriteReq             151195                       # Transaction distribution
system.membus.trans_dist::WriteResp            151195                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          589                       # Transaction distribution
system.membus.trans_dist::CleanEvict              439                       # Transaction distribution
system.membus.trans_dist::ReadExReq               340                       # Transaction distribution
system.membus.trans_dist::ReadExResp              340                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           635                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       404270                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        404269                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       811404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       823208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       807088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       807088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1630863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        98560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13139                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       118007                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25826112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25826112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25960567                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1219655                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004247                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1219633    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1219655                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2069860652                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11869875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              523609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2371250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11788815                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1583500526                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1290250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      4521984                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      6619136                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2555904                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      3997696                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      6553600                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      1130496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        61440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      1196032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       124928                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       763904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     10503484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     10503484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    724740381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    315104514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1060851863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    409635868                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    640712511                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1050348379                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     10503484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     10503484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1134376249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    955817025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2111200242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      4653056                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1900544                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      6619136                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      2555904                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      6619136                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      1163264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        59392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      1224704                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       126976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       765952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma     10503484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    745747349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    304601030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1060851863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    409635868                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    651215995                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1060851863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma     10503484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1155383217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    955817025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2121703725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       309248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       309248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       537327                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       537327                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           76                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           76                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1302                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          780                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9358                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        28704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        32800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        28704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        32800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       380928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       380928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       372736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       372736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       372736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       376832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        63488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1693150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          879                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         2046                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         2001                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         2002                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13139                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       459152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       524688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       459152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       524688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6094848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      6094848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      5963776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      5963776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      5963776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      6029312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1015808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26953363                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2849198125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2275033371                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1471215000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       413696                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10503484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     10503484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     63020903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     84027870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total    168055741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     84027870                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     63020903                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total    147048773                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10503484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     10503484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0    147048773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma    147048773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    315104514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     15755226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0    147048773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma     47265677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total      210069676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     63020903                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma     21668564                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      84689467                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     15755226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0    210069676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma     68934241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     294759142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257624                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257624                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       145920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       145920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       186368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       186368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       186368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       184320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        25600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]        13456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       807088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       393616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]       393616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5963776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      5963776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      5963776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25826112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       604735                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       604735    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       604735                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1279340800                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1434008000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     10976208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     11172816                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       223752                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       262544                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       486296                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2744052                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      2750196                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        55938                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         8208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        64146                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1759161725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31510451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1790672176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35860832                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42078043                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77938876                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1795022557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     73588495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1868611052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      4456448                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2162688                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      6619136                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      6553600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1114112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1181696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       778240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    714236898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    346614965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1060851863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    420139352                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    630209027                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1050348379                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1134376249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    976823992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2111200242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     10541736                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     10738344                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       214976                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       262544                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       477520                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      2635434                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      2641578                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        53744                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         8208                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        61952                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1689528705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     31510451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1721039156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     34454299                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     42078043                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     76532342                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1723983003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     73588495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1797571498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4456448                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      6684672                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3997696                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      6619136                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1114112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1183744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       655360                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       124928                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       780288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     10503484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    714236898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    336111481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     10503484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1071355346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    420139352                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    640712511                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1060851863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     10503484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1134376249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    976823992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     10503484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2132207209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16448                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16448                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          257                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          281                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2636128                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       246175                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2882304                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2636128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2636128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2636128                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       246175                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2882304                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma       197008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3801088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3866624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      3997696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      3997696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          60864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16548096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2162688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       294912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9376576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        59392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        60416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        62464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        62464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          589                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        33792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        32768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         4608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     31574560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     31574560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    609202060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    619705544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    640712511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    640712511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma     47265677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma     21668564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9754700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2652170686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6041555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31510451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     31510451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    346614965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    336111481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    315104514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    304601030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     84027870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma     47265677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1502787995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6041555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     63085011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     63085011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    955817025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    955817025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    955817025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    945313541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma    131293547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma     68934241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9754700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4154958680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     93154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     93169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     93138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     92144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     12697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      6728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000348872250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1294                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1294                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              476232                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             153495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258575                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146509                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258575                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146509                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9193                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8438920755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1291805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15220897005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32663.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58913.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       465                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  136035                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146509                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   11621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.108165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   823.694668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.382513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      3.69%      3.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          796      2.83%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          471      1.67%      8.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          498      1.77%      9.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          515      1.83%     11.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          442      1.57%     13.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          485      1.72%     15.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          445      1.58%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23442     83.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28133                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     199.668470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    956.560619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1212     93.66%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.08%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.08%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.15%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           20      1.55%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.15%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.31%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.23%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           11      0.85%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.08%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           11      0.85%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.08%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.08%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.23%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.08%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.08%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.15%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.15%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            6      0.46%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            6      0.46%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            2      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9472-9727            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1294                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     113.231066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.332060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    133.001817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           447     34.54%     34.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            33      2.55%     37.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            44      3.40%     40.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79           186     14.37%     54.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95           142     10.97%     65.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           79      6.11%     71.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           85      6.57%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            9      0.70%     79.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      0.54%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            7      0.54%     80.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            9      0.70%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           16      1.24%     82.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           14      1.08%     83.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           10      0.77%     84.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           16      1.24%     85.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           39      3.01%     88.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           36      2.78%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           15      1.16%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           13      1.00%     93.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            8      0.62%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            7      0.54%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            7      0.54%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.08%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            6      0.46%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            9      0.70%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            8      0.62%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            8      0.62%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.15%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.08%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.08%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.31%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.15%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            3      0.23%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.08%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.08%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.08%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.08%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.08%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.15%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.08%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-751            2      0.15%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::752-767            3      0.23%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::816-831            1      0.08%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-847            1      0.08%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::848-863            1      0.08%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-879            1      0.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::880-895            1      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-911            1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::944-959            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1294                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16535104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9377344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16548096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9376576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2650.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1502.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2652.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1502.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6233046625                       # Total gap between requests
system.mem_ctrls.avgGap                      15387.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma       197008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3799168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3865664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      3994752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      3996672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       288320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2161728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2097152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       294912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 31574559.543264493346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 31574559.543264493346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 608894340.488026261330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 619551683.902450680733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 640240674.919672966003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 640548394.171292424202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 46209174.284871771932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 21668563.968211237341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9713671.042791025713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6318501.966588459909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31510451.365843750536                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 31510451.365843750536                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 346461105.398471474648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 336111481.235666692257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 315104513.658437490463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 304601029.869822919369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 84027870.308916673064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 47265677.048765622079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        59392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        60416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        62464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        62464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         4608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        33792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         4608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    180832240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma    179376770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3497784260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   3535744285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   3674443440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   3652177460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    268497945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    149961095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     82079510                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12684327395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3431437875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   2764139250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  24052767350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  16432746285                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  32135352595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  30244983155                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4437011655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   5687425515                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58711.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58239.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58893.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58523.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58824.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58468.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58267.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70736.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     86308.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21535360.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1117004.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma    899784.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    711788.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    501487.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   1046072.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1018486.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    541627.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1234250.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1420730160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    337470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4483710840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  10                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             5                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean          4887025                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    840775.982724                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      4132125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      5929250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               5                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20452997875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     24435125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1579155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1579155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1579155                       # number of overall hits
system.cpu.icache.overall_hits::total         1579155                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          257                       # number of overall misses
system.cpu.icache.overall_misses::total           257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11159375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11159375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11159375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11159375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1579412                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1579412                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1579412                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1579412                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000163                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43421.692607                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43421.692607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43421.692607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43421.692607                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          257                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          257                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10755875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10755875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10755875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10755875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.653696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.653696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.653696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.653696                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1579155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1579155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11159375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11159375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1579412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1579412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43421.692607                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43421.692607                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10755875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10755875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.653696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.653696                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.751911                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7637319                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15366.839034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.751911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3159081                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3159081                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       196036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           196036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       196036                       # number of overall hits
system.cpu.dcache.overall_hits::total          196036                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1282                       # number of overall misses
system.cpu.dcache.overall_misses::total          1282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    154026125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    154026125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    154026125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    154026125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       197318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       197318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       197318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       197318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006497                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120145.183307                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120145.183307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120145.183307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120145.183307                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          589                       # number of writebacks
system.cpu.dcache.writebacks::total               589                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    115127875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    115127875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    115127875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    115127875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13009000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13009000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004941                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004941                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 118079.871795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118079.871795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 118079.871795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118079.871795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.429155                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.429155                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       121866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          121866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     74451875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     74451875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       122506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       122506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 116331.054688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116331.054688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          635                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          597                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          597                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     73089625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     73089625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13009000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13009000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005183                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005183                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 115101.771654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 115101.771654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21790.619765                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21790.619765                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        74170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     79574250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79574250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        74812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        74812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008582                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008582                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 123947.429907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 123947.429907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5275                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5275                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     42038250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42038250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123641.911765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123641.911765                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       404270                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       404270                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4256259625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4256259625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10528.259888                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10528.259888                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       129260                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       129260                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       275009                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       275009                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4160200602                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4160200602                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15127.507107                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15127.507107                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199472                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.143914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4024403                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4024403                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20477433000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
