// Seed: 3946997497
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    output tri0  id_2
);
  wire id_4;
  always @(posedge id_1) begin : LABEL_0
    id_4 = 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wor id_2
);
  id_4(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(id_0), .id_4(1), .id_5(id_2)
  );
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  wire id_5;
endmodule
