# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/LLbit_reg.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/pc_reg.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/ctrl.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/div.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/id_ex.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/if_id.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/ex.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/regfile.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/hilo_reg.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/ex_mem.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/mem.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/id.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/mem_wb.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/inst_rom.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/openmips.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/data_ram.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/openmips_min_sopc.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Chapter9_3/openmips_min_sopc_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
