#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jun 24 09:11:07 2022
# Process ID: 8148
# Current directory: C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1
# Command line: vivado.exe -log UART_AXIS_Interface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_AXIS_Interface.tcl
# Log file: C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/UART_AXIS_Interface.vds
# Journal file: C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1\vivado.jou
# Running On: DESKTOP-QFVTB2Q, OS: Windows, CPU Frequency: 3392 MHz, CPU Physical cores: 4, Host memory: 12787 MB
#-----------------------------------------------------------
source UART_AXIS_Interface.tcl -notrace
Command: synth_design -top UART_AXIS_Interface -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9276
WARNING: [Synth 8-9887] parameter declaration becomes local in 'UART' with formal parameter declaration list [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_AXIS_Interface' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:33]
INFO: [Synth 8-6157] synthesizing module 'UART_Packetiser' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_Packetiser.v:20]
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART.v:41]
INFO: [Synth 8-6155] done synthesizing module 'UART' (0#1) [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART.v:41]
INFO: [Synth 8-6155] done synthesizing module 'UART_Packetiser' (0#1) [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_Packetiser.v:20]
INFO: [Synth 8-6157] synthesizing module 'input_buffer_gen' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-8148-DESKTOP-QFVTB2Q/realtime/input_buffer_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer_gen' (0#1) [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-8148-DESKTOP-QFVTB2Q/realtime/input_buffer_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-8148-DESKTOP-QFVTB2Q/realtime/xfft_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (0#1) [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-8148-DESKTOP-QFVTB2Q/realtime/xfft_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axis_data_tlast' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:87]
WARNING: [Synth 8-7071] port 'm_axis_data_tlast' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:87]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:87]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:87]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:87]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:87]
WARNING: [Synth 8-7023] instance 'FFT' of module 'xfft_0' has 19 connections declared, but only 13 given [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:87]
INFO: [Synth 8-6157] synthesizing module 'output_buffer_gen' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-8148-DESKTOP-QFVTB2Q/realtime/output_buffer_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer_gen' (0#1) [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-8148-DESKTOP-QFVTB2Q/realtime/output_buffer_gen_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'output_buffer_gen' is unconnected for instance 'output_buff' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:118]
WARNING: [Synth 8-7071] port 'dinb' of module 'output_buffer_gen' is unconnected for instance 'output_buff' [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:118]
WARNING: [Synth 8-7023] instance 'output_buff' of module 'output_buffer_gen' has 12 connections declared, but only 10 given [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'UART_AXIS_Interface' (0#1) [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:33]
WARNING: [Synth 8-3848] Net opRxStream[EoP] in module/entity UART_Packetiser does not have driver. [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_Packetiser.v:27]
WARNING: [Synth 8-3848] Net TxPkt[Source] in module/entity UART_AXIS_Interface does not have driver. [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:43]
WARNING: [Synth 8-3848] Net TxPkt[Destination] in module/entity UART_AXIS_Interface does not have driver. [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:43]
WARNING: [Synth 8-3848] Net TxPkt[EoP] in module/entity UART_AXIS_Interface does not have driver. [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_AXIS_Interface.sv:43]
WARNING: [Synth 8-7129] Port opRxStream[EoP] in module UART_Packetiser is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipTxStream[EoP] in module UART_Packetiser is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[4] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[3] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[2] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[1] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[0] in module UART_AXIS_Interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.621 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1277.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/output_buffer_gen/output_buffer_gen/output_buffer_gen_in_context.xdc] for cell 'output_buff'
Finished Parsing XDC File [c:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/output_buffer_gen/output_buffer_gen/output_buffer_gen_in_context.xdc] for cell 'output_buff'
Parsing XDC File [c:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'FFT'
Finished Parsing XDC File [c:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'FFT'
Parsing XDC File [c:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/input_buffer_gen/input_buffer_gen/input_buffer_gen_in_context.xdc] for cell 'input_buff'
Finished Parsing XDC File [c:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/input_buffer_gen/input_buffer_gen/input_buffer_gen_in_context.xdc] for cell 'input_buff'
Parsing XDC File [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/constrs_1/new/NexysA7.xdc]
Finished Parsing XDC File [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/constrs_1/new/NexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/constrs_1/new/NexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_AXIS_Interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_AXIS_Interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1302.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1302.176 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'input_buff' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'output_buff' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for output_buff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for input_buff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'tx_packet_reg' in module 'UART_Packetiser'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_Packetiser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_AXIS_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000010
                      on |                               10 | 00000000000000000000000000000001
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000010
                      on |                               10 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    dest |                               00 | 00000000000000000000000000000001
                     src |                               01 | 00000000000000000000000000000000
                    lgth |                               10 | 00000000000000000000000000000010
                    data |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_packet_reg' using encoding 'sequential' in module 'UART_Packetiser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 | 00000000000000000000000000000000
                      on |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_Packetiser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 | 00000000000000000000000000000000
      receive_input_data |                              001 | 00000000000000000000000000000001
         feed_input_data |                              010 | 00000000000000000000000000000010
       store_output_data |                              011 | 00000000000000000000000000000011
        send_output_data |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_AXIS_Interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   4 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 60    
	   4 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port opRxStream[EoP] in module UART_Packetiser is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipTxStream[EoP] in module UART_Packetiser is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[4] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[3] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[2] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[1] in module UART_AXIS_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ipButtons[0] in module UART_AXIS_Interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module FFT has unconnected pin s_axis_data_tlast
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[63]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[62]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[61]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[60]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[59]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[58]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[57]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[56]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[55]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[54]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[53]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[52]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[51]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[50]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[49]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[48]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module output_buff has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |input_buffer_gen  |         1|
|2     |xfft_0            |         1|
|3     |output_buffer_gen |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |input_buffer_gen  |     1|
|2     |output_buffer_gen |     1|
|3     |xfft              |     1|
|4     |BUFG              |     1|
|5     |LUT1              |     1|
|6     |LUT2              |    51|
|7     |LUT3              |    41|
|8     |LUT4              |    32|
|9     |LUT5              |    66|
|10    |LUT6              |   167|
|11    |FDRE              |   280|
|12    |FDSE              |     7|
|13    |IBUF              |     3|
|14    |OBUF              |    17|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 65 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1306.016 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.016 ; gain = 28.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1312.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bb63622d
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 32 Warnings, 65 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1318.547 ; gain = 40.926
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/naird/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/UART_AXIS_Interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_AXIS_Interface_utilization_synth.rpt -pb UART_AXIS_Interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 09:12:07 2022...
