

================================================================
== Vivado HLS Report for 'softmax_forward'
================================================================
* Date:           Mon Jul 15 22:02:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls
* Solution:       default
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11612|  11612|  11612|  11612|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  11540|  11540|      1154|          -|          -|    10|    no    |
        | + Loop 1.1  |   1152|   1152|         9|          -|          -|   128|    no    |
        |- Loop 2     |     70|     70|         7|          -|          -|    10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     96|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     355|    723|
|Memory           |        4|      -|      32|      5|
|Multiplexer      |        -|      -|       -|    195|
|Register         |        -|      -|     286|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      5|     673|   1019|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |top_fadd_32ns_32nAem_U40  |top_fadd_32ns_32nAem  |        0|      2|  227|  403|
    |top_fmul_32ns_32nBew_U41  |top_fmul_32ns_32nBew  |        0|      3|  128|  320|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  355|  723|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |softmax_kernel_U  |softmax_forward_sJfO  |        4|   0|   0|  1280|   32|     1|        40960|
    |softmax_bias_U    |softmax_forward_sKfY  |        0|  32|   5|    10|   32|     1|          320|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        4|  32|   5|  1290|   64|     2|        41280|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_242_p2        |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_164_p2        |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_185_p2        |     +    |      0|  0|  15|           8|           1|
    |tmp_1_fu_226_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_s_fu_220_p2      |     +    |      0|  0|  12|          12|          12|
    |exitcond1_fu_179_p2  |   icmp   |      0|  0|  13|           8|           9|
    |exitcond2_fu_158_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_236_p2   |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  96|          56|          44|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  93|         19|    1|         19|
    |grp_fu_143_p0            |  15|          3|   32|         96|
    |grp_fu_143_p1            |  15|          3|   32|         96|
    |i1_reg_132               |   9|          2|    4|          8|
    |i_reg_97                 |   9|          2|    4|          8|
    |j_reg_121                |   9|          2|    8|         16|
    |softmax_output_address0  |  21|          4|    4|         16|
    |softmax_output_d0        |  15|          3|   32|         96|
    |storemerge_reg_108       |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 195|         40|  149|        419|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  18|   0|   18|          0|
    |dense_output_load_reg_295      |  32|   0|   32|          0|
    |i1_reg_132                     |   4|   0|    4|          0|
    |i_2_reg_308                    |   4|   0|    4|          0|
    |i_3_reg_257                    |   4|   0|    4|          0|
    |i_reg_97                       |   4|   0|    4|          0|
    |j_1_reg_275                    |   8|   0|    8|          0|
    |j_reg_121                      |   8|   0|    8|          0|
    |reg_152                        |  32|   0|   32|          0|
    |softmax_bias_load_reg_323      |  32|   0|   32|          0|
    |softmax_kernel_load_reg_290    |  32|   0|   32|          0|
    |softmax_output_addr_1_reg_318  |   4|   0|    4|          0|
    |softmax_output_addr_reg_267    |   4|   0|    4|          0|
    |softmax_output_load_reg_328    |  32|   0|   32|          0|
    |storemerge_reg_108             |  32|   0|   32|          0|
    |tmp_8_reg_300                  |  32|   0|   32|          0|
    |tmp_cast_reg_262               |   4|   0|   12|          8|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 286|   0|  294|          8|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_forward | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_forward | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_forward | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_forward | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_forward | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_forward | return value |
|dense_output_address0    | out |    7|  ap_memory |   dense_output  |     array    |
|dense_output_ce0         | out |    1|  ap_memory |   dense_output  |     array    |
|dense_output_q0          |  in |   32|  ap_memory |   dense_output  |     array    |
|softmax_output_address0  | out |    4|  ap_memory |  softmax_output |     array    |
|softmax_output_ce0       | out |    1|  ap_memory |  softmax_output |     array    |
|softmax_output_we0       | out |    1|  ap_memory |  softmax_output |     array    |
|softmax_output_d0        | out |   32|  ap_memory |  softmax_output |     array    |
|softmax_output_q0        |  in |   32|  ap_memory |  softmax_output |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	12  / (exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
12 --> 
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 19 [1/1] (1.17ns)   --->   "br label %.loopexit" [src/rnn.cpp:335]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.08ns)   --->   "%exitcond2 = icmp eq i4 %i, -6" [src/rnn.cpp:335]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.40ns)   --->   "%i_3 = add i4 %i, 1" [src/rnn.cpp:335]   --->   Operation 23 'add' 'i_3' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %1" [src/rnn.cpp:335]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i4 %i to i64" [src/rnn.cpp:337]   --->   Operation 25 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %i to i12" [src/rnn.cpp:337]   --->   Operation 26 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%softmax_output_addr = getelementptr inbounds [10 x float]* @softmax_output, i64 0, i64 %tmp" [src/rnn.cpp:337]   --->   Operation 27 'getelementptr' 'softmax_output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.17ns)   --->   "br label %2" [src/rnn.cpp:338]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 1.17>
ST_2 : Operation 29 [1/1] (1.17ns)   --->   "br label %.preheader" [src/rnn.cpp:342]   --->   Operation 29 'br' <Predicate = (exitcond2)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %1 ], [ %tmp_9, %3 ]" [src/rnn.cpp:339]   --->   Operation 30 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.56ns)   --->   "store float %storemerge, float* %softmax_output_addr, align 4" [src/rnn.cpp:339]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 33 [1/1] (1.33ns)   --->   "%exitcond1 = icmp eq i8 %j, -128" [src/rnn.cpp:338]   --->   Operation 33 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 34 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.62ns)   --->   "%j_1 = add i8 %j, 1" [src/rnn.cpp:338]   --->   Operation 35 'add' 'j_1' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %3" [src/rnn.cpp:338]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %j to i64" [src/rnn.cpp:339]   --->   Operation 37 'zext' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %j, i3 0)" [src/rnn.cpp:338]   --->   Operation 38 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i11 %tmp_5 to i12" [src/rnn.cpp:338]   --->   Operation 39 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %j, i1 false)" [src/rnn.cpp:338]   --->   Operation 40 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %tmp_6 to i12" [src/rnn.cpp:339]   --->   Operation 41 'zext' 'p_shl1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = add i12 %p_shl1_cast, %p_shl_cast" [src/rnn.cpp:339]   --->   Operation 42 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (2.74ns) (root node of TernaryAdder)   --->   "%tmp_1 = add i12 %tmp_s, %tmp_cast" [src/rnn.cpp:339]   --->   Operation 43 'add' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 2.74> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i12 %tmp_1 to i64" [src/rnn.cpp:339]   --->   Operation 44 'zext' 'tmp_11_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%softmax_kernel_addr = getelementptr [1280 x float]* @softmax_kernel, i64 0, i64 %tmp_11_cast" [src/rnn.cpp:339]   --->   Operation 45 'getelementptr' 'softmax_kernel_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.41ns)   --->   "%softmax_kernel_load = load float* %softmax_kernel_addr, align 4" [src/rnn.cpp:339]   --->   Operation 46 'load' 'softmax_kernel_load' <Predicate = (!exitcond1)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dense_output_addr = getelementptr [128 x float]* %dense_output, i64 0, i64 %tmp_7" [src/rnn.cpp:339]   --->   Operation 47 'getelementptr' 'dense_output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.41ns)   --->   "%dense_output_load = load float* %dense_output_addr, align 4" [src/rnn.cpp:339]   --->   Operation 48 'load' 'dense_output_load' <Predicate = (!exitcond1)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 50 [1/2] (2.41ns)   --->   "%softmax_kernel_load = load float* %softmax_kernel_addr, align 4" [src/rnn.cpp:339]   --->   Operation 50 'load' 'softmax_kernel_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 51 [1/2] (2.41ns)   --->   "%dense_output_load = load float* %dense_output_addr, align 4" [src/rnn.cpp:339]   --->   Operation 51 'load' 'dense_output_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 7.59>
ST_5 : Operation 52 [3/3] (7.59ns)   --->   "%tmp_8 = fmul float %softmax_kernel_load, %dense_output_load" [src/rnn.cpp:339]   --->   Operation 52 'fmul' 'tmp_8' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 53 [2/3] (7.59ns)   --->   "%tmp_8 = fmul float %softmax_kernel_load, %dense_output_load" [src/rnn.cpp:339]   --->   Operation 53 'fmul' 'tmp_8' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.59>
ST_7 : Operation 54 [1/3] (7.59ns)   --->   "%tmp_8 = fmul float %softmax_kernel_load, %dense_output_load" [src/rnn.cpp:339]   --->   Operation 54 'fmul' 'tmp_8' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 55 [4/4] (7.28ns)   --->   "%tmp_9 = fadd float %storemerge, %tmp_8" [src/rnn.cpp:339]   --->   Operation 55 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 56 [3/4] (7.28ns)   --->   "%tmp_9 = fadd float %storemerge, %tmp_8" [src/rnn.cpp:339]   --->   Operation 56 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 57 [2/4] (7.28ns)   --->   "%tmp_9 = fadd float %storemerge, %tmp_8" [src/rnn.cpp:339]   --->   Operation 57 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 58 [1/4] (7.28ns)   --->   "%tmp_9 = fadd float %storemerge, %tmp_8" [src/rnn.cpp:339]   --->   Operation 58 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [src/rnn.cpp:338]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.41>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 60 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (1.08ns)   --->   "%exitcond = icmp eq i4 %i1, -6" [src/rnn.cpp:342]   --->   Operation 61 'icmp' 'exitcond' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 62 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (1.40ns)   --->   "%i_2 = add i4 %i1, 1" [src/rnn.cpp:342]   --->   Operation 63 'add' 'i_2' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [src/rnn.cpp:342]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i1 to i64" [src/rnn.cpp:344]   --->   Operation 65 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%softmax_bias_addr = getelementptr inbounds [10 x float]* @softmax_bias, i64 0, i64 %tmp_3" [src/rnn.cpp:344]   --->   Operation 66 'getelementptr' 'softmax_bias_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 67 [2/2] (2.41ns)   --->   "%softmax_bias_load = load float* %softmax_bias_addr, align 4" [src/rnn.cpp:344]   --->   Operation 67 'load' 'softmax_bias_load' <Predicate = (!exitcond)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%softmax_output_addr_1 = getelementptr inbounds [10 x float]* @softmax_output, i64 0, i64 %tmp_3" [src/rnn.cpp:344]   --->   Operation 68 'getelementptr' 'softmax_output_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 69 [2/2] (1.56ns)   --->   "%softmax_output_load = load float* %softmax_output_addr_1, align 4" [src/rnn.cpp:344]   --->   Operation 69 'load' 'softmax_output_load' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [src/rnn.cpp:357]   --->   Operation 70 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.41>
ST_13 : Operation 71 [1/2] (2.41ns)   --->   "%softmax_bias_load = load float* %softmax_bias_addr, align 4" [src/rnn.cpp:344]   --->   Operation 71 'load' 'softmax_bias_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_13 : Operation 72 [1/2] (1.56ns)   --->   "%softmax_output_load = load float* %softmax_output_addr_1, align 4" [src/rnn.cpp:344]   --->   Operation 72 'load' 'softmax_output_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 4> <Delay = 7.28>
ST_14 : Operation 73 [4/4] (7.28ns)   --->   "%tmp_4 = fadd float %softmax_output_load, %softmax_bias_load" [src/rnn.cpp:344]   --->   Operation 73 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 7.28>
ST_15 : Operation 74 [3/4] (7.28ns)   --->   "%tmp_4 = fadd float %softmax_output_load, %softmax_bias_load" [src/rnn.cpp:344]   --->   Operation 74 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 7.28>
ST_16 : Operation 75 [2/4] (7.28ns)   --->   "%tmp_4 = fadd float %softmax_output_load, %softmax_bias_load" [src/rnn.cpp:344]   --->   Operation 75 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 7.28>
ST_17 : Operation 76 [1/4] (7.28ns)   --->   "%tmp_4 = fadd float %softmax_output_load, %softmax_bias_load" [src/rnn.cpp:344]   --->   Operation 76 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 1.56>
ST_18 : Operation 77 [1/1] (1.56ns)   --->   "store float %tmp_4, float* %softmax_output_addr_1, align 4" [src/rnn.cpp:344]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader" [src/rnn.cpp:342]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ softmax_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ softmax_kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ softmax_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19           (br               ) [ 0111111111110000000]
i                     (phi              ) [ 0010000000000000000]
exitcond2             (icmp             ) [ 0011111111110000000]
empty                 (speclooptripcount) [ 0000000000000000000]
i_3                   (add              ) [ 0111111111110000000]
StgValue_24           (br               ) [ 0000000000000000000]
tmp                   (zext             ) [ 0000000000000000000]
tmp_cast              (zext             ) [ 0001111111110000000]
softmax_output_addr   (getelementptr    ) [ 0001111111110000000]
StgValue_28           (br               ) [ 0011111111110000000]
StgValue_29           (br               ) [ 0011111111111111111]
storemerge            (phi              ) [ 0001111111110000000]
j                     (phi              ) [ 0001000000000000000]
StgValue_32           (store            ) [ 0000000000000000000]
exitcond1             (icmp             ) [ 0011111111110000000]
empty_9               (speclooptripcount) [ 0000000000000000000]
j_1                   (add              ) [ 0011111111110000000]
StgValue_36           (br               ) [ 0000000000000000000]
tmp_7                 (zext             ) [ 0000000000000000000]
tmp_5                 (bitconcatenate   ) [ 0000000000000000000]
p_shl_cast            (zext             ) [ 0000000000000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000000000000]
p_shl1_cast           (zext             ) [ 0000000000000000000]
tmp_s                 (add              ) [ 0000000000000000000]
tmp_1                 (add              ) [ 0000000000000000000]
tmp_11_cast           (zext             ) [ 0000000000000000000]
softmax_kernel_addr   (getelementptr    ) [ 0000100000000000000]
dense_output_addr     (getelementptr    ) [ 0000100000000000000]
StgValue_49           (br               ) [ 0111111111110000000]
softmax_kernel_load   (load             ) [ 0000011100000000000]
dense_output_load     (load             ) [ 0000011100000000000]
tmp_8                 (fmul             ) [ 0000000011110000000]
tmp_9                 (fadd             ) [ 0011111111110000000]
StgValue_59           (br               ) [ 0011111111110000000]
i1                    (phi              ) [ 0000000000001000000]
exitcond              (icmp             ) [ 0000000000001111111]
empty_10              (speclooptripcount) [ 0000000000000000000]
i_2                   (add              ) [ 0010000000001111111]
StgValue_64           (br               ) [ 0000000000000000000]
tmp_3                 (zext             ) [ 0000000000000000000]
softmax_bias_addr     (getelementptr    ) [ 0000000000000100000]
softmax_output_addr_1 (getelementptr    ) [ 0000000000000111111]
StgValue_70           (ret              ) [ 0000000000000000000]
softmax_bias_load     (load             ) [ 0000000000000011110]
softmax_output_load   (load             ) [ 0000000000000011110]
tmp_4                 (fadd             ) [ 0000000000000000001]
StgValue_77           (store            ) [ 0000000000000000000]
StgValue_78           (br               ) [ 0010000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="softmax_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="softmax_kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="softmax_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="softmax_output_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_output_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="4" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_32/3 softmax_output_load/12 StgValue_77/18 "/>
</bind>
</comp>

<comp id="50" class="1004" name="softmax_kernel_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="12" slack="0"/>
<pin id="54" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_kernel_addr/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="11" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_kernel_load/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="dense_output_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="8" slack="0"/>
<pin id="67" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_output_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_output_load/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="softmax_bias_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_bias_addr/12 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_bias_load/12 "/>
</bind>
</comp>

<comp id="89" class="1004" name="softmax_output_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_output_addr_1/12 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="storemerge_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="storemerge_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="1"/>
<pin id="123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i1_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/8 tmp_4/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_7_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_shl_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_shl1_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="1"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_11_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_3_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_cast_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="1"/>
<pin id="264" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="267" class="1005" name="softmax_output_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="softmax_output_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="j_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="softmax_kernel_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="1"/>
<pin id="282" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="softmax_kernel_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="dense_output_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_output_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="softmax_kernel_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_kernel_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="dense_output_load_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_output_load "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_8_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="softmax_bias_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="softmax_bias_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="softmax_output_addr_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="softmax_output_addr_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="softmax_bias_load_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_bias_load "/>
</bind>
</comp>

<comp id="328" class="1005" name="softmax_output_load_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_output_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="45" pin=1"/></net>

<net id="120"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="108" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="143" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="45" pin=1"/></net>

<net id="162"><net_src comp="101" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="101" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="101" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="178"><net_src comp="101" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="125" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="125" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="125" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="125" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="125" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="204" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="240"><net_src comp="136" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="136" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="136" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="260"><net_src comp="164" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="265"><net_src comp="175" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="270"><net_src comp="38" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="278"><net_src comp="185" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="283"><net_src comp="50" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="288"><net_src comp="63" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="293"><net_src comp="57" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="298"><net_src comp="70" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="303"><net_src comp="148" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="311"><net_src comp="242" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="316"><net_src comp="76" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="321"><net_src comp="89" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="326"><net_src comp="83" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="331"><net_src comp="45" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_output | {}
	Port: softmax_output | {3 18 }
	Port: softmax_kernel | {}
	Port: softmax_bias | {}
 - Input state : 
	Port: softmax_forward : dense_output | {3 4 }
	Port: softmax_forward : softmax_output | {12 13 }
	Port: softmax_forward : softmax_kernel | {3 4 }
	Port: softmax_forward : softmax_bias | {12 13 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_3 : 1
		StgValue_24 : 2
		tmp : 1
		tmp_cast : 1
		softmax_output_addr : 2
	State 3
		StgValue_32 : 1
		exitcond1 : 1
		j_1 : 1
		StgValue_36 : 2
		tmp_7 : 1
		tmp_5 : 1
		p_shl_cast : 2
		tmp_6 : 1
		p_shl1_cast : 2
		tmp_s : 3
		tmp_1 : 4
		tmp_11_cast : 5
		softmax_kernel_addr : 6
		softmax_kernel_load : 7
		dense_output_addr : 2
		dense_output_load : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		exitcond : 1
		i_2 : 1
		StgValue_64 : 2
		tmp_3 : 1
		softmax_bias_addr : 2
		softmax_bias_load : 3
		softmax_output_addr_1 : 2
		softmax_output_load : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_143     |    2    |   227   |   403   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_148     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|          |     i_3_fu_164     |    0    |    0    |    13   |
|          |     j_1_fu_185     |    0    |    0    |    15   |
|    add   |    tmp_s_fu_220    |    0    |    0    |    12   |
|          |    tmp_1_fu_226    |    0    |    0    |    12   |
|          |     i_2_fu_242     |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_158  |    0    |    0    |    9    |
|   icmp   |  exitcond1_fu_179  |    0    |    0    |    11   |
|          |   exitcond_fu_236  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_170     |    0    |    0    |    0    |
|          |   tmp_cast_fu_175  |    0    |    0    |    0    |
|          |    tmp_7_fu_191    |    0    |    0    |    0    |
|   zext   |  p_shl_cast_fu_204 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_216 |    0    |    0    |    0    |
|          | tmp_11_cast_fu_231 |    0    |    0    |    0    |
|          |    tmp_3_fu_248    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_5_fu_196    |    0    |    0    |    0    |
|          |    tmp_6_fu_208    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   355   |   817   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  dense_output_addr_reg_285  |    7   |
|  dense_output_load_reg_295  |   32   |
|          i1_reg_132         |    4   |
|         i_2_reg_308         |    4   |
|         i_3_reg_257         |    4   |
|           i_reg_97          |    4   |
|         j_1_reg_275         |    8   |
|          j_reg_121          |    8   |
|           reg_152           |   32   |
|  softmax_bias_addr_reg_313  |    4   |
|  softmax_bias_load_reg_323  |   32   |
| softmax_kernel_addr_reg_280 |   11   |
| softmax_kernel_load_reg_290 |   32   |
|softmax_output_addr_1_reg_318|    4   |
| softmax_output_addr_reg_267 |    4   |
| softmax_output_load_reg_328 |   32   |
|      storemerge_reg_108     |   32   |
|        tmp_8_reg_300        |   32   |
|       tmp_cast_reg_262      |   12   |
+-----------------------------+--------+
|            Total            |   298  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_45  |  p0  |   3  |   4  |   12   ||    15   |
|  grp_access_fu_45  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_57  |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_70  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_83  |  p0  |   2  |   4  |    8   ||    9    |
| storemerge_reg_108 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_143     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_143     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   312  || 9.49575 ||    78   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   817  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   78   |
|  Register |    -   |    -   |   298  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   653  |   895  |
+-----------+--------+--------+--------+--------+
