

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_56_5'
================================================================
* Date:           Thu May  9 22:10:32 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_27 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_5  |       28|       28|        13|          2|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     321|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|      46|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     154|    -|
|Register         |        -|     -|     657|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     657|     553|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  16|  0|  46|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln56_fu_148_p2         |         +|   0|  0|   12|           4|           1|
    |add_ln62_1_fu_206_p2       |         +|   0|  0|   69|          62|          62|
    |add_ln62_2_fu_232_p2       |         +|   0|  0|  135|         128|         128|
    |add_ln62_fu_172_p2         |         +|   0|  0|   71|          64|          64|
    |sub_ln62_fu_154_p2         |         -|   0|  0|   12|           5|           4|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln56_fu_142_p2        |      icmp|   0|  0|   12|           4|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  321|         272|         269|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add83239_fu_70                    |   9|          2|  128|        256|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|    4|          8|
    |i_fu_74                           |   9|          2|    4|          8|
    |m_axi_mem_ARADDR                  |  14|          3|   64|        192|
    |mem_blk_n_AR                      |   9|          2|    1|          2|
    |mem_blk_n_R                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 154|         34|  212|        489|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add83239_fu_70                    |  128|   0|  128|          0|
    |add_ln62_1_reg_286                |   62|   0|   62|          0|
    |ap_CS_fsm                         |    2|   0|    2|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |i_2_reg_266                       |    4|   0|    4|          0|
    |i_fu_74                           |    4|   0|    4|          0|
    |icmp_ln56_reg_271                 |    1|   0|    1|          0|
    |mem_addr_1_read_reg_302           |   64|   0|   64|          0|
    |mem_addr_read_reg_297             |   64|   0|   64|          0|
    |mul_ln62_reg_307                  |  128|   0|  128|          0|
    |sext_ln29_1_cast_reg_261          |   62|   0|   62|          0|
    |trunc_ln_reg_275                  |   61|   0|   61|          0|
    |icmp_ln56_reg_271                 |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  657|  32|  594|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|m_axi_mem_AWVALID    |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_AWREADY    |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_AWADDR     |  out|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_AWID       |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_AWLEN      |  out|   32|       m_axi|                            mem|       pointer|
|m_axi_mem_AWSIZE     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_AWBURST    |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_AWLOCK     |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_AWCACHE    |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_AWPROT     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_AWQOS      |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_AWREGION   |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_AWUSER     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WVALID     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WREADY     |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WDATA      |  out|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_WSTRB      |  out|    8|       m_axi|                            mem|       pointer|
|m_axi_mem_WLAST      |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WID        |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WUSER      |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARVALID    |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARREADY    |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARADDR     |  out|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_ARID       |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARLEN      |  out|   32|       m_axi|                            mem|       pointer|
|m_axi_mem_ARSIZE     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_ARBURST    |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_ARLOCK     |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_ARCACHE    |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_ARPROT     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_ARQOS      |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_ARREGION   |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_ARUSER     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RVALID     |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RREADY     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RDATA      |   in|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_RLAST      |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RID        |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RFIFONUM   |   in|    9|       m_axi|                            mem|       pointer|
|m_axi_mem_RUSER      |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RRESP      |   in|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_BVALID     |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_BREADY     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_BRESP      |   in|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_BID        |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_BUSER      |   in|    1|       m_axi|                            mem|       pointer|
|arg1                 |   in|   64|     ap_none|                           arg1|        scalar|
|sext_ln29_1          |   in|   61|     ap_none|                    sext_ln29_1|        scalar|
|add83239_out         |  out|  128|      ap_vld|                   add83239_out|       pointer|
|add83239_out_ap_vld  |  out|    1|      ap_vld|                   add83239_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add83239 = alloca i32 1"   --->   Operation 16 'alloca' 'add83239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln29_1_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln29_1"   --->   Operation 18 'read' 'sext_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1"   --->   Operation 19 'read' 'arg1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln29_1_cast = sext i61 %sext_ln29_1_read"   --->   Operation 20 'sext' 'sext_ln29_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add83239"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc84"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [d6.cpp:56]   --->   Operation 25 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln56 = icmp_eq  i4 %i_2, i4 9" [d6.cpp:56]   --->   Operation 27 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%add_ln56 = add i4 %i_2, i4 1" [d6.cpp:56]   --->   Operation 28 'add' 'add_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc84.split, void %VITIS_LOOP_67_7.exitStub" [d6.cpp:56]   --->   Operation 29 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%sub_ln62 = sub i4 8, i4 %i_2" [d6.cpp:62]   --->   Operation 30 'sub' 'sub_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %sub_ln62, i3 0" [d6.cpp:62]   --->   Operation 31 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i7 %shl_ln1" [d6.cpp:62]   --->   Operation 32 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %zext_ln62_2, i64 %arg1_read" [d6.cpp:62]   --->   Operation 33 'add' 'add_ln62' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln62, i32 3, i32 63" [d6.cpp:62]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln56 = store i4 %add_ln56, i4 %i" [d6.cpp:56]   --->   Operation 35 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i_2" [d6.cpp:56]   --->   Operation 36 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i61 %trunc_ln" [d6.cpp:62]   --->   Operation 37 'sext' 'sext_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln62" [d6.cpp:62]   --->   Operation 38 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 39 [8/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 39 'readreq' 'mem_load_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i62 %zext_ln56, i62 %sext_ln29_1_cast" [d6.cpp:62]   --->   Operation 40 'add' 'add_ln62_1' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [7/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 41 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i62 %add_ln62_1" [d6.cpp:62]   --->   Operation 42 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln62_1" [d6.cpp:62]   --->   Operation 43 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [8/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 44 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [6/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 45 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 46 [7/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 46 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [5/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 47 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 48 [6/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 48 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 49 [4/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 49 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 50 [5/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 50 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [3/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 51 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [4/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 52 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 53 [2/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 53 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 54 [3/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 54 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 55 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 56 [2/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 56 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 57 [1/1] (7.30ns)   --->   "%mem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr" [d6.cpp:62]   --->   Operation 57 'read' 'mem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 58 [1/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 58 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 59 [1/1] (7.30ns)   --->   "%mem_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_1" [d6.cpp:62]   --->   Operation 59 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%add83239_load_1 = load i128 %add83239"   --->   Operation 70 'load' 'add83239_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add83239_out, i128 %add83239_load_1"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i64 %mem_addr_read" [d6.cpp:62]   --->   Operation 60 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i64 %mem_addr_1_read" [d6.cpp:62]   --->   Operation 61 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.86ns)   --->   Input mux for Operation 62 '%mul_ln62 = mul i128 %zext_ln62_1, i128 %zext_ln62'
ST_12 : Operation 62 [1/1] (3.66ns)   --->   "%mul_ln62 = mul i128 %zext_ln62_1, i128 %zext_ln62" [d6.cpp:62]   --->   Operation 62 'mul' 'mul_ln62' <Predicate = true> <Delay = 3.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%add83239_load = load i128 %add83239" [d6.cpp:62]   --->   Operation 63 'load' 'add83239_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d6.cpp:58]   --->   Operation 64 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d6.cpp:56]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d6.cpp:56]   --->   Operation 66 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (1.57ns)   --->   "%add_ln62_2 = add i128 %mul_ln62, i128 %add83239_load" [d6.cpp:62]   --->   Operation 67 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln56 = store i128 %add_ln62_2, i128 %add83239" [d6.cpp:56]   --->   Operation 68 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc84" [d6.cpp:56]   --->   Operation 69 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ arg1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln29_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add83239_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add83239               (alloca           ) [ 01111111111111]
i                      (alloca           ) [ 01000000000000]
sext_ln29_1_read       (read             ) [ 00000000000000]
arg1_read              (read             ) [ 00000000000000]
sext_ln29_1_cast       (sext             ) [ 00100000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
br_ln0                 (br               ) [ 00000000000000]
i_2                    (load             ) [ 00100000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
icmp_ln56              (icmp             ) [ 01111111111100]
add_ln56               (add              ) [ 00000000000000]
br_ln56                (br               ) [ 00000000000000]
sub_ln62               (sub              ) [ 00000000000000]
shl_ln1                (bitconcatenate   ) [ 00000000000000]
zext_ln62_2            (zext             ) [ 00000000000000]
add_ln62               (add              ) [ 00000000000000]
trunc_ln               (partselect       ) [ 00100000000000]
store_ln56             (store            ) [ 00000000000000]
zext_ln56              (zext             ) [ 00000000000000]
sext_ln62              (sext             ) [ 00000000000000]
mem_addr               (getelementptr    ) [ 01111111111000]
add_ln62_1             (add              ) [ 01010000000000]
sext_ln62_1            (sext             ) [ 00000000000000]
mem_addr_1             (getelementptr    ) [ 01101111111100]
mem_load_req           (readreq          ) [ 00000000000000]
mem_addr_read          (read             ) [ 01100000000110]
mem_load_1_req         (readreq          ) [ 00000000000000]
mem_addr_1_read        (read             ) [ 00100000000010]
zext_ln62              (zext             ) [ 00000000000000]
zext_ln62_1            (zext             ) [ 00000000000000]
mul_ln62               (mul              ) [ 01000000000001]
add83239_load          (load             ) [ 00000000000000]
specpipeline_ln58      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln56 (speclooptripcount) [ 00000000000000]
specloopname_ln56      (specloopname     ) [ 00000000000000]
add_ln62_2             (add              ) [ 00000000000000]
store_ln56             (store            ) [ 00000000000000]
br_ln56                (br               ) [ 00000000000000]
add83239_load_1        (load             ) [ 00000000000000]
write_ln0              (write            ) [ 00000000000000]
ret_ln0                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln29_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add83239_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add83239_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="add83239_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add83239/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln29_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="61" slack="0"/>
<pin id="80" dir="0" index="1" bw="61" slack="0"/>
<pin id="81" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln29_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_readreq_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_1_req/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mem_addr_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="8"/>
<pin id="107" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="mem_addr_1_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="8"/>
<pin id="112" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_1_read/11 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="0" index="2" bw="128" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="mul_ln62_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln29_1_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="61" slack="0"/>
<pin id="127" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_2_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln56_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln56_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln62_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln62_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln62_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="61" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="7" slack="0"/>
<pin id="183" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln56_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln56_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln62_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="61" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="mem_addr_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln62_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="61" slack="1"/>
<pin id="209" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln62_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="62" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mem_addr_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln62_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="2"/>
<pin id="223" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln62_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add83239_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="128" slack="12"/>
<pin id="231" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add83239_load/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln62_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="128" slack="1"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/13 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln56_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="128" slack="0"/>
<pin id="239" dir="0" index="1" bw="128" slack="12"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/13 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add83239_load_1_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="128" slack="10"/>
<pin id="244" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add83239_load_1/11 "/>
</bind>
</comp>

<comp id="246" class="1005" name="add83239_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="0"/>
<pin id="248" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="add83239 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="261" class="1005" name="sext_ln29_1_cast_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="62" slack="1"/>
<pin id="263" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29_1_cast "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln56_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="275" class="1005" name="trunc_ln_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="61" slack="1"/>
<pin id="277" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="280" class="1005" name="mem_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_ln62_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="62" slack="1"/>
<pin id="288" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="mem_addr_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="mem_addr_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="2"/>
<pin id="299" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="mem_addr_1_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="mul_ln62_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="1"/>
<pin id="309" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="54" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="56" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="128"><net_src comp="78" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="139" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="84" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="148" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="210"><net_src comp="193" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="249"><net_src comp="70" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="74" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="264"><net_src comp="125" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="269"><net_src comp="139" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="274"><net_src comp="142" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="178" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="283"><net_src comp="199" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="289"><net_src comp="206" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="294"><net_src comp="214" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="300"><net_src comp="104" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="305"><net_src comp="109" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="310"><net_src comp="121" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="232" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: add83239_out | {11 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_56_5 : mem | {2 3 4 5 6 7 8 9 10 11 }
	Port: test_Pipeline_VITIS_LOOP_56_5 : arg1 | {1 }
	Port: test_Pipeline_VITIS_LOOP_56_5 : sext_ln29_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		sub_ln62 : 2
		shl_ln1 : 3
		zext_ln62_2 : 4
		add_ln62 : 5
		trunc_ln : 6
		store_ln56 : 3
	State 2
		mem_addr : 1
		mem_load_req : 2
		add_ln62_1 : 1
	State 3
		mem_addr_1 : 1
		mem_load_1_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
	State 12
		mul_ln62 : 1
	State 13
		add_ln62_2 : 1
		store_ln56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln56_fu_148       |    0    |    0    |    12   |
|    add   |       add_ln62_fu_172       |    0    |    0    |    71   |
|          |      add_ln62_1_fu_206      |    0    |    0    |    68   |
|          |      add_ln62_2_fu_232      |    0    |    0    |   135   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln62_fu_121       |    16   |    0    |    46   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln56_fu_142      |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln62_fu_154       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln29_1_read_read_fu_78 |    0    |    0    |    0    |
|   read   |     arg1_read_read_fu_84    |    0    |    0    |    0    |
|          |  mem_addr_read_read_fu_104  |    0    |    0    |    0    |
|          | mem_addr_1_read_read_fu_109 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_90      |    0    |    0    |    0    |
|          |      grp_readreq_fu_97      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_114   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   sext_ln29_1_cast_fu_125   |    0    |    0    |    0    |
|   sext   |       sext_ln62_fu_196      |    0    |    0    |    0    |
|          |      sext_ln62_1_fu_211     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln1_fu_160       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln62_2_fu_168     |    0    |    0    |    0    |
|   zext   |       zext_ln56_fu_193      |    0    |    0    |    0    |
|          |       zext_ln62_fu_221      |    0    |    0    |    0    |
|          |      zext_ln62_1_fu_225     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_178       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |    0    |   356   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add83239_reg_246    |   128  |
|   add_ln62_1_reg_286   |   62   |
|       i_2_reg_266      |    4   |
|        i_reg_254       |    4   |
|    icmp_ln56_reg_271   |    1   |
| mem_addr_1_read_reg_302|   64   |
|   mem_addr_1_reg_291   |   64   |
|  mem_addr_read_reg_297 |   64   |
|    mem_addr_reg_280    |   64   |
|    mul_ln62_reg_307    |   128  |
|sext_ln29_1_cast_reg_261|   62   |
|    trunc_ln_reg_275    |   61   |
+------------------------+--------+
|          Total         |   706  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_90 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_97 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   356  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   706  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    0   |   706  |   374  |
+-----------+--------+--------+--------+--------+
