<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct 14 10:23:17 2021" VIVADOVERSION="2020.2.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu3cg" NAME="top" PACKAGE="sfvc784" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rsta_busy" SIGIS="undef" SIGNAME="blk_mem_gen_0_rsta_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="m_axis_tx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_m_axis_tx_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axis_tx_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_tx_tvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_m_axis_tx_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axis_tx_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_tx_tready" SIGIS="undef" SIGNAME="data_path_dmac_0_m_axis_tx_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axis_tx_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="127" NAME="s_axis_rx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_s_axis_rx_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="s_axis_rx_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_rx_tvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_s_axis_rx_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="s_axis_rx_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_rx_tready" SIGIS="undef" SIGNAME="data_path_dmac_0_s_axis_rx_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="s_axis_rx_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="write_enable" SIGIS="undef" SIGNAME="External_Ports_write_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="47" NAME="write_base_address" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_base_address">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_base_address"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="write_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_burst_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_burst_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="write_burst_len" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_burst_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_burst_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="write_ddr_size" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_ddr_size">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_ddr_size"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="16" NAME="write_access_size_bytes" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_access_size_bytes">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_access_size_bytes"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="write_access_tick" SIGIS="undef" SIGNAME="External_Ports_write_access_tick">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_access_tick"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="read_enable" SIGIS="undef" SIGNAME="External_Ports_read_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="47" NAME="read_base_address" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_base_address">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_base_address"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="read_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_burst_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_burst_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="read_burst_len" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_burst_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_burst_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="read_ddr_size" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_ddr_size">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_ddr_size"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="16" NAME="read_access_size_bytes" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_access_size_bytes">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_access_size_bytes"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="read_access_tick" SIGIS="undef" SIGNAME="External_Ports_read_access_tick">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_access_tick"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_fifo_data_ready" SIGIS="undef" SIGNAME="External_Ports_rx_fifo_data_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="rx_fifo_data_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_fifo_has_space" SIGIS="undef" SIGNAME="External_Ports_tx_fifo_has_space">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="tx_fifo_has_space"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_fifo_empty" SIGIS="undef" SIGNAME="External_Ports_tx_fifo_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="tx_fifo_empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_awready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_awvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_wready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_wvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_arready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_arvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_rready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_rvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_rlast" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_wlast" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_bvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ilamaxi_bready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ilamaxi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="ilamaxi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="ilamaxi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ilamaxi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ilamaxi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="ilamaxi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="ilamaxi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ilamaxi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_tx_ready" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_tx_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_tx_valid" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_tx_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_tx_prog_empty" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_prog_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_tx_prog_empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_rx_ready" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_rx_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_rx_valid" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_rx_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_rx_fifo_data_ready" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_fifo_data_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_rx_fifo_data_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="ila_tx_data" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_tx_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="ila_rx_data" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_rx_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ila_read_state" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_state">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_state"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ila_read_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_tx_fifo_wren" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_fifo_wren">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_tx_fifo_wren"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_read_active" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_active">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_active"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="32" NAME="ila_read_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_burst_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_burst_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="ila_read_index" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_index">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_index"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ila_read_ddr_occupation" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_ddr_occupation">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_ddr_occupation"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_read_burst_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_burst_tick_ack">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_burst_tick_ack"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_read_access_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_access_tick_ack">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_access_tick_ack"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_read_ddr_has_data" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_ddr_has_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_ddr_has_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_read_ddr_full" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_ddr_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_read_ddr_full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ila_write_state" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_state">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_state"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ila_write_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_rx_fifo_rden" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_fifo_rden">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_rx_fifo_rden"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_write_active" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_active">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_active"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ila_write_burst_counter" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_burst_counter">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_burst_counter"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="ila_write_index" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_index">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_index"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ila_write_ddr_occupation" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_ddr_occupation">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_ddr_occupation"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_write_burst_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_burst_tick_ack">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_burst_tick_ack"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_write_access_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_access_tick_ack">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_access_tick_ack"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_write_ddr_has_space" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_ddr_has_space">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_ddr_has_space"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ila_write_ddr_full" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_ddr_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="ila_write_ddr_full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="write_busy" SIGIS="undef" SIGNAME="data_path_dmac_0_write_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="write_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="write_burst_tick" SIGIS="undef" SIGNAME="data_path_dmac_0_write_burst_tick">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_burst_tick"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="write_total_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_total_burst_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_total_burst_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="write_current_burst_address" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_current_burst_address">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_current_burst_address"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="write_overflow_ins" SIGIS="undef" SIGNAME="data_path_dmac_0_write_overflow_ins">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_overflow_ins"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="write_overflow_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_overflow_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="write_overflow_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="read_busy" SIGIS="undef" SIGNAME="data_path_dmac_0_read_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="read_burst_tick" SIGIS="undef" SIGNAME="data_path_dmac_0_read_burst_tick">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_burst_tick"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="read_total_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_read_total_burst_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_total_burst_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="read_current_burst_address" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_read_current_burst_address">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_current_burst_address"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="read_underflow_ins" SIGIS="undef" SIGNAME="data_path_dmac_0_read_underflow_ins">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_underflow_ins"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="read_underflow_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_read_underflow_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_path_dmac_0" PORT="read_underflow_count"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="data_path_dmac_0_m_axis_tx" NAME="m_axis_tx" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="top_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tx_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tx_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tx_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_rx" NAME="s_axis_rx" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="top_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_rx_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_rx_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_rx_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="4" FULLNAME="/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="16384" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 a correctable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="128"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xC0000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xC0003FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_path_dmac_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_path_dmac_0_m_axi" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="128"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="128"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="128"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="128"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="128"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="4"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     8.686465 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="top_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="128"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="128"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="128"/>
        <PARAMETER NAME="Read_Width_B" VALUE="128"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef" SIGNAME="blk_mem_gen_0_rsta_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rsta_busy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="128"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/data_path_dmac_0" HWVERSION="1.01" INSTANCE="data_path_dmac_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_path_dmac" VLNV="merckgroup.com:user:data_path_dmac:1.01">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_data_path_dmac_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ilamaxi_arready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_arvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_rready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_rvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_rlast" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_awready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_awvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_wready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_wvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_wlast" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_bvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilamaxi_bready" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilamaxi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="ilamaxi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="ilamaxi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ilamaxi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ilamaxi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ilamaxi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ilamaxi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ilamaxi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ilamaxi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_tx_ready" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_tx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_tx_valid" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_tx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_tx_prog_empty" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_prog_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_tx_prog_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_rx_ready" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_rx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_rx_valid" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_rx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_rx_fifo_data_ready" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_fifo_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_rx_fifo_data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ila_tx_data" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_tx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ila_rx_data" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ila_read_state" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ila_read_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_tx_fifo_wren" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_tx_fifo_wren">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_tx_fifo_wren"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_read_active" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="ila_read_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_burst_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_burst_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="ila_read_index" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_index">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_index"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ila_read_ddr_occupation" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_ddr_occupation">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_ddr_occupation"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_read_burst_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_burst_tick_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_burst_tick_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_read_access_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_access_tick_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_access_tick_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_read_ddr_has_data" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_ddr_has_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_ddr_has_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_read_ddr_full" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_read_ddr_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_read_ddr_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ila_write_state" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ila_write_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_rx_fifo_rden" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_rx_fifo_rden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_rx_fifo_rden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_write_active" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ila_write_burst_counter" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_burst_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_burst_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="ila_write_index" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_index">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_index"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ila_write_ddr_occupation" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_ddr_occupation">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_ddr_occupation"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_write_burst_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_burst_tick_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_burst_tick_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_write_access_tick_ack" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_access_tick_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_access_tick_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_write_ddr_has_space" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_ddr_has_space">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_ddr_has_space"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ila_write_ddr_full" SIGIS="undef" SIGNAME="data_path_dmac_0_ila_write_ddr_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ila_write_ddr_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_enable" SIGIS="undef" SIGNAME="External_Ports_write_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_busy" SIGIS="undef" SIGNAME="data_path_dmac_0_write_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="write_base_address" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_base_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_base_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_burst_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_burst_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="write_burst_len" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_burst_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_burst_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_ddr_size" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_ddr_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_ddr_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="write_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_burst_tick" SIGIS="undef" SIGNAME="data_path_dmac_0_write_burst_tick">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_burst_tick"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_total_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_total_burst_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_total_burst_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_current_burst_address" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_current_burst_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_current_burst_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="write_access_size_bytes" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_write_access_size_bytes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_access_size_bytes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_access_tick" SIGIS="undef" SIGNAME="External_Ports_write_access_tick">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_access_tick"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_overflow_ins" SIGIS="undef" SIGNAME="data_path_dmac_0_write_overflow_ins">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_overflow_ins"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="write_overflow_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_write_overflow_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_overflow_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="read_enable" SIGIS="undef" SIGNAME="External_Ports_read_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_busy" SIGIS="undef" SIGNAME="data_path_dmac_0_read_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="read_base_address" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_base_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_base_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_burst_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_burst_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="read_burst_len" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_burst_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_burst_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_ddr_size" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_ddr_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_ddr_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_burst_tick" SIGIS="undef" SIGNAME="data_path_dmac_0_read_burst_tick">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_burst_tick"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_total_burst_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_read_total_burst_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_total_burst_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_current_burst_address" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_read_current_burst_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_current_burst_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="read_access_size_bytes" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_access_size_bytes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_access_size_bytes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="read_access_tick" SIGIS="undef" SIGNAME="External_Ports_read_access_tick">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_access_tick"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_underflow_ins" SIGIS="undef" SIGNAME="data_path_dmac_0_read_underflow_ins">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_underflow_ins"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="read_underflow_count" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_read_underflow_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_underflow_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_rx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_s_axis_rx_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="s_axis_rx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_rx_tvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_s_axis_rx_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="s_axis_rx_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_rx_tready" SIGIS="undef" SIGNAME="data_path_dmac_0_s_axis_rx_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="s_axis_rx_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_fifo_data_ready" SIGIS="undef" SIGNAME="External_Ports_rx_fifo_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_fifo_data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_path_dmac_0_m_axis_tx_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="m_axis_tx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tx_tvalid" SIGIS="undef" SIGNAME="data_path_dmac_0_m_axis_tx_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="m_axis_tx_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tx_tready" SIGIS="undef" SIGNAME="data_path_dmac_0_m_axis_tx_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="m_axis_tx_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_fifo_has_space" SIGIS="undef" SIGNAME="External_Ports_tx_fifo_has_space">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_fifo_has_space"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_fifo_empty" SIGIS="undef" SIGNAME="External_Ports_tx_fifo_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_fifo_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_path_dmac_0_m_axis_tx" NAME="m_axis_tx" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tx_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tx_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tx_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_rx" NAME="s_axis_rx" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_rx_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_rx_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_rx_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="data_path_dmac_0_m_axi" DATAWIDTH="128" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="48"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC0003FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
