
small_led_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af60  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  0800b0f0  0800b0f0  0001b0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b350  0800b350  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  0800b350  0800b350  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b350  0800b350  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b350  0800b350  0001b350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b354  0800b354  0001b354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800b358  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c80  20000080  0800b3d8  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003d00  0800b3d8  00023d00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001db36  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004990  00000000  00000000  0003dbe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  00042578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019b0  00000000  00000000  000440a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002768c  00000000  00000000  00045a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020e04  00000000  00000000  0006d0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3c24  00000000  00000000  0008dee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00181b04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007afc  00000000  00000000  00181b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  00189650  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  00189674  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b0d8 	.word	0x0800b0d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800b0d8 	.word	0x0800b0d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <animate_led_show_strip>:
 * @brief   Write data stored in `gp_ws28128b_strip` array to the strip
 * @param   strip_mask - the strip to write to
 * @return  void
 */
void animate_led_show_strip(const strip_mask_t strip_mask)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	80fb      	strh	r3, [r7, #6]
    if (strip_mask & STRIP_BIT_1)
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	f003 0301 	and.w	r3, r3, #1
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <animate_led_show_strip+0x18>
    {
        ws2812b_show_strip_one();
 8000ac0:	f001 fe8a 	bl	80027d8 <ws2812b_show_strip_one>
    }
#if defined(STRIP_2_LENGTH)
    if (strip_mask & STRIP_BIT_2)
 8000ac4:	88fb      	ldrh	r3, [r7, #6]
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <animate_led_show_strip+0x26>
    {
        ws2812b_show_strip_two();
 8000ace:	f001 fe89 	bl	80027e4 <ws2812b_show_strip_two>
    {
        // STRIP_BIT_3
        ws2812b_show_strip_three();
    }
#endif
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <animate_led_set_pixel>:


void animate_led_set_pixel(const strip_mask_t mask, const uint16_t pixel, const uint8_t red, const uint8_t green,
                           const uint8_t blue)
{
 8000ada:	b590      	push	{r4, r7, lr}
 8000adc:	b087      	sub	sp, #28
 8000ade:	af02      	add	r7, sp, #8
 8000ae0:	4604      	mov	r4, r0
 8000ae2:	4608      	mov	r0, r1
 8000ae4:	4611      	mov	r1, r2
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	4623      	mov	r3, r4
 8000aea:	80fb      	strh	r3, [r7, #6]
 8000aec:	4603      	mov	r3, r0
 8000aee:	80bb      	strh	r3, [r7, #4]
 8000af0:	460b      	mov	r3, r1
 8000af2:	70fb      	strb	r3, [r7, #3]
 8000af4:	4613      	mov	r3, r2
 8000af6:	70bb      	strb	r3, [r7, #2]
    if (STRIP_BIT_ALL_SET == mask)
 8000af8:	88fb      	ldrh	r3, [r7, #6]
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	d11c      	bne.n	8000b38 <animate_led_set_pixel+0x5e>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000afe:	2301      	movs	r3, #1
 8000b00:	73fb      	strb	r3, [r7, #15]
 8000b02:	e015      	b.n	8000b30 <animate_led_set_pixel+0x56>
        {
            //offset = animate_led_get_strip_offset(strip_bit);
            if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
 8000b04:	88ba      	ldrh	r2, [r7, #4]
 8000b06:	7bfb      	ldrb	r3, [r7, #15]
 8000b08:	4611      	mov	r1, r2
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f001 fc02 	bl	8002314 <ws2812_pixel_is_in_strip_range>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d009      	beq.n	8000b2a <animate_led_set_pixel+0x50>
 8000b16:	78bc      	ldrb	r4, [r7, #2]
 8000b18:	78fa      	ldrb	r2, [r7, #3]
 8000b1a:	88b9      	ldrh	r1, [r7, #4]
 8000b1c:	7bf8      	ldrb	r0, [r7, #15]
 8000b1e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	4623      	mov	r3, r4
 8000b26:	f001 fc19 	bl	800235c <ws2812b_set_led>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	73fb      	strb	r3, [r7, #15]
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	2b02      	cmp	r3, #2
 8000b34:	d9e6      	bls.n	8000b04 <animate_led_set_pixel+0x2a>
                if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
            }
        }
    }
    //animate_led_show_strip(mask);
}
 8000b36:	e020      	b.n	8000b7a <animate_led_set_pixel+0xa0>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000b38:	2301      	movs	r3, #1
 8000b3a:	73bb      	strb	r3, [r7, #14]
 8000b3c:	e01a      	b.n	8000b74 <animate_led_set_pixel+0x9a>
            if (mask & strip_bit)
 8000b3e:	88fa      	ldrh	r2, [r7, #6]
 8000b40:	7bbb      	ldrb	r3, [r7, #14]
 8000b42:	4013      	ands	r3, r2
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d012      	beq.n	8000b6e <animate_led_set_pixel+0x94>
                if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
 8000b48:	88ba      	ldrh	r2, [r7, #4]
 8000b4a:	7bbb      	ldrb	r3, [r7, #14]
 8000b4c:	4611      	mov	r1, r2
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f001 fbe0 	bl	8002314 <ws2812_pixel_is_in_strip_range>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d009      	beq.n	8000b6e <animate_led_set_pixel+0x94>
 8000b5a:	78bc      	ldrb	r4, [r7, #2]
 8000b5c:	78fa      	ldrb	r2, [r7, #3]
 8000b5e:	88b9      	ldrh	r1, [r7, #4]
 8000b60:	7bb8      	ldrb	r0, [r7, #14]
 8000b62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	4623      	mov	r3, r4
 8000b6a:	f001 fbf7 	bl	800235c <ws2812b_set_led>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000b6e:	7bbb      	ldrb	r3, [r7, #14]
 8000b70:	3301      	adds	r3, #1
 8000b72:	73bb      	strb	r3, [r7, #14]
 8000b74:	7bbb      	ldrb	r3, [r7, #14]
 8000b76:	2b02      	cmp	r3, #2
 8000b78:	d9e1      	bls.n	8000b3e <animate_led_set_pixel+0x64>
}
 8000b7a:	bf00      	nop
 8000b7c:	3714      	adds	r7, #20
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd90      	pop	{r4, r7, pc}
	...

08000b84 <animate_led_set_all_pixels>:


void animate_led_set_all_pixels(const strip_mask_t mask, const uint8_t red, const uint8_t green, const uint8_t blue)
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b089      	sub	sp, #36	; 0x24
 8000b88:	af02      	add	r7, sp, #8
 8000b8a:	4604      	mov	r4, r0
 8000b8c:	4608      	mov	r0, r1
 8000b8e:	4611      	mov	r1, r2
 8000b90:	461a      	mov	r2, r3
 8000b92:	4623      	mov	r3, r4
 8000b94:	80fb      	strh	r3, [r7, #6]
 8000b96:	4603      	mov	r3, r0
 8000b98:	717b      	strb	r3, [r7, #5]
 8000b9a:	460b      	mov	r3, r1
 8000b9c:	713b      	strb	r3, [r7, #4]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	70fb      	strb	r3, [r7, #3]
    uint16_t strip_size = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	81fb      	strh	r3, [r7, #14]
    if (mask == g_all_strip_mask)
 8000ba6:	4b2b      	ldr	r3, [pc, #172]	; (8000c54 <animate_led_set_all_pixels+0xd0>)
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	88fa      	ldrh	r2, [r7, #6]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d122      	bne.n	8000bf6 <animate_led_set_all_pixels+0x72>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	75fb      	strb	r3, [r7, #23]
 8000bb4:	e01b      	b.n	8000bee <animate_led_set_all_pixels+0x6a>
        {
            strip_size = ws2812_get_strip_size(strip_bit);
 8000bb6:	7dfb      	ldrb	r3, [r7, #23]
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 fb2f 	bl	800221c <ws2812_get_strip_size>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	81fb      	strh	r3, [r7, #14]
            //offset = animate_led_get_strip_offset(strip_bit);
            for (uint16_t iii = 0; iii < strip_size; iii++) ws2812b_set_led(strip_bit, iii, red, green, blue);
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	82bb      	strh	r3, [r7, #20]
 8000bc6:	e00b      	b.n	8000be0 <animate_led_set_all_pixels+0x5c>
 8000bc8:	793c      	ldrb	r4, [r7, #4]
 8000bca:	797a      	ldrb	r2, [r7, #5]
 8000bcc:	8ab9      	ldrh	r1, [r7, #20]
 8000bce:	7df8      	ldrb	r0, [r7, #23]
 8000bd0:	78fb      	ldrb	r3, [r7, #3]
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	4623      	mov	r3, r4
 8000bd6:	f001 fbc1 	bl	800235c <ws2812b_set_led>
 8000bda:	8abb      	ldrh	r3, [r7, #20]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	82bb      	strh	r3, [r7, #20]
 8000be0:	8aba      	ldrh	r2, [r7, #20]
 8000be2:	89fb      	ldrh	r3, [r7, #14]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d3ef      	bcc.n	8000bc8 <animate_led_set_all_pixels+0x44>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000be8:	7dfb      	ldrb	r3, [r7, #23]
 8000bea:	3301      	adds	r3, #1
 8000bec:	75fb      	strb	r3, [r7, #23]
 8000bee:	7dfb      	ldrb	r3, [r7, #23]
 8000bf0:	2b02      	cmp	r3, #2
 8000bf2:	d9e0      	bls.n	8000bb6 <animate_led_set_all_pixels+0x32>
 8000bf4:	e026      	b.n	8000c44 <animate_led_set_all_pixels+0xc0>
        }
    }
    else
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	74fb      	strb	r3, [r7, #19]
 8000bfa:	e020      	b.n	8000c3e <animate_led_set_all_pixels+0xba>
        {
            if (mask & strip_bit)
 8000bfc:	88fa      	ldrh	r2, [r7, #6]
 8000bfe:	7cfb      	ldrb	r3, [r7, #19]
 8000c00:	4013      	ands	r3, r2
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d018      	beq.n	8000c38 <animate_led_set_all_pixels+0xb4>
            {
                strip_size = ws2812_get_strip_size(strip_bit);
 8000c06:	7cfb      	ldrb	r3, [r7, #19]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f001 fb07 	bl	800221c <ws2812_get_strip_size>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	81fb      	strh	r3, [r7, #14]
                for (uint16_t yyy = 0; yyy < strip_size; yyy++) ws2812b_set_led(strip_bit, yyy, red, green, blue);
 8000c12:	2300      	movs	r3, #0
 8000c14:	823b      	strh	r3, [r7, #16]
 8000c16:	e00b      	b.n	8000c30 <animate_led_set_all_pixels+0xac>
 8000c18:	793c      	ldrb	r4, [r7, #4]
 8000c1a:	797a      	ldrb	r2, [r7, #5]
 8000c1c:	8a39      	ldrh	r1, [r7, #16]
 8000c1e:	7cf8      	ldrb	r0, [r7, #19]
 8000c20:	78fb      	ldrb	r3, [r7, #3]
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	4623      	mov	r3, r4
 8000c26:	f001 fb99 	bl	800235c <ws2812b_set_led>
 8000c2a:	8a3b      	ldrh	r3, [r7, #16]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	823b      	strh	r3, [r7, #16]
 8000c30:	8a3a      	ldrh	r2, [r7, #16]
 8000c32:	89fb      	ldrh	r3, [r7, #14]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d3ef      	bcc.n	8000c18 <animate_led_set_all_pixels+0x94>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000c38:	7cfb      	ldrb	r3, [r7, #19]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	74fb      	strb	r3, [r7, #19]
 8000c3e:	7cfb      	ldrb	r3, [r7, #19]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d9db      	bls.n	8000bfc <animate_led_set_all_pixels+0x78>
            }
        }
    }
    animate_led_show_strip(mask);
 8000c44:	88fb      	ldrh	r3, [r7, #6]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff30 	bl	8000aac <animate_led_show_strip>
}
 8000c4c:	bf00      	nop
 8000c4e:	371c      	adds	r7, #28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd90      	pop	{r4, r7, pc}
 8000c54:	200007d4 	.word	0x200007d4

08000c58 <animate_led_solid_custom_color>:
	}
}


void animate_led_solid_custom_color(const strip_mask_t mask_solid, const color_hex_code_e color_solid)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	6039      	str	r1, [r7, #0]
 8000c62:	80fb      	strh	r3, [r7, #6]
    uint8_t color_solid_rgb[sizeof(ws2812b_led_t)] = {0};
 8000c64:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <animate_led_solid_custom_color+0x40>)
 8000c66:	881b      	ldrh	r3, [r3, #0]
 8000c68:	81bb      	strh	r3, [r7, #12]
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_solid, color_solid_rgb);
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	4619      	mov	r1, r3
 8000c74:	6838      	ldr	r0, [r7, #0]
 8000c76:	f000 fd5d 	bl	8001734 <color_led_hex_to_rgb>
    animate_led_set_all_pixels(mask_solid, color_solid_rgb[offsetof(ws2812b_led_t, red)],
 8000c7a:	7b39      	ldrb	r1, [r7, #12]
 8000c7c:	7b7a      	ldrb	r2, [r7, #13]
 8000c7e:	7bbb      	ldrb	r3, [r7, #14]
 8000c80:	88f8      	ldrh	r0, [r7, #6]
 8000c82:	f7ff ff7f 	bl	8000b84 <animate_led_set_all_pixels>
                               color_solid_rgb[offsetof(ws2812b_led_t, green)],
                               color_solid_rgb[offsetof(ws2812b_led_t, blue)]);
    animate_led_show_strip(mask_solid);
 8000c86:	88fb      	ldrh	r3, [r7, #6]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff0f 	bl	8000aac <animate_led_show_strip>
}
 8000c8e:	bf00      	nop
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	0800b0f0 	.word	0x0800b0f0

08000c9c <animate_led_turn_all_pixels_off>:
 * @param   void
 * @return  void
 * @note    This function will set `gp_ws28128b_strip` array and write it to the strip(s).
 */
void animate_led_turn_all_pixels_off(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	animate_led_set_all_pixels((strip_mask_t)STRIP_BIT_ALL_SET, 0, 0, 0);
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	2003      	movs	r0, #3
 8000ca8:	f7ff ff6c 	bl	8000b84 <animate_led_set_all_pixels>
}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <animate_led_only_spell_word>:
}


void animate_led_only_spell_word(const strip_mask_t mask_spell, const color_hex_code_e color_spell,
                                 const uint16_t time_ms)
{
 8000cb0:	b590      	push	{r4, r7, lr}
 8000cb2:	ed2d 8b02 	vpush	{d8}
 8000cb6:	b089      	sub	sp, #36	; 0x24
 8000cb8:	af02      	add	r7, sp, #8
 8000cba:	4603      	mov	r3, r0
 8000cbc:	6039      	str	r1, [r7, #0]
 8000cbe:	80fb      	strh	r3, [r7, #6]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_spell);
 8000cc4:	88fb      	ldrh	r3, [r7, #6]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f001 faf4 	bl	80022b4 <ws2812_led_get_max_strip_size>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	827b      	strh	r3, [r7, #18]
    uint8_t color_spell_rgb[sizeof(ws2812b_led_t)] = {0};
 8000cd0:	4b26      	ldr	r3, [pc, #152]	; (8000d6c <animate_led_only_spell_word+0xbc>)
 8000cd2:	881b      	ldrh	r3, [r3, #0]
 8000cd4:	81bb      	strh	r3, [r7, #12]
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_spell, color_spell_rgb);
 8000cda:	f107 030c 	add.w	r3, r7, #12
 8000cde:	4619      	mov	r1, r3
 8000ce0:	6838      	ldr	r0, [r7, #0]
 8000ce2:	f000 fd27 	bl	8001734 <color_led_hex_to_rgb>
	for (int i = 0; i < strip_size; i++)
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	e034      	b.n	8000d56 <animate_led_only_spell_word+0xa6>
	{
        if (task_button_press_interrupt_occurred())
 8000cec:	f000 fdb4 	bl	8001858 <task_button_press_interrupt_occurred>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d00d      	beq.n	8000d12 <animate_led_only_spell_word+0x62>
        {
            if (task_button_press_check_interrupts(&color_spell_rgb[offsetof(ws2812b_led_t, red)], &color_spell_rgb[offsetof(ws2812b_led_t, green)], &color_spell_rgb[offsetof(ws2812b_led_t, blue)]))
 8000cf6:	f107 030c 	add.w	r3, r7, #12
 8000cfa:	1c9a      	adds	r2, r3, #2
 8000cfc:	f107 030c 	add.w	r3, r7, #12
 8000d00:	1c59      	adds	r1, r3, #1
 8000d02:	f107 030c 	add.w	r3, r7, #12
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 fe0a 	bl	8001920 <task_button_press_check_interrupts>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d126      	bne.n	8000d60 <animate_led_only_spell_word+0xb0>
            {
                return;
            }
        }
        animate_led_set_pixel(mask_spell, i,
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	b299      	uxth	r1, r3
 8000d16:	7b3a      	ldrb	r2, [r7, #12]
 8000d18:	7b7c      	ldrb	r4, [r7, #13]
 8000d1a:	7bbb      	ldrb	r3, [r7, #14]
 8000d1c:	88f8      	ldrh	r0, [r7, #6]
 8000d1e:	9300      	str	r3, [sp, #0]
 8000d20:	4623      	mov	r3, r4
 8000d22:	f7ff feda 	bl	8000ada <animate_led_set_pixel>
                              color_spell_rgb[offsetof(ws2812b_led_t, red)],
                              color_spell_rgb[offsetof(ws2812b_led_t, green)],
                              color_spell_rgb[offsetof(ws2812b_led_t, blue)]);
        animate_led_show_strip(mask_spell);
 8000d26:	88fb      	ldrh	r3, [r7, #6]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff febf 	bl	8000aac <animate_led_show_strip>
		task_led_ctrl_delay(time_ms / task_led_ctrl_speed());
 8000d2e:	88bb      	ldrh	r3, [r7, #4]
 8000d30:	ee07 3a90 	vmov	s15, r3
 8000d34:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000d38:	f001 f948 	bl	8001fcc <task_led_ctrl_speed>
 8000d3c:	eeb0 7a40 	vmov.f32	s14, s0
 8000d40:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8000d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d48:	ee17 0a90 	vmov	r0, s15
 8000d4c:	f001 f814 	bl	8001d78 <task_led_ctrl_delay>
	for (int i = 0; i < strip_size; i++)
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	3301      	adds	r3, #1
 8000d54:	617b      	str	r3, [r7, #20]
 8000d56:	8a7b      	ldrh	r3, [r7, #18]
 8000d58:	697a      	ldr	r2, [r7, #20]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	dbc6      	blt.n	8000cec <animate_led_only_spell_word+0x3c>
 8000d5e:	e000      	b.n	8000d62 <animate_led_only_spell_word+0xb2>
                return;
 8000d60:	bf00      	nop
	}
}
 8000d62:	371c      	adds	r7, #28
 8000d64:	46bd      	mov	sp, r7
 8000d66:	ecbd 8b02 	vpop	{d8}
 8000d6a:	bd90      	pop	{r4, r7, pc}
 8000d6c:	0800b0f0 	.word	0x0800b0f0

08000d70 <animate_led_fade_in_fade_out>:
    }
}


void animate_led_fade_in_fade_out(const strip_mask_t mask_fade, const color_hex_code_e color_fade)
{
 8000d70:	b5b0      	push	{r4, r5, r7, lr}
 8000d72:	b08a      	sub	sp, #40	; 0x28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	81fb      	strh	r3, [r7, #14]
    float r, g, b;
    uint8_t color_fade_rgb[sizeof(ws2812b_led_t)] = {0};
 8000d7c:	4b9b      	ldr	r3, [pc, #620]	; (8000fec <animate_led_fade_in_fade_out+0x27c>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	823b      	strh	r3, [r7, #16]
 8000d82:	2300      	movs	r3, #0
 8000d84:	74bb      	strb	r3, [r7, #18]
    color_led_hex_to_rgb(color_fade, color_fade_rgb);
 8000d86:	f107 0310 	add.w	r3, r7, #16
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	68b8      	ldr	r0, [r7, #8]
 8000d8e:	f000 fcd1 	bl	8001734 <color_led_hex_to_rgb>
    for (int iii = 0; iii < 256; iii++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
 8000d96:	e08b      	b.n	8000eb0 <animate_led_fade_in_fade_out+0x140>
    {
        if (task_button_press_interrupt_occurred())
 8000d98:	f000 fd5e 	bl	8001858 <task_button_press_interrupt_occurred>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d00e      	beq.n	8000dc0 <animate_led_fade_in_fade_out+0x50>
        {
            if (task_button_press_check_interrupts(&color_fade_rgb[offsetof(ws2812b_led_t, red)], &color_fade_rgb[offsetof(ws2812b_led_t, green)], &color_fade_rgb[offsetof(ws2812b_led_t, blue)]))
 8000da2:	f107 0310 	add.w	r3, r7, #16
 8000da6:	1c9a      	adds	r2, r3, #2
 8000da8:	f107 0310 	add.w	r3, r7, #16
 8000dac:	1c59      	adds	r1, r3, #1
 8000dae:	f107 0310 	add.w	r3, r7, #16
 8000db2:	4618      	mov	r0, r3
 8000db4:	f000 fdb4 	bl	8001920 <task_button_press_check_interrupts>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f040 810f 	bne.w	8000fde <animate_led_fade_in_fade_out+0x26e>
            {
                return;
            }
        }
        r = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, red)];
 8000dc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000dc2:	f7ff fba7 	bl	8000514 <__aeabi_i2d>
 8000dc6:	f04f 0200 	mov.w	r2, #0
 8000dca:	4b89      	ldr	r3, [pc, #548]	; (8000ff0 <animate_led_fade_in_fade_out+0x280>)
 8000dcc:	f7ff fd36 	bl	800083c <__aeabi_ddiv>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	4614      	mov	r4, r2
 8000dd6:	461d      	mov	r5, r3
 8000dd8:	7c3b      	ldrb	r3, [r7, #16]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fb9a 	bl	8000514 <__aeabi_i2d>
 8000de0:	4602      	mov	r2, r0
 8000de2:	460b      	mov	r3, r1
 8000de4:	4620      	mov	r0, r4
 8000de6:	4629      	mov	r1, r5
 8000de8:	f7ff fbfe 	bl	80005e8 <__aeabi_dmul>
 8000dec:	4602      	mov	r2, r0
 8000dee:	460b      	mov	r3, r1
 8000df0:	4610      	mov	r0, r2
 8000df2:	4619      	mov	r1, r3
 8000df4:	f7ff fe0a 	bl	8000a0c <__aeabi_d2f>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, green)];
 8000dfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000dfe:	f7ff fb89 	bl	8000514 <__aeabi_i2d>
 8000e02:	f04f 0200 	mov.w	r2, #0
 8000e06:	4b7a      	ldr	r3, [pc, #488]	; (8000ff0 <animate_led_fade_in_fade_out+0x280>)
 8000e08:	f7ff fd18 	bl	800083c <__aeabi_ddiv>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	460b      	mov	r3, r1
 8000e10:	4614      	mov	r4, r2
 8000e12:	461d      	mov	r5, r3
 8000e14:	7c7b      	ldrb	r3, [r7, #17]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff fb7c 	bl	8000514 <__aeabi_i2d>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	460b      	mov	r3, r1
 8000e20:	4620      	mov	r0, r4
 8000e22:	4629      	mov	r1, r5
 8000e24:	f7ff fbe0 	bl	80005e8 <__aeabi_dmul>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	4619      	mov	r1, r3
 8000e30:	f7ff fdec 	bl	8000a0c <__aeabi_d2f>
 8000e34:	4603      	mov	r3, r0
 8000e36:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, blue)];
 8000e38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000e3a:	f7ff fb6b 	bl	8000514 <__aeabi_i2d>
 8000e3e:	f04f 0200 	mov.w	r2, #0
 8000e42:	4b6b      	ldr	r3, [pc, #428]	; (8000ff0 <animate_led_fade_in_fade_out+0x280>)
 8000e44:	f7ff fcfa 	bl	800083c <__aeabi_ddiv>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	4614      	mov	r4, r2
 8000e4e:	461d      	mov	r5, r3
 8000e50:	7cbb      	ldrb	r3, [r7, #18]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fb5e 	bl	8000514 <__aeabi_i2d>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	460b      	mov	r3, r1
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	4629      	mov	r1, r5
 8000e60:	f7ff fbc2 	bl	80005e8 <__aeabi_dmul>
 8000e64:	4602      	mov	r2, r0
 8000e66:	460b      	mov	r3, r1
 8000e68:	4610      	mov	r0, r2
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f7ff fdce 	bl	8000a0c <__aeabi_d2f>
 8000e70:	4603      	mov	r3, r0
 8000e72:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask_fade, r, g, b);
 8000e74:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e7c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e80:	793b      	ldrb	r3, [r7, #4]
 8000e82:	b2d9      	uxtb	r1, r3
 8000e84:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e8c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e90:	793b      	ldrb	r3, [r7, #4]
 8000e92:	b2da      	uxtb	r2, r3
 8000e94:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e9c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000ea0:	793b      	ldrb	r3, [r7, #4]
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	89f8      	ldrh	r0, [r7, #14]
 8000ea6:	f7ff fe6d 	bl	8000b84 <animate_led_set_all_pixels>
    for (int iii = 0; iii < 256; iii++)
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eac:	3301      	adds	r3, #1
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
 8000eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb2:	2bff      	cmp	r3, #255	; 0xff
 8000eb4:	f77f af70 	ble.w	8000d98 <animate_led_fade_in_fade_out+0x28>
    }
    for (int iii = 255; iii >= 0; iii = iii-2)
 8000eb8:	23ff      	movs	r3, #255	; 0xff
 8000eba:	623b      	str	r3, [r7, #32]
 8000ebc:	e08a      	b.n	8000fd4 <animate_led_fade_in_fade_out+0x264>
    {
        if (task_button_press_interrupt_occurred())
 8000ebe:	f000 fccb 	bl	8001858 <task_button_press_interrupt_occurred>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d00d      	beq.n	8000ee4 <animate_led_fade_in_fade_out+0x174>
        {
            if (task_button_press_check_interrupts(&color_fade_rgb[offsetof(ws2812b_led_t, red)], &color_fade_rgb[offsetof(ws2812b_led_t, green)], &color_fade_rgb[offsetof(ws2812b_led_t, blue)]))
 8000ec8:	f107 0310 	add.w	r3, r7, #16
 8000ecc:	1c9a      	adds	r2, r3, #2
 8000ece:	f107 0310 	add.w	r3, r7, #16
 8000ed2:	1c59      	adds	r1, r3, #1
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 fd21 	bl	8001920 <task_button_press_check_interrupts>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d17e      	bne.n	8000fe2 <animate_led_fade_in_fade_out+0x272>
            {
                return;
            }
        }
        r = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, red)];
 8000ee4:	6a38      	ldr	r0, [r7, #32]
 8000ee6:	f7ff fb15 	bl	8000514 <__aeabi_i2d>
 8000eea:	f04f 0200 	mov.w	r2, #0
 8000eee:	4b40      	ldr	r3, [pc, #256]	; (8000ff0 <animate_led_fade_in_fade_out+0x280>)
 8000ef0:	f7ff fca4 	bl	800083c <__aeabi_ddiv>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4614      	mov	r4, r2
 8000efa:	461d      	mov	r5, r3
 8000efc:	7c3b      	ldrb	r3, [r7, #16]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fb08 	bl	8000514 <__aeabi_i2d>
 8000f04:	4602      	mov	r2, r0
 8000f06:	460b      	mov	r3, r1
 8000f08:	4620      	mov	r0, r4
 8000f0a:	4629      	mov	r1, r5
 8000f0c:	f7ff fb6c 	bl	80005e8 <__aeabi_dmul>
 8000f10:	4602      	mov	r2, r0
 8000f12:	460b      	mov	r3, r1
 8000f14:	4610      	mov	r0, r2
 8000f16:	4619      	mov	r1, r3
 8000f18:	f7ff fd78 	bl	8000a0c <__aeabi_d2f>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, green)];
 8000f20:	6a38      	ldr	r0, [r7, #32]
 8000f22:	f7ff faf7 	bl	8000514 <__aeabi_i2d>
 8000f26:	f04f 0200 	mov.w	r2, #0
 8000f2a:	4b31      	ldr	r3, [pc, #196]	; (8000ff0 <animate_led_fade_in_fade_out+0x280>)
 8000f2c:	f7ff fc86 	bl	800083c <__aeabi_ddiv>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	4614      	mov	r4, r2
 8000f36:	461d      	mov	r5, r3
 8000f38:	7c7b      	ldrb	r3, [r7, #17]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff faea 	bl	8000514 <__aeabi_i2d>
 8000f40:	4602      	mov	r2, r0
 8000f42:	460b      	mov	r3, r1
 8000f44:	4620      	mov	r0, r4
 8000f46:	4629      	mov	r1, r5
 8000f48:	f7ff fb4e 	bl	80005e8 <__aeabi_dmul>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	4610      	mov	r0, r2
 8000f52:	4619      	mov	r1, r3
 8000f54:	f7ff fd5a 	bl	8000a0c <__aeabi_d2f>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, blue)];
 8000f5c:	6a38      	ldr	r0, [r7, #32]
 8000f5e:	f7ff fad9 	bl	8000514 <__aeabi_i2d>
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <animate_led_fade_in_fade_out+0x280>)
 8000f68:	f7ff fc68 	bl	800083c <__aeabi_ddiv>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4614      	mov	r4, r2
 8000f72:	461d      	mov	r5, r3
 8000f74:	7cbb      	ldrb	r3, [r7, #18]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff facc 	bl	8000514 <__aeabi_i2d>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4620      	mov	r0, r4
 8000f82:	4629      	mov	r1, r5
 8000f84:	f7ff fb30 	bl	80005e8 <__aeabi_dmul>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f7ff fd3c 	bl	8000a0c <__aeabi_d2f>
 8000f94:	4603      	mov	r3, r0
 8000f96:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask_fade, r, g, b);
 8000f98:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fa0:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fa4:	793b      	ldrb	r3, [r7, #4]
 8000fa6:	b2d9      	uxtb	r1, r3
 8000fa8:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fb0:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fb4:	793b      	ldrb	r3, [r7, #4]
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fc0:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fc4:	793b      	ldrb	r3, [r7, #4]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	89f8      	ldrh	r0, [r7, #14]
 8000fca:	f7ff fddb 	bl	8000b84 <animate_led_set_all_pixels>
    for (int iii = 255; iii >= 0; iii = iii-2)
 8000fce:	6a3b      	ldr	r3, [r7, #32]
 8000fd0:	3b02      	subs	r3, #2
 8000fd2:	623b      	str	r3, [r7, #32]
 8000fd4:	6a3b      	ldr	r3, [r7, #32]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	f6bf af71 	bge.w	8000ebe <animate_led_fade_in_fade_out+0x14e>
 8000fdc:	e002      	b.n	8000fe4 <animate_led_fade_in_fade_out+0x274>
                return;
 8000fde:	bf00      	nop
 8000fe0:	e000      	b.n	8000fe4 <animate_led_fade_in_fade_out+0x274>
                return;
 8000fe2:	bf00      	nop
    }
}
 8000fe4:	3728      	adds	r7, #40	; 0x28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bdb0      	pop	{r4, r5, r7, pc}
 8000fea:	bf00      	nop
 8000fec:	0800b0f0 	.word	0x0800b0f0
 8000ff0:	40700000 	.word	0x40700000

08000ff4 <animate_led_twinkle>:
}


void animate_led_twinkle(const strip_mask_t twinkle_mask, const color_hex_code_e color_twinkle, const uint16_t count,
                         const uint16_t speed_delay, const bool only_one)
{
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	ed2d 8b02 	vpush	{d8}
 8000ffa:	b08b      	sub	sp, #44	; 0x2c
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	4611      	mov	r1, r2
 8001002:	461a      	mov	r2, r3
 8001004:	4603      	mov	r3, r0
 8001006:	81fb      	strh	r3, [r7, #14]
 8001008:	460b      	mov	r3, r1
 800100a:	81bb      	strh	r3, [r7, #12]
 800100c:	4613      	mov	r3, r2
 800100e:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = ws2812_led_get_max_strip_size(twinkle_mask);
 8001010:	89fb      	ldrh	r3, [r7, #14]
 8001012:	4618      	mov	r0, r3
 8001014:	f001 f94e 	bl	80022b4 <ws2812_led_get_max_strip_size>
 8001018:	4603      	mov	r3, r0
 800101a:	837b      	strh	r3, [r7, #26]
    uint8_t color_twinkle_rgb[sizeof(ws2812b_led_t)] = {0};
 800101c:	4b2e      	ldr	r3, [pc, #184]	; (80010d8 <animate_led_twinkle+0xe4>)
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	82bb      	strh	r3, [r7, #20]
 8001022:	2300      	movs	r3, #0
 8001024:	75bb      	strb	r3, [r7, #22]
    color_led_hex_to_rgb(color_twinkle, color_twinkle_rgb);
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	4619      	mov	r1, r3
 800102c:	68b8      	ldr	r0, [r7, #8]
 800102e:	f000 fb81 	bl	8001734 <color_led_hex_to_rgb>
    for (int iii = 0; iii < count; iii++)
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
 8001036:	e043      	b.n	80010c0 <animate_led_twinkle+0xcc>
    {
        if (task_button_press_interrupt_occurred())
 8001038:	f000 fc0e 	bl	8001858 <task_button_press_interrupt_occurred>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d00d      	beq.n	800105e <animate_led_twinkle+0x6a>
        {
            if (task_button_press_check_interrupts(&color_twinkle_rgb[offsetof(ws2812b_led_t, red)], &color_twinkle_rgb[offsetof(ws2812b_led_t, green)], &color_twinkle_rgb[offsetof(ws2812b_led_t, blue)]))
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	1c9a      	adds	r2, r3, #2
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	1c59      	adds	r1, r3, #1
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fc64 	bl	8001920 <task_button_press_check_interrupts>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d135      	bne.n	80010ca <animate_led_twinkle+0xd6>
            {
                return;
            }
        }
        animate_led_set_pixel(twinkle_mask, random_num(0, strip_size),
 800105e:	8b7b      	ldrh	r3, [r7, #26]
 8001060:	4619      	mov	r1, r3
 8001062:	2000      	movs	r0, #0
 8001064:	f008 fac3 	bl	80095ee <random_num>
 8001068:	4603      	mov	r3, r0
 800106a:	b299      	uxth	r1, r3
 800106c:	7d3a      	ldrb	r2, [r7, #20]
 800106e:	7d7c      	ldrb	r4, [r7, #21]
 8001070:	7dbb      	ldrb	r3, [r7, #22]
 8001072:	89f8      	ldrh	r0, [r7, #14]
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	4623      	mov	r3, r4
 8001078:	f7ff fd2f 	bl	8000ada <animate_led_set_pixel>
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, red)]),
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, green)]),
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, blue)]));
        animate_led_show_strip(twinkle_mask);
 800107c:	89fb      	ldrh	r3, [r7, #14]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fd14 	bl	8000aac <animate_led_show_strip>
        task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
 8001084:	88fb      	ldrh	r3, [r7, #6]
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800108e:	f000 ff9d 	bl	8001fcc <task_led_ctrl_speed>
 8001092:	eeb0 7a40 	vmov.f32	s14, s0
 8001096:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800109a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800109e:	ee17 0a90 	vmov	r0, s15
 80010a2:	f000 fe69 	bl	8001d78 <task_led_ctrl_delay>
        if (only_one) animate_led_set_all_pixels(twinkle_mask, 0, 0, 0);
 80010a6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d005      	beq.n	80010ba <animate_led_twinkle+0xc6>
 80010ae:	89f8      	ldrh	r0, [r7, #14]
 80010b0:	2300      	movs	r3, #0
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	f7ff fd65 	bl	8000b84 <animate_led_set_all_pixels>
    for (int iii = 0; iii < count; iii++)
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3301      	adds	r3, #1
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	89bb      	ldrh	r3, [r7, #12]
 80010c2:	69fa      	ldr	r2, [r7, #28]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	dbb7      	blt.n	8001038 <animate_led_twinkle+0x44>
 80010c8:	e000      	b.n	80010cc <animate_led_twinkle+0xd8>
                return;
 80010ca:	bf00      	nop
    }

    //task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
}
 80010cc:	3724      	adds	r7, #36	; 0x24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	ecbd 8b02 	vpop	{d8}
 80010d4:	bd90      	pop	{r4, r7, pc}
 80010d6:	bf00      	nop
 80010d8:	0800b0f0 	.word	0x0800b0f0

080010dc <animate_led_sparkle_only_random_color>:
}


void animate_led_sparkle_only_random_color(const strip_mask_t mask_sparkle_random, const bool fill,
                                           const uint16_t speed_delay)
{
 80010dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010de:	ed2d 8b02 	vpush	{d8}
 80010e2:	b08b      	sub	sp, #44	; 0x2c
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
 80010ea:	460b      	mov	r3, r1
 80010ec:	717b      	strb	r3, [r7, #5]
 80010ee:	4613      	mov	r3, r2
 80010f0:	807b      	strh	r3, [r7, #2]
	float percent_to_fill = 0.7;
 80010f2:	4b42      	ldr	r3, [pc, #264]	; (80011fc <animate_led_sparkle_only_random_color+0x120>)
 80010f4:	61bb      	str	r3, [r7, #24]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_sparkle_random);
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f001 f8db 	bl	80022b4 <ws2812_led_get_max_strip_size>
 80010fe:	4603      	mov	r3, r0
 8001100:	82fb      	strh	r3, [r7, #22]
	uint16_t num_active_leds = ws2812_get_num_active_animation_leds(mask_sparkle_random);
 8001102:	88fb      	ldrh	r3, [r7, #6]
 8001104:	4618      	mov	r0, r3
 8001106:	f001 f8ab 	bl	8002260 <ws2812_get_num_active_animation_leds>
 800110a:	4603      	mov	r3, r0
 800110c:	82bb      	strh	r3, [r7, #20]
    uint8_t dummy_red, dummy_green, dummy_blue; // not used but not worth creating a unique function IMO
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 800110e:	2300      	movs	r3, #0
 8001110:	83fb      	strh	r3, [r7, #30]
 8001112:	e059      	b.n	80011c8 <animate_led_sparkle_only_random_color+0xec>
	{
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001114:	f000 fba0 	bl	8001858 <task_button_press_interrupt_occurred>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d00b      	beq.n	8001136 <animate_led_sparkle_only_random_color+0x5a>
 800111e:	f107 020d 	add.w	r2, r7, #13
 8001122:	f107 010e 	add.w	r1, r7, #14
 8001126:	f107 030f 	add.w	r3, r7, #15
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fbf8 	bl	8001920 <task_button_press_check_interrupts>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d15c      	bne.n	80011f0 <animate_led_sparkle_only_random_color+0x114>
		int pix = random_num(0, strip_size);
 8001136:	8afb      	ldrh	r3, [r7, #22]
 8001138:	4619      	mov	r1, r3
 800113a:	2000      	movs	r0, #0
 800113c:	f008 fa57 	bl	80095ee <random_num>
 8001140:	4603      	mov	r3, r0
 8001142:	613b      	str	r3, [r7, #16]
		animate_led_set_pixel(mask_sparkle_random, pix, random_num(0, 255), random_num(0, 255), random_num(0, 255));
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	b29c      	uxth	r4, r3
 8001148:	21ff      	movs	r1, #255	; 0xff
 800114a:	2000      	movs	r0, #0
 800114c:	f008 fa4f 	bl	80095ee <random_num>
 8001150:	4603      	mov	r3, r0
 8001152:	b2dd      	uxtb	r5, r3
 8001154:	21ff      	movs	r1, #255	; 0xff
 8001156:	2000      	movs	r0, #0
 8001158:	f008 fa49 	bl	80095ee <random_num>
 800115c:	4603      	mov	r3, r0
 800115e:	b2de      	uxtb	r6, r3
 8001160:	21ff      	movs	r1, #255	; 0xff
 8001162:	2000      	movs	r0, #0
 8001164:	f008 fa43 	bl	80095ee <random_num>
 8001168:	4603      	mov	r3, r0
 800116a:	b2db      	uxtb	r3, r3
 800116c:	88f8      	ldrh	r0, [r7, #6]
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	4633      	mov	r3, r6
 8001172:	462a      	mov	r2, r5
 8001174:	4621      	mov	r1, r4
 8001176:	f7ff fcb0 	bl	8000ada <animate_led_set_pixel>
		animate_led_show_strip(mask_sparkle_random);
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff fc95 	bl	8000aac <animate_led_show_strip>
        task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 8001182:	887b      	ldrh	r3, [r7, #2]
 8001184:	ee07 3a90 	vmov	s15, r3
 8001188:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800118c:	f000 ff1e 	bl	8001fcc <task_led_ctrl_speed>
 8001190:	eeb0 7a40 	vmov.f32	s14, s0
 8001194:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001198:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800119c:	ee17 0a90 	vmov	r0, s15
 80011a0:	f000 fdea 	bl	8001d78 <task_led_ctrl_delay>
		if (!fill) animate_led_set_pixel(mask_sparkle_random, pix, 0, 0, 0);
 80011a4:	797b      	ldrb	r3, [r7, #5]
 80011a6:	f083 0301 	eor.w	r3, r3, #1
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d008      	beq.n	80011c2 <animate_led_sparkle_only_random_color+0xe6>
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	b299      	uxth	r1, r3
 80011b4:	88f8      	ldrh	r0, [r7, #6]
 80011b6:	2300      	movs	r3, #0
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2300      	movs	r3, #0
 80011bc:	2200      	movs	r2, #0
 80011be:	f7ff fc8c 	bl	8000ada <animate_led_set_pixel>
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 80011c2:	8bfb      	ldrh	r3, [r7, #30]
 80011c4:	3301      	adds	r3, #1
 80011c6:	83fb      	strh	r3, [r7, #30]
 80011c8:	8bfb      	ldrh	r3, [r7, #30]
 80011ca:	ee07 3a90 	vmov	s15, r3
 80011ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011d2:	8abb      	ldrh	r3, [r7, #20]
 80011d4:	ee07 3a90 	vmov	s15, r3
 80011d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80011e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ec:	d492      	bmi.n	8001114 <animate_led_sparkle_only_random_color+0x38>
 80011ee:	e000      	b.n	80011f2 <animate_led_sparkle_only_random_color+0x116>
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80011f0:	bf00      	nop
	}
}
 80011f2:	3724      	adds	r7, #36	; 0x24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	ecbd 8b02 	vpop	{d8}
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fc:	3f333333 	.word	0x3f333333

08001200 <animate_led_rainbow_cycle>:
    }
}


void animate_led_rainbow_cycle(const strip_mask_t mask_rainbow_cycle, const uint16_t speed_delay)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	ed2d 8b02 	vpush	{d8}
 8001206:	b089      	sub	sp, #36	; 0x24
 8001208:	af02      	add	r7, sp, #8
 800120a:	4603      	mov	r3, r0
 800120c:	460a      	mov	r2, r1
 800120e:	80fb      	strh	r3, [r7, #6]
 8001210:	4613      	mov	r3, r2
 8001212:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_rainbow_cycle);
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	4618      	mov	r0, r3
 8001218:	f001 f84c 	bl	80022b4 <ws2812_led_get_max_strip_size>
 800121c:	4603      	mov	r3, r0
 800121e:	827b      	strh	r3, [r7, #18]
    uint8_t *c;
    uint16_t iii, jjj;
    for (jjj = 0; jjj < 256 * 5; jjj++)
 8001220:	2300      	movs	r3, #0
 8001222:	82bb      	strh	r3, [r7, #20]
 8001224:	e06c      	b.n	8001300 <animate_led_rainbow_cycle+0x100>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001226:	f000 fb17 	bl	8001858 <task_button_press_interrupt_occurred>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00b      	beq.n	8001248 <animate_led_rainbow_cycle+0x48>
 8001230:	f107 0209 	add.w	r2, r7, #9
 8001234:	f107 010a 	add.w	r1, r7, #10
 8001238:	f107 030b 	add.w	r3, r7, #11
 800123c:	4618      	mov	r0, r3
 800123e:	f000 fb6f 	bl	8001920 <task_button_press_check_interrupts>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d160      	bne.n	800130a <animate_led_rainbow_cycle+0x10a>
        for (iii = 0; iii < strip_size; iii++)
 8001248:	2300      	movs	r3, #0
 800124a:	82fb      	strh	r3, [r7, #22]
 800124c:	e02f      	b.n	80012ae <animate_led_rainbow_cycle+0xae>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800124e:	f000 fb03 	bl	8001858 <task_button_press_interrupt_occurred>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d00b      	beq.n	8001270 <animate_led_rainbow_cycle+0x70>
 8001258:	f107 0209 	add.w	r2, r7, #9
 800125c:	f107 010a 	add.w	r1, r7, #10
 8001260:	f107 030b 	add.w	r3, r7, #11
 8001264:	4618      	mov	r0, r3
 8001266:	f000 fb5b 	bl	8001920 <task_button_press_check_interrupts>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d14e      	bne.n	800130e <animate_led_rainbow_cycle+0x10e>
            c = animate_led_wheel(((iii * 256 / strip_size) + jjj) & 255);
 8001270:	8afb      	ldrh	r3, [r7, #22]
 8001272:	021a      	lsls	r2, r3, #8
 8001274:	8a7b      	ldrh	r3, [r7, #18]
 8001276:	fb92 f3f3 	sdiv	r3, r2, r3
 800127a:	b2da      	uxtb	r2, r3
 800127c:	8abb      	ldrh	r3, [r7, #20]
 800127e:	b2db      	uxtb	r3, r3
 8001280:	4413      	add	r3, r2
 8001282:	b2db      	uxtb	r3, r3
 8001284:	4618      	mov	r0, r3
 8001286:	f000 f849 	bl	800131c <animate_led_wheel>
 800128a:	60f8      	str	r0, [r7, #12]
            animate_led_set_pixel(mask_rainbow_cycle, iii, *c, *(c + 1), *(c + 2));
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	781a      	ldrb	r2, [r3, #0]
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	3301      	adds	r3, #1
 8001294:	781c      	ldrb	r4, [r3, #0]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	3302      	adds	r3, #2
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	8af9      	ldrh	r1, [r7, #22]
 800129e:	88f8      	ldrh	r0, [r7, #6]
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	4623      	mov	r3, r4
 80012a4:	f7ff fc19 	bl	8000ada <animate_led_set_pixel>
        for (iii = 0; iii < strip_size; iii++)
 80012a8:	8afb      	ldrh	r3, [r7, #22]
 80012aa:	3301      	adds	r3, #1
 80012ac:	82fb      	strh	r3, [r7, #22]
 80012ae:	8afa      	ldrh	r2, [r7, #22]
 80012b0:	8a7b      	ldrh	r3, [r7, #18]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d3cb      	bcc.n	800124e <animate_led_rainbow_cycle+0x4e>
        }
        animate_led_show_strip(mask_rainbow_cycle);
 80012b6:	88fb      	ldrh	r3, [r7, #6]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fbf7 	bl	8000aac <animate_led_show_strip>
        if (LED_SPEED_10X == task_led_ctrl_speed()) task_led_ctrl_delay(0);
 80012be:	f000 fe85 	bl	8001fcc <task_led_ctrl_speed>
 80012c2:	eef0 7a40 	vmov.f32	s15, s0
 80012c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ce:	d103      	bne.n	80012d8 <animate_led_rainbow_cycle+0xd8>
 80012d0:	2000      	movs	r0, #0
 80012d2:	f000 fd51 	bl	8001d78 <task_led_ctrl_delay>
 80012d6:	e010      	b.n	80012fa <animate_led_rainbow_cycle+0xfa>
        else task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80012d8:	88bb      	ldrh	r3, [r7, #4]
 80012da:	ee07 3a90 	vmov	s15, r3
 80012de:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80012e2:	f000 fe73 	bl	8001fcc <task_led_ctrl_speed>
 80012e6:	eeb0 7a40 	vmov.f32	s14, s0
 80012ea:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80012ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f2:	ee17 0a90 	vmov	r0, s15
 80012f6:	f000 fd3f 	bl	8001d78 <task_led_ctrl_delay>
    for (jjj = 0; jjj < 256 * 5; jjj++)
 80012fa:	8abb      	ldrh	r3, [r7, #20]
 80012fc:	3301      	adds	r3, #1
 80012fe:	82bb      	strh	r3, [r7, #20]
 8001300:	8abb      	ldrh	r3, [r7, #20]
 8001302:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001306:	d38e      	bcc.n	8001226 <animate_led_rainbow_cycle+0x26>
 8001308:	e002      	b.n	8001310 <animate_led_rainbow_cycle+0x110>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800130a:	bf00      	nop
 800130c:	e000      	b.n	8001310 <animate_led_rainbow_cycle+0x110>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800130e:	bf00      	nop
    }
}
 8001310:	371c      	adds	r7, #28
 8001312:	46bd      	mov	sp, r7
 8001314:	ecbd 8b02 	vpop	{d8}
 8001318:	bd90      	pop	{r4, r7, pc}
	...

0800131c <animate_led_wheel>:


uint8_t* animate_led_wheel(uint8_t wheel_pos)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
    static uint8_t c[3];
    if (wheel_pos < 85)
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b54      	cmp	r3, #84	; 0x54
 800132a:	d813      	bhi.n	8001354 <animate_led_wheel+0x38>
    {
        c[0] = wheel_pos * 3;
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	461a      	mov	r2, r3
 8001330:	0052      	lsls	r2, r2, #1
 8001332:	4413      	add	r3, r2
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b23      	ldr	r3, [pc, #140]	; (80013c4 <animate_led_wheel+0xa8>)
 8001338:	701a      	strb	r2, [r3, #0]
        c[1] = 255 - wheel_pos * 3; 
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	461a      	mov	r2, r3
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	b2db      	uxtb	r3, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	b2da      	uxtb	r2, r3
 8001348:	4b1e      	ldr	r3, [pc, #120]	; (80013c4 <animate_led_wheel+0xa8>)
 800134a:	705a      	strb	r2, [r3, #1]
        c[2] = 0;
 800134c:	4b1d      	ldr	r3, [pc, #116]	; (80013c4 <animate_led_wheel+0xa8>)
 800134e:	2200      	movs	r2, #0
 8001350:	709a      	strb	r2, [r3, #2]
 8001352:	e02f      	b.n	80013b4 <animate_led_wheel+0x98>
    }
    else if(wheel_pos < 170)
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	2ba9      	cmp	r3, #169	; 0xa9
 8001358:	d816      	bhi.n	8001388 <animate_led_wheel+0x6c>
    {
        wheel_pos -= 85;
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	3b55      	subs	r3, #85	; 0x55
 800135e:	71fb      	strb	r3, [r7, #7]
        c[0] = 255 - wheel_pos * 3;
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	461a      	mov	r2, r3
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	b2db      	uxtb	r3, r3
 800136a:	3b01      	subs	r3, #1
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <animate_led_wheel+0xa8>)
 8001370:	701a      	strb	r2, [r3, #0]
        c[1] = 0;
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <animate_led_wheel+0xa8>)
 8001374:	2200      	movs	r2, #0
 8001376:	705a      	strb	r2, [r3, #1]
        c[2] = wheel_pos * 3;
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	461a      	mov	r2, r3
 800137c:	0052      	lsls	r2, r2, #1
 800137e:	4413      	add	r3, r2
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <animate_led_wheel+0xa8>)
 8001384:	709a      	strb	r2, [r3, #2]
 8001386:	e015      	b.n	80013b4 <animate_led_wheel+0x98>
    }
    else
    {
        wheel_pos -= 170;
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	3356      	adds	r3, #86	; 0x56
 800138c:	71fb      	strb	r3, [r7, #7]
        c[0] = 0;
 800138e:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <animate_led_wheel+0xa8>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
        c[1] = wheel_pos * 3; 
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	461a      	mov	r2, r3
 8001398:	0052      	lsls	r2, r2, #1
 800139a:	4413      	add	r3, r2
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <animate_led_wheel+0xa8>)
 80013a0:	705a      	strb	r2, [r3, #1]
        c[2] = 255 - wheel_pos * 3;
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	461a      	mov	r2, r3
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	3b01      	subs	r3, #1
 80013ae:	b2da      	uxtb	r2, r3
 80013b0:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <animate_led_wheel+0xa8>)
 80013b2:	709a      	strb	r2, [r3, #2]
    }
    return c;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <animate_led_wheel+0xa8>)
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	2000009c 	.word	0x2000009c

080013c8 <animate_led_theater_chase>:
}


void animate_led_theater_chase(const strip_mask_t mask_theater_chase, const color_hex_code_e color_theater_chase,
                               const uint16_t speed_delay)
{
 80013c8:	b590      	push	{r4, r7, lr}
 80013ca:	ed2d 8b02 	vpush	{d8}
 80013ce:	b08b      	sub	sp, #44	; 0x2c
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	4603      	mov	r3, r0
 80013d4:	6039      	str	r1, [r7, #0]
 80013d6:	80fb      	strh	r3, [r7, #6]
 80013d8:	4613      	mov	r3, r2
 80013da:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_theater_chase);
 80013dc:	88fb      	ldrh	r3, [r7, #6]
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 ff68 	bl	80022b4 <ws2812_led_get_max_strip_size>
 80013e4:	4603      	mov	r3, r0
 80013e6:	81fb      	strh	r3, [r7, #14]
    uint8_t color_theater_chase_rgb[sizeof(ws2812b_led_t)] = {0};
 80013e8:	4b47      	ldr	r3, [pc, #284]	; (8001508 <animate_led_theater_chase+0x140>)
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	813b      	strh	r3, [r7, #8]
 80013ee:	2300      	movs	r3, #0
 80013f0:	72bb      	strb	r3, [r7, #10]
    color_led_hex_to_rgb(color_theater_chase, color_theater_chase_rgb);
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	4619      	mov	r1, r3
 80013f8:	6838      	ldr	r0, [r7, #0]
 80013fa:	f000 f99b 	bl	8001734 <color_led_hex_to_rgb>
    for (int jjj = 0; jjj < 10; jjj++)
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
 8001402:	e075      	b.n	80014f0 <animate_led_theater_chase+0x128>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]
 8001408:	e06c      	b.n	80014e4 <animate_led_theater_chase+0x11c>
        {
            if (task_button_press_interrupt_occurred())
 800140a:	f000 fa25 	bl	8001858 <task_button_press_interrupt_occurred>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d00d      	beq.n	8001430 <animate_led_theater_chase+0x68>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 8001414:	f107 0308 	add.w	r3, r7, #8
 8001418:	1c9a      	adds	r2, r3, #2
 800141a:	f107 0308 	add.w	r3, r7, #8
 800141e:	1c59      	adds	r1, r3, #1
 8001420:	f107 0308 	add.w	r3, r7, #8
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fa7b 	bl	8001920 <task_button_press_check_interrupts>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d163      	bne.n	80014f8 <animate_led_theater_chase+0x130>
                {
                    return;
                }
            }
            for (int iii = 0; iii < strip_size; iii += 3)
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
 8001434:	e010      	b.n	8001458 <animate_led_theater_chase+0x90>
            {
                animate_led_set_pixel(mask_theater_chase, iii + qqq,
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	b29a      	uxth	r2, r3
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	b29b      	uxth	r3, r3
 800143e:	4413      	add	r3, r2
 8001440:	b299      	uxth	r1, r3
 8001442:	7a3a      	ldrb	r2, [r7, #8]
 8001444:	7a7c      	ldrb	r4, [r7, #9]
 8001446:	7abb      	ldrb	r3, [r7, #10]
 8001448:	88f8      	ldrh	r0, [r7, #6]
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	4623      	mov	r3, r4
 800144e:	f7ff fb44 	bl	8000ada <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	3303      	adds	r3, #3
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	89fb      	ldrh	r3, [r7, #14]
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	429a      	cmp	r2, r3
 800145e:	dbea      	blt.n	8001436 <animate_led_theater_chase+0x6e>
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, red)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, green)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]));
            }
            animate_led_show_strip(mask_theater_chase);
 8001460:	88fb      	ldrh	r3, [r7, #6]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fb22 	bl	8000aac <animate_led_show_strip>
            if (task_button_press_interrupt_occurred())
 8001468:	f000 f9f6 	bl	8001858 <task_button_press_interrupt_occurred>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00d      	beq.n	800148e <animate_led_theater_chase+0xc6>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 8001472:	f107 0308 	add.w	r3, r7, #8
 8001476:	1c9a      	adds	r2, r3, #2
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	1c59      	adds	r1, r3, #1
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	4618      	mov	r0, r3
 8001484:	f000 fa4c 	bl	8001920 <task_button_press_check_interrupts>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d136      	bne.n	80014fc <animate_led_theater_chase+0x134>
                {
                    return;
                }
            }
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 800148e:	88bb      	ldrh	r3, [r7, #4]
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001498:	f000 fd98 	bl	8001fcc <task_led_ctrl_speed>
 800149c:	eeb0 7a40 	vmov.f32	s14, s0
 80014a0:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80014a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014a8:	ee17 0a90 	vmov	r0, s15
 80014ac:	f000 fc64 	bl	8001d78 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask_theater_chase, iii + qqq, 0, 0, 0); // turn every third pixel off
 80014b0:	2300      	movs	r3, #0
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	e00f      	b.n	80014d6 <animate_led_theater_chase+0x10e>
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	b29b      	uxth	r3, r3
 80014be:	4413      	add	r3, r2
 80014c0:	b299      	uxth	r1, r3
 80014c2:	88f8      	ldrh	r0, [r7, #6]
 80014c4:	2300      	movs	r3, #0
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2300      	movs	r3, #0
 80014ca:	2200      	movs	r2, #0
 80014cc:	f7ff fb05 	bl	8000ada <animate_led_set_pixel>
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	3303      	adds	r3, #3
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	89fb      	ldrh	r3, [r7, #14]
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	429a      	cmp	r2, r3
 80014dc:	dbeb      	blt.n	80014b6 <animate_led_theater_chase+0xee>
        for (int qqq = 0; qqq < 3; qqq++)
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	3301      	adds	r3, #1
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	dd8f      	ble.n	800140a <animate_led_theater_chase+0x42>
    for (int jjj = 0; jjj < 10; jjj++)
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	3301      	adds	r3, #1
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	2b09      	cmp	r3, #9
 80014f4:	dd86      	ble.n	8001404 <animate_led_theater_chase+0x3c>
 80014f6:	e002      	b.n	80014fe <animate_led_theater_chase+0x136>
                    return;
 80014f8:	bf00      	nop
 80014fa:	e000      	b.n	80014fe <animate_led_theater_chase+0x136>
                    return;
 80014fc:	bf00      	nop
        }
    }
}
 80014fe:	3724      	adds	r7, #36	; 0x24
 8001500:	46bd      	mov	sp, r7
 8001502:	ecbd 8b02 	vpop	{d8}
 8001506:	bd90      	pop	{r4, r7, pc}
 8001508:	0800b0f0 	.word	0x0800b0f0

0800150c <animate_led_theater_chase_rainbow>:


void animate_led_theater_chase_rainbow(const strip_mask_t mask_theater_chase, const uint16_t speed_delay)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	ed2d 8b02 	vpush	{d8}
 8001512:	b08d      	sub	sp, #52	; 0x34
 8001514:	af02      	add	r7, sp, #8
 8001516:	4603      	mov	r3, r0
 8001518:	460a      	mov	r2, r1
 800151a:	80fb      	strh	r3, [r7, #6]
 800151c:	4613      	mov	r3, r2
 800151e:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_theater_chase);
 8001520:	88fb      	ldrh	r3, [r7, #6]
 8001522:	4618      	mov	r0, r3
 8001524:	f000 fec6 	bl	80022b4 <ws2812_led_get_max_strip_size>
 8001528:	4603      	mov	r3, r0
 800152a:	82fb      	strh	r3, [r7, #22]
    uint8_t *c;
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 800152c:	2300      	movs	r3, #0
 800152e:	627b      	str	r3, [r7, #36]	; 0x24
 8001530:	e08a      	b.n	8001648 <animate_led_theater_chase_rainbow+0x13c>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 8001532:	2300      	movs	r3, #0
 8001534:	623b      	str	r3, [r7, #32]
 8001536:	e080      	b.n	800163a <animate_led_theater_chase_rainbow+0x12e>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001538:	f000 f98e 	bl	8001858 <task_button_press_interrupt_occurred>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d00b      	beq.n	800155a <animate_led_theater_chase_rainbow+0x4e>
 8001542:	f107 020d 	add.w	r2, r7, #13
 8001546:	f107 010e 	add.w	r1, r7, #14
 800154a:	f107 030f 	add.w	r3, r7, #15
 800154e:	4618      	mov	r0, r3
 8001550:	f000 f9e6 	bl	8001920 <task_button_press_check_interrupts>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d17b      	bne.n	8001652 <animate_led_theater_chase_rainbow+0x146>
            for (int iii = 0; iii < strip_size; iii += 3)
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
 800155e:	e039      	b.n	80015d4 <animate_led_theater_chase_rainbow+0xc8>
            {
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001560:	f000 f97a 	bl	8001858 <task_button_press_interrupt_occurred>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d00b      	beq.n	8001582 <animate_led_theater_chase_rainbow+0x76>
 800156a:	f107 020d 	add.w	r2, r7, #13
 800156e:	f107 010e 	add.w	r1, r7, #14
 8001572:	f107 030f 	add.w	r3, r7, #15
 8001576:	4618      	mov	r0, r3
 8001578:	f000 f9d2 	bl	8001920 <task_button_press_check_interrupts>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d169      	bne.n	8001656 <animate_led_theater_chase_rainbow+0x14a>
                c = animate_led_wheel((iii + jjj) % 255);
 8001582:	69fa      	ldr	r2, [r7, #28]
 8001584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001586:	441a      	add	r2, r3
 8001588:	4b36      	ldr	r3, [pc, #216]	; (8001664 <animate_led_theater_chase_rainbow+0x158>)
 800158a:	fb83 1302 	smull	r1, r3, r3, r2
 800158e:	4413      	add	r3, r2
 8001590:	11d9      	asrs	r1, r3, #7
 8001592:	17d3      	asrs	r3, r2, #31
 8001594:	1ac9      	subs	r1, r1, r3
 8001596:	460b      	mov	r3, r1
 8001598:	021b      	lsls	r3, r3, #8
 800159a:	1a5b      	subs	r3, r3, r1
 800159c:	1ad1      	subs	r1, r2, r3
 800159e:	b2cb      	uxtb	r3, r1
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff febb 	bl	800131c <animate_led_wheel>
 80015a6:	6138      	str	r0, [r7, #16]
                animate_led_set_pixel(mask_theater_chase, iii + qqq, *c, *(c + 1), *(c + 2)); // turn every third pixel on
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	4413      	add	r3, r2
 80015b2:	b299      	uxth	r1, r3
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	781a      	ldrb	r2, [r3, #0]
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	3301      	adds	r3, #1
 80015bc:	781c      	ldrb	r4, [r3, #0]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	3302      	adds	r3, #2
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	88f8      	ldrh	r0, [r7, #6]
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	4623      	mov	r3, r4
 80015ca:	f7ff fa86 	bl	8000ada <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	3303      	adds	r3, #3
 80015d2:	61fb      	str	r3, [r7, #28]
 80015d4:	8afb      	ldrh	r3, [r7, #22]
 80015d6:	69fa      	ldr	r2, [r7, #28]
 80015d8:	429a      	cmp	r2, r3
 80015da:	dbc1      	blt.n	8001560 <animate_led_theater_chase_rainbow+0x54>
            }
            animate_led_show_strip(mask_theater_chase);
 80015dc:	88fb      	ldrh	r3, [r7, #6]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fa64 	bl	8000aac <animate_led_show_strip>
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80015e4:	88bb      	ldrh	r3, [r7, #4]
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80015ee:	f000 fced 	bl	8001fcc <task_led_ctrl_speed>
 80015f2:	eeb0 7a40 	vmov.f32	s14, s0
 80015f6:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80015fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015fe:	ee17 0a90 	vmov	r0, s15
 8001602:	f000 fbb9 	bl	8001d78 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask_theater_chase, iii + qqq, 0, 0, 0); // turn every third pixel off
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
 800160a:	e00f      	b.n	800162c <animate_led_theater_chase_rainbow+0x120>
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	b29a      	uxth	r2, r3
 8001610:	6a3b      	ldr	r3, [r7, #32]
 8001612:	b29b      	uxth	r3, r3
 8001614:	4413      	add	r3, r2
 8001616:	b299      	uxth	r1, r3
 8001618:	88f8      	ldrh	r0, [r7, #6]
 800161a:	2300      	movs	r3, #0
 800161c:	9300      	str	r3, [sp, #0]
 800161e:	2300      	movs	r3, #0
 8001620:	2200      	movs	r2, #0
 8001622:	f7ff fa5a 	bl	8000ada <animate_led_set_pixel>
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	3303      	adds	r3, #3
 800162a:	61bb      	str	r3, [r7, #24]
 800162c:	8afb      	ldrh	r3, [r7, #22]
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	429a      	cmp	r2, r3
 8001632:	dbeb      	blt.n	800160c <animate_led_theater_chase_rainbow+0x100>
        for (int qqq = 0; qqq < 3; qqq++)
 8001634:	6a3b      	ldr	r3, [r7, #32]
 8001636:	3301      	adds	r3, #1
 8001638:	623b      	str	r3, [r7, #32]
 800163a:	6a3b      	ldr	r3, [r7, #32]
 800163c:	2b02      	cmp	r3, #2
 800163e:	f77f af7b 	ble.w	8001538 <animate_led_theater_chase_rainbow+0x2c>
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 8001642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001644:	3301      	adds	r3, #1
 8001646:	627b      	str	r3, [r7, #36]	; 0x24
 8001648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164a:	2bff      	cmp	r3, #255	; 0xff
 800164c:	f77f af71 	ble.w	8001532 <animate_led_theater_chase_rainbow+0x26>
 8001650:	e002      	b.n	8001658 <animate_led_theater_chase_rainbow+0x14c>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001652:	bf00      	nop
 8001654:	e000      	b.n	8001658 <animate_led_theater_chase_rainbow+0x14c>
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001656:	bf00      	nop
        }
    }
}
 8001658:	372c      	adds	r7, #44	; 0x2c
 800165a:	46bd      	mov	sp, r7
 800165c:	ecbd 8b02 	vpop	{d8}
 8001660:	bd90      	pop	{r4, r7, pc}
 8001662:	bf00      	nop
 8001664:	80808081 	.word	0x80808081

08001668 <color_led_init>:

color_hex_code_e g_color_hex_codes[NUM_COLORS];


void color_led_init(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
    // initialize color arrays
    g_color_hex_codes[COLORS_RED] = COLOR_HEX_RED;
 800166c:	4b26      	ldr	r3, [pc, #152]	; (8001708 <color_led_init+0xa0>)
 800166e:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8001672:	601a      	str	r2, [r3, #0]
    g_color_hex_codes[COLORS_LIME] = COLOR_HEX_LIME;
 8001674:	4b24      	ldr	r3, [pc, #144]	; (8001708 <color_led_init+0xa0>)
 8001676:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800167a:	605a      	str	r2, [r3, #4]
    g_color_hex_codes[COLORS_BLUE] = COLOR_HEX_BLUE;
 800167c:	4b22      	ldr	r3, [pc, #136]	; (8001708 <color_led_init+0xa0>)
 800167e:	22ff      	movs	r2, #255	; 0xff
 8001680:	609a      	str	r2, [r3, #8]
    g_color_hex_codes[COLORS_YELLOW] = COLOR_HEX_YELLOW;
 8001682:	4b21      	ldr	r3, [pc, #132]	; (8001708 <color_led_init+0xa0>)
 8001684:	4a21      	ldr	r2, [pc, #132]	; (800170c <color_led_init+0xa4>)
 8001686:	60da      	str	r2, [r3, #12]
    g_color_hex_codes[COLORS_CYAN] = COLOR_HEX_CYAN;
 8001688:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <color_led_init+0xa0>)
 800168a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800168e:	611a      	str	r2, [r3, #16]
    g_color_hex_codes[COLORS_MAGENTA] = COLOR_HEX_MAGENTA;
 8001690:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <color_led_init+0xa0>)
 8001692:	f04f 12ff 	mov.w	r2, #16711935	; 0xff00ff
 8001696:	615a      	str	r2, [r3, #20]
    g_color_hex_codes[COLORS_GREEN] = COLOR_HEX_GREEN;
 8001698:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <color_led_init+0xa0>)
 800169a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800169e:	619a      	str	r2, [r3, #24]
    g_color_hex_codes[COLORS_PURPLE] = COLOR_HEX_PURPLE;
 80016a0:	4b19      	ldr	r3, [pc, #100]	; (8001708 <color_led_init+0xa0>)
 80016a2:	f04f 1280 	mov.w	r2, #8388736	; 0x800080
 80016a6:	61da      	str	r2, [r3, #28]
    g_color_hex_codes[COLORS_TEAL] = COLOR_HEX_TEAL;
 80016a8:	4b17      	ldr	r3, [pc, #92]	; (8001708 <color_led_init+0xa0>)
 80016aa:	f248 0280 	movw	r2, #32896	; 0x8080
 80016ae:	621a      	str	r2, [r3, #32]
    g_color_hex_codes[COLORS_NAVY] = COLOR_HEX_NAVY;
 80016b0:	4b15      	ldr	r3, [pc, #84]	; (8001708 <color_led_init+0xa0>)
 80016b2:	2280      	movs	r2, #128	; 0x80
 80016b4:	625a      	str	r2, [r3, #36]	; 0x24
    g_color_hex_codes[COLORS_ORANGE_RED] = COLOR_HEX_ORANGE_RED;
 80016b6:	4b14      	ldr	r3, [pc, #80]	; (8001708 <color_led_init+0xa0>)
 80016b8:	4a15      	ldr	r2, [pc, #84]	; (8001710 <color_led_init+0xa8>)
 80016ba:	629a      	str	r2, [r3, #40]	; 0x28
    g_color_hex_codes[COLORS_ORANGE] = COLOR_HEX_ORANGE;
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <color_led_init+0xa0>)
 80016be:	4a15      	ldr	r2, [pc, #84]	; (8001714 <color_led_init+0xac>)
 80016c0:	62da      	str	r2, [r3, #44]	; 0x2c
    g_color_hex_codes[COLORS_KHAKI] = COLOR_HEX_KHAKI;
 80016c2:	4b11      	ldr	r3, [pc, #68]	; (8001708 <color_led_init+0xa0>)
 80016c4:	4a14      	ldr	r2, [pc, #80]	; (8001718 <color_led_init+0xb0>)
 80016c6:	631a      	str	r2, [r3, #48]	; 0x30
    g_color_hex_codes[COLORS_LAWN_GREEN] = COLOR_HEX_LAWN_GREEN;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <color_led_init+0xa0>)
 80016ca:	4a14      	ldr	r2, [pc, #80]	; (800171c <color_led_init+0xb4>)
 80016cc:	635a      	str	r2, [r3, #52]	; 0x34
    g_color_hex_codes[COLORS_SPRING_GREEN] = COLOR_HEX_SPRING_GREEN;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <color_led_init+0xa0>)
 80016d0:	f64f 727f 	movw	r2, #65407	; 0xff7f
 80016d4:	639a      	str	r2, [r3, #56]	; 0x38
    g_color_hex_codes[COLORS_MIDNIGHT_BLUE] = COLOR_HEX_MIDNIGHT_BLUE;
 80016d6:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <color_led_init+0xa0>)
 80016d8:	4a11      	ldr	r2, [pc, #68]	; (8001720 <color_led_init+0xb8>)
 80016da:	63da      	str	r2, [r3, #60]	; 0x3c
    g_color_hex_codes[COLORS_BLUE_VIOLET] = COLOR_HEX_BLUE_VIOLET;
 80016dc:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <color_led_init+0xa0>)
 80016de:	4a11      	ldr	r2, [pc, #68]	; (8001724 <color_led_init+0xbc>)
 80016e0:	641a      	str	r2, [r3, #64]	; 0x40
    g_color_hex_codes[COLORS_DARK_MAGENTA] = COLOR_HEX_DARK_MAGENTA;
 80016e2:	4b09      	ldr	r3, [pc, #36]	; (8001708 <color_led_init+0xa0>)
 80016e4:	f04f 128b 	mov.w	r2, #9109643	; 0x8b008b
 80016e8:	645a      	str	r2, [r3, #68]	; 0x44
    g_color_hex_codes[COLORS_HOT_PINK] = COLOR_HEX_HOT_PINK;
 80016ea:	4b07      	ldr	r3, [pc, #28]	; (8001708 <color_led_init+0xa0>)
 80016ec:	4a0e      	ldr	r2, [pc, #56]	; (8001728 <color_led_init+0xc0>)
 80016ee:	649a      	str	r2, [r3, #72]	; 0x48
    g_color_hex_codes[COLORS_MINT] = COLOR_HEX_MINT;
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <color_led_init+0xa0>)
 80016f2:	4a0e      	ldr	r2, [pc, #56]	; (800172c <color_led_init+0xc4>)
 80016f4:	64da      	str	r2, [r3, #76]	; 0x4c
    //g_color_hex_codes[COLORS_GRAY] = COLOR_HEX_GRAY;
    g_color_hex_codes[COLORS_BROWN] = COLOR_HEX_BROWN;
 80016f6:	4b04      	ldr	r3, [pc, #16]	; (8001708 <color_led_init+0xa0>)
 80016f8:	4a0d      	ldr	r2, [pc, #52]	; (8001730 <color_led_init+0xc8>)
 80016fa:	651a      	str	r2, [r3, #80]	; 0x50
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	200000a0 	.word	0x200000a0
 800170c:	00ffff00 	.word	0x00ffff00
 8001710:	00ff4500 	.word	0x00ff4500
 8001714:	00ffa500 	.word	0x00ffa500
 8001718:	00f0e68c 	.word	0x00f0e68c
 800171c:	007cfc00 	.word	0x007cfc00
 8001720:	00191970 	.word	0x00191970
 8001724:	008a2be2 	.word	0x008a2be2
 8001728:	00ff69b4 	.word	0x00ff69b4
 800172c:	004ebd88 	.word	0x004ebd88
 8001730:	00a52a2a 	.word	0x00a52a2a

08001734 <color_led_hex_to_rgb>:


void color_led_hex_to_rgb(const color_hex_code_e color, uint8_t *color_array)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
//    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> 16);
//    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0xFF0000) >> 8);
//    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0xFF0000) >> 0);

    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, red))));
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	0c1b      	lsrs	r3, r3, #16
 8001742:	b2da      	uxtb	r2, r3
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0x00FF00) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, green))));
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	0a1a      	lsrs	r2, r3, #8
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	3301      	adds	r3, #1
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0x0000FF) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, blue))));
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	3302      	adds	r3, #2
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	701a      	strb	r2, [r3, #0]
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
	...

0800176c <current_monitor_ratio>:
float g_max_current_ratio = 1.0f;
p_current_t gp_current_monitor_strip[NUM_STRIPS];


float current_monitor_ratio(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
    return g_max_current_ratio;
 8001770:	4b04      	ldr	r3, [pc, #16]	; (8001784 <current_monitor_ratio+0x18>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	ee07 3a90 	vmov	s15, r3
}
 8001778:	eeb0 0a67 	vmov.f32	s0, s15
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	20000000 	.word	0x20000000

08001788 <current_monitor_init>:


void current_monitor_init(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 800178c:	e009      	b.n	80017a2 <current_monitor_init+0x1a>
    {
        g_max_current_ratio -= 0.05f;
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <current_monitor_init+0x5c>)
 8001790:	edd3 7a00 	vldr	s15, [r3]
 8001794:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80017e8 <current_monitor_init+0x60>
 8001798:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800179c:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <current_monitor_init+0x5c>)
 800179e:	edc3 7a00 	vstr	s15, [r3]
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 80017a2:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <current_monitor_init+0x5c>)
 80017a4:	edd3 7a00 	vldr	s15, [r3]
 80017a8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80017ec <current_monitor_init+0x64>
 80017ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80017f0 <current_monitor_init+0x68>
 80017b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b8:	eeb2 7a03 	vmov.f32	s14, #35	; 0x41180000  9.5
 80017bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	dce3      	bgt.n	800178e <current_monitor_init+0x6>
    }
    if (g_max_current_ratio <= 0) while(1); // broken..
 80017c6:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <current_monitor_init+0x5c>)
 80017c8:	edd3 7a00 	vldr	s15, [r3]
 80017cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d4:	d900      	bls.n	80017d8 <current_monitor_init+0x50>
    //g_max_current_ratio = 1.0f;
}
 80017d6:	e000      	b.n	80017da <current_monitor_init+0x52>
    if (g_max_current_ratio <= 0) while(1); // broken..
 80017d8:	e7fe      	b.n	80017d8 <current_monitor_init+0x50>
}
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000000 	.word	0x20000000
 80017e8:	3d4ccccd 	.word	0x3d4ccccd
 80017ec:	3d23d70a 	.word	0x3d23d70a
 80017f0:	4400c000 	.word	0x4400c000

080017f4 <semaphore_create>:
SemaphoreHandle_t g_dma_fill_semaphore;
StaticSemaphore_t g_dma_fill_semaphore_buffer;


void semaphore_create(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af02      	add	r7, sp, #8
    g_dma_transfer_semaphore = xSemaphoreCreateBinaryStatic(&g_dma_transfer_semaphore_buffer);
 80017fa:	2303      	movs	r3, #3
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	4b12      	ldr	r3, [pc, #72]	; (8001848 <semaphore_create+0x54>)
 8001800:	2200      	movs	r2, #0
 8001802:	2100      	movs	r1, #0
 8001804:	2001      	movs	r0, #1
 8001806:	f001 fa7f 	bl	8002d08 <xQueueGenericCreateStatic>
 800180a:	4603      	mov	r3, r0
 800180c:	4a0f      	ldr	r2, [pc, #60]	; (800184c <semaphore_create+0x58>)
 800180e:	6013      	str	r3, [r2, #0]
    g_dma_fill_semaphore = xSemaphoreCreateBinaryStatic(&g_dma_fill_semaphore_buffer);
 8001810:	2303      	movs	r3, #3
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <semaphore_create+0x5c>)
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	2001      	movs	r0, #1
 800181c:	f001 fa74 	bl	8002d08 <xQueueGenericCreateStatic>
 8001820:	4603      	mov	r3, r0
 8001822:	4a0c      	ldr	r2, [pc, #48]	; (8001854 <semaphore_create+0x60>)
 8001824:	6013      	str	r3, [r2, #0]
    xSemaphoreGive(g_dma_transfer_semaphore);
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <semaphore_create+0x58>)
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	2300      	movs	r3, #0
 800182c:	2200      	movs	r2, #0
 800182e:	2100      	movs	r1, #0
 8001830:	f001 fb06 	bl	8002e40 <xQueueGenericSend>
    xSemaphoreGive(g_dma_fill_semaphore);
 8001834:	4b07      	ldr	r3, [pc, #28]	; (8001854 <semaphore_create+0x60>)
 8001836:	6818      	ldr	r0, [r3, #0]
 8001838:	2300      	movs	r3, #0
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	f001 faff 	bl	8002e40 <xQueueGenericSend>
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200000f8 	.word	0x200000f8
 800184c:	200000f4 	.word	0x200000f4
 8001850:	2000014c 	.word	0x2000014c
 8001854:	20000148 	.word	0x20000148

08001858 <task_button_press_interrupt_occurred>:
bool        g_animate_led_pause_flag = false;
bool        g_animate_led_interrupt = false;
bool        g_interrupt_flag[NUM_ISR] = {false};

bool task_button_press_interrupt_occurred(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
    return g_animate_led_interrupt;
 800185c:	4b03      	ldr	r3, [pc, #12]	; (800186c <task_button_press_interrupt_occurred+0x14>)
 800185e:	781b      	ldrb	r3, [r3, #0]
}
 8001860:	4618      	mov	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	200001bf 	.word	0x200001bf

08001870 <task_led_ctrl_button_to_isr>:


isr_e task_led_ctrl_button_to_isr(const board_init_push_buttons_e button)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
    isr_e return_val;
    switch (button)
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	2b03      	cmp	r3, #3
 800187e:	d817      	bhi.n	80018b0 <task_led_ctrl_button_to_isr+0x40>
 8001880:	a201      	add	r2, pc, #4	; (adr r2, 8001888 <task_led_ctrl_button_to_isr+0x18>)
 8001882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001886:	bf00      	nop
 8001888:	08001899 	.word	0x08001899
 800188c:	0800189f 	.word	0x0800189f
 8001890:	080018a5 	.word	0x080018a5
 8001894:	080018ab 	.word	0x080018ab
    {
        case PUSH_BUTTON_A:
            return_val = ISR_SPEED;
 8001898:	2300      	movs	r3, #0
 800189a:	73fb      	strb	r3, [r7, #15]
        break;
 800189c:	e009      	b.n	80018b2 <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_B:
            return_val = ISR_STATE;
 800189e:	2301      	movs	r3, #1
 80018a0:	73fb      	strb	r3, [r7, #15]
        break;
 80018a2:	e006      	b.n	80018b2 <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_C:
            return_val = ISR_COLOR;
 80018a4:	2302      	movs	r3, #2
 80018a6:	73fb      	strb	r3, [r7, #15]
        break;
 80018a8:	e003      	b.n	80018b2 <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_D:
            return_val = ISR_PAUSE;
 80018aa:	2303      	movs	r3, #3
 80018ac:	73fb      	strb	r3, [r7, #15]
        break;
 80018ae:	e000      	b.n	80018b2 <task_led_ctrl_button_to_isr+0x42>
        default: // do nothing!
        break;
 80018b0:	bf00      	nop
    }
    return return_val;
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <task_button_press_ctrl_set_interrupt_flag>:


void task_button_press_ctrl_set_interrupt_flag(const isr_e src)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
    g_animate_led_interrupt = true;
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <task_button_press_ctrl_set_interrupt_flag+0x24>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
    g_interrupt_flag[src] = true;
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	4a05      	ldr	r2, [pc, #20]	; (80018e8 <task_button_press_ctrl_set_interrupt_flag+0x28>)
 80018d4:	2101      	movs	r1, #1
 80018d6:	54d1      	strb	r1, [r2, r3]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	200001bf 	.word	0x200001bf
 80018e8:	200001c0 	.word	0x200001c0

080018ec <task_button_press_ctrl_interrupt_flag>:


bool task_button_press_ctrl_interrupt_flag(const isr_e src)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
    bool return_val = g_interrupt_flag[src];
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	4a08      	ldr	r2, [pc, #32]	; (800191c <task_button_press_ctrl_interrupt_flag+0x30>)
 80018fa:	5cd3      	ldrb	r3, [r2, r3]
 80018fc:	73fb      	strb	r3, [r7, #15]
    if (return_val) g_interrupt_flag[src] = false; // auto clear
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <task_button_press_ctrl_interrupt_flag+0x20>
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	4a05      	ldr	r2, [pc, #20]	; (800191c <task_button_press_ctrl_interrupt_flag+0x30>)
 8001908:	2100      	movs	r1, #0
 800190a:	54d1      	strb	r1, [r2, r3]
    return return_val;
 800190c:	7bfb      	ldrb	r3, [r7, #15]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	200001c0 	.word	0x200001c0

08001920 <task_button_press_check_interrupts>:


bool task_button_press_check_interrupts(uint8_t *red, uint8_t *green, uint8_t *blue)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
    bool return_val = false;
 800192c:	2300      	movs	r3, #0
 800192e:	75fb      	strb	r3, [r7, #23]
    if (task_button_press_ctrl_interrupt_flag(ISR_STATE))
 8001930:	2001      	movs	r0, #1
 8001932:	f7ff ffdb 	bl	80018ec <task_button_press_ctrl_interrupt_flag>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d008      	beq.n	800194e <task_button_press_check_interrupts+0x2e>
    {
        task_button_press_interrupt_flag_clear();
 800193c:	f000 f83a 	bl	80019b4 <task_button_press_interrupt_flag_clear>
        return_val = true;
 8001940:	2301      	movs	r3, #1
 8001942:	75fb      	strb	r3, [r7, #23]
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8001944:	2100      	movs	r1, #0
 8001946:	2003      	movs	r0, #3
 8001948:	f7ff f986 	bl	8000c58 <animate_led_solid_custom_color>
 800194c:	e02a      	b.n	80019a4 <task_button_press_check_interrupts+0x84>
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_PAUSE))
 800194e:	2003      	movs	r0, #3
 8001950:	f7ff ffcc 	bl	80018ec <task_button_press_ctrl_interrupt_flag>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00a      	beq.n	8001970 <task_button_press_check_interrupts+0x50>
    {
        task_button_press_interrupt_flag_clear();
 800195a:	f000 f82b 	bl	80019b4 <task_button_press_interrupt_flag_clear>
        while (g_animate_led_pause_flag)
 800195e:	e002      	b.n	8001966 <task_button_press_check_interrupts+0x46>
        {
            osDelay(10);
 8001960:	200a      	movs	r0, #10
 8001962:	f001 f865 	bl	8002a30 <osDelay>
        while (g_animate_led_pause_flag)
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <task_button_press_check_interrupts+0x90>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1f8      	bne.n	8001960 <task_button_press_check_interrupts+0x40>
 800196e:	e019      	b.n	80019a4 <task_button_press_check_interrupts+0x84>
        }
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_COLOR))
 8001970:	2002      	movs	r0, #2
 8001972:	f7ff ffbb 	bl	80018ec <task_button_press_ctrl_interrupt_flag>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d013      	beq.n	80019a4 <task_button_press_check_interrupts+0x84>
    {
        task_button_press_interrupt_flag_clear();
 800197c:	f000 f81a 	bl	80019b4 <task_button_press_interrupt_flag_clear>
        // interrupt modifies the current color... apply it to the animation!
        *red = task_led_ctrl_color_red_hex();
 8001980:	f000 fa88 	bl	8001e94 <task_led_ctrl_color_red_hex>
 8001984:	4603      	mov	r3, r0
 8001986:	461a      	mov	r2, r3
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	701a      	strb	r2, [r3, #0]
        *green = task_led_ctrl_color_green_hex();
 800198c:	f000 faaa 	bl	8001ee4 <task_led_ctrl_color_green_hex>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	701a      	strb	r2, [r3, #0]
        *blue = task_led_ctrl_color_blue_hex();
 8001998:	f000 facc 	bl	8001f34 <task_led_ctrl_color_blue_hex>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	701a      	strb	r2, [r3, #0]
    }
    return return_val;
 80019a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200001be 	.word	0x200001be

080019b4 <task_button_press_interrupt_flag_clear>:


void task_button_press_interrupt_flag_clear(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
    g_animate_led_interrupt = false;
 80019b8:	4b03      	ldr	r3, [pc, #12]	; (80019c8 <task_button_press_interrupt_flag_clear+0x14>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	701a      	strb	r2, [r3, #0]
}
 80019be:	bf00      	nop
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	200001bf 	.word	0x200001bf

080019cc <task_button_press>:


void task_button_press(void *argument)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
    uint32_t button_pressed_bit = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60bb      	str	r3, [r7, #8]
    uint32_t timestamp_diff = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]
    color_hex_code_e color = COLOR_HEX_BLACK;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
    IRQn_Type irq_type = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	74fb      	strb	r3, [r7, #19]
    while (1)
    {
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	f107 0208 	add.w	r2, r7, #8
 80019ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019ee:	2000      	movs	r0, #0
 80019f0:	f002 fcca 	bl	8004388 <xTaskNotifyWait>

        timestamp_diff = g_button_press_timestamp[(board_init_push_buttons_e) button_pressed_bit][TIMESTAMP_CURRENT] - g_button_press_timestamp[(board_init_push_buttons_e)button_pressed_bit][TIMESTAMP_PREVIOUS];
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b6d      	ldr	r3, [pc, #436]	; (8001bb0 <task_button_press+0x1e4>)
 80019fc:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	496a      	ldr	r1, [pc, #424]	; (8001bb0 <task_button_press+0x1e4>)
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	440b      	add	r3, r1
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	60fb      	str	r3, [r7, #12]
        if (timestamp_diff > SWITCH_DEBOUNCE_TIME_MILLISECONDS)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2bc8      	cmp	r3, #200	; 0xc8
 8001a14:	d916      	bls.n	8001a44 <task_button_press+0x78>
        {
            if (timestamp_diff < SWITCH_FAST_PRESS_TIME_MILLISECONDS) fast_press_count++;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001a1c:	d206      	bcs.n	8001a2c <task_button_press+0x60>
 8001a1e:	4b65      	ldr	r3, [pc, #404]	; (8001bb4 <task_button_press+0x1e8>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	3301      	adds	r3, #1
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4b63      	ldr	r3, [pc, #396]	; (8001bb4 <task_button_press+0x1e8>)
 8001a28:	701a      	strb	r2, [r3, #0]
 8001a2a:	e002      	b.n	8001a32 <task_button_press+0x66>
            else fast_press_count = 0;
 8001a2c:	4b61      	ldr	r3, [pc, #388]	; (8001bb4 <task_button_press+0x1e8>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
            task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff ff1a 	bl	8001870 <task_led_ctrl_button_to_isr>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff ff3e 	bl	80018c0 <task_button_press_ctrl_set_interrupt_flag>
        }
        if (fast_press_count >= (SWITCH_HISTORY_DEPTH - 1))
 8001a44:	4b5b      	ldr	r3, [pc, #364]	; (8001bb4 <task_button_press+0x1e8>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d959      	bls.n	8001b00 <task_button_press+0x134>
        {
            task_button_press_major_change = true;
 8001a4c:	4b5a      	ldr	r3, [pc, #360]	; (8001bb8 <task_button_press+0x1ec>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
            switch ((board_init_push_buttons_e) button_pressed_bit)
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b03      	cmp	r3, #3
 8001a58:	d828      	bhi.n	8001aac <task_button_press+0xe0>
 8001a5a:	a201      	add	r2, pc, #4	; (adr r2, 8001a60 <task_button_press+0x94>)
 8001a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a60:	08001a71 	.word	0x08001a71
 8001a64:	08001a81 	.word	0x08001a81
 8001a68:	08001a95 	.word	0x08001a95
 8001a6c:	08001aa3 	.word	0x08001aa3
            {
                case PUSH_BUTTON_A:
                    color = COLOR_HEX_GREEN;
 8001a70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a74:	617b      	str	r3, [r7, #20]
                    irq_type = EXTI0_IRQn;
 8001a76:	2306      	movs	r3, #6
 8001a78:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_speed_reset();
 8001a7a:	f000 faf3 	bl	8002064 <task_led_ctrl_speed_reset>
                break;
 8001a7e:	e016      	b.n	8001aae <task_button_press+0xe2>
                case PUSH_BUTTON_B:
                    color = COLOR_HEX_RED;
 8001a80:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8001a84:	617b      	str	r3, [r7, #20]
                    irq_type = EXTI2_IRQn;
 8001a86:	2308      	movs	r3, #8
 8001a88:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_animate_iteration_reset();
 8001a8a:	f000 faf7 	bl	800207c <task_led_ctrl_animate_iteration_reset>
                    task_led_ctrl_animate_state_demo(); // enter demo state
 8001a8e:	f000 fb1f 	bl	80020d0 <task_led_ctrl_animate_state_demo>
                break;
 8001a92:	e00c      	b.n	8001aae <task_button_press+0xe2>
                case PUSH_BUTTON_C:
                    color = COLOR_HEX_BLUE;
 8001a94:	23ff      	movs	r3, #255	; 0xff
 8001a96:	617b      	str	r3, [r7, #20]
                    irq_type = EXTI9_5_IRQn;
 8001a98:	2317      	movs	r3, #23
 8001a9a:	74fb      	strb	r3, [r7, #19]
                    // don't change iteration count.  Simply go to color demo mode.
                    task_led_ctrl_color_state_demo();
 8001a9c:	f000 f9ac 	bl	8001df8 <task_led_ctrl_color_state_demo>
                break;
 8001aa0:	e005      	b.n	8001aae <task_button_press+0xe2>
                case PUSH_BUTTON_D:
                    color = COLOR_HEX_BLACK;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
                    irq_type = EXTI15_10_IRQn;
 8001aa6:	2328      	movs	r3, #40	; 0x28
 8001aa8:	74fb      	strb	r3, [r7, #19]

                break;
 8001aaa:	e000      	b.n	8001aae <task_button_press+0xe2>
                default:
                break;
 8001aac:	bf00      	nop
            }
            for (uint8_t iii = 0; iii < 3; iii++)
 8001aae:	2300      	movs	r3, #0
 8001ab0:	74bb      	strb	r3, [r7, #18]
 8001ab2:	e012      	b.n	8001ada <task_button_press+0x10e>
            {
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, color);
 8001ab4:	6979      	ldr	r1, [r7, #20]
 8001ab6:	2003      	movs	r0, #3
 8001ab8:	f7ff f8ce 	bl	8000c58 <animate_led_solid_custom_color>
                osDelay(500);
 8001abc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ac0:	f000 ffb6 	bl	8002a30 <osDelay>
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	2003      	movs	r0, #3
 8001ac8:	f7ff f8c6 	bl	8000c58 <animate_led_solid_custom_color>
                osDelay(500);
 8001acc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ad0:	f000 ffae 	bl	8002a30 <osDelay>
            for (uint8_t iii = 0; iii < 3; iii++)
 8001ad4:	7cbb      	ldrb	r3, [r7, #18]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	74bb      	strb	r3, [r7, #18]
 8001ada:	7cbb      	ldrb	r3, [r7, #18]
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d9e9      	bls.n	8001ab4 <task_button_press+0xe8>
            }
            HAL_NVIC_SetPriority(irq_type, 24, 0);
 8001ae0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2118      	movs	r1, #24
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 fee2 	bl	80058b2 <HAL_NVIC_SetPriority>
            HAL_NVIC_EnableIRQ(irq_type);
 8001aee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f003 fef9 	bl	80058ea <HAL_NVIC_EnableIRQ>
            task_button_press_major_change = false;
 8001af8:	4b2f      	ldr	r3, [pc, #188]	; (8001bb8 <task_button_press+0x1ec>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
 8001afe:	e771      	b.n	80019e4 <task_button_press+0x18>
        }
        else
        {
            // no state change here
            task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff feb3 	bl	8001870 <task_led_ctrl_button_to_isr>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fed7 	bl	80018c0 <task_button_press_ctrl_set_interrupt_flag>
            switch ((board_init_push_buttons_e) button_pressed_bit)
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d848      	bhi.n	8001bac <task_button_press+0x1e0>
 8001b1a:	a201      	add	r2, pc, #4	; (adr r2, 8001b20 <task_button_press+0x154>)
 8001b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b20:	08001b31 	.word	0x08001b31
 8001b24:	08001b47 	.word	0x08001b47
 8001b28:	08001b71 	.word	0x08001b71
 8001b2c:	08001b97 	.word	0x08001b97
            {
                case PUSH_BUTTON_A:
                    task_led_ctrl_speed_adjust();
 8001b30:	f000 fa80 	bl	8002034 <task_led_ctrl_speed_adjust>
                    HAL_NVIC_SetPriority(EXTI0_IRQn, 24, 0);
 8001b34:	2200      	movs	r2, #0
 8001b36:	2118      	movs	r1, #24
 8001b38:	2006      	movs	r0, #6
 8001b3a:	f003 feba 	bl	80058b2 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b3e:	2006      	movs	r0, #6
 8001b40:	f003 fed3 	bl	80058ea <HAL_NVIC_EnableIRQ>
                break;
 8001b44:	e033      	b.n	8001bae <task_button_press+0x1e2>
                case PUSH_BUTTON_B:
                    if (MASTER_LED_STATE_DEMO == task_led_ctrl_animate_state())
 8001b46:	f000 faeb 	bl	8002120 <task_led_ctrl_animate_state>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d102      	bne.n	8001b56 <task_button_press+0x18a>
                    {
                        task_led_ctrl_animate_state_fixed(); // animation count is auto cleared here.
 8001b50:	f000 fad0 	bl	80020f4 <task_led_ctrl_animate_state_fixed>
 8001b54:	e003      	b.n	8001b5e <task_button_press+0x192>
                    }
                    else
                    {
                        task_led_ctrl_animate_iteration_reset();
 8001b56:	f000 fa91 	bl	800207c <task_led_ctrl_animate_iteration_reset>
                        task_led_ctrl_animate_adjust_state();
 8001b5a:	f000 fa9b 	bl	8002094 <task_led_ctrl_animate_adjust_state>
                    }
                    HAL_NVIC_SetPriority(EXTI2_IRQn, 24, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2118      	movs	r1, #24
 8001b62:	2008      	movs	r0, #8
 8001b64:	f003 fea5 	bl	80058b2 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001b68:	2008      	movs	r0, #8
 8001b6a:	f003 febe 	bl	80058ea <HAL_NVIC_EnableIRQ>
                break;
 8001b6e:	e01e      	b.n	8001bae <task_button_press+0x1e2>
                case PUSH_BUTTON_C:
                    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state())
 8001b70:	f000 f936 	bl	8001de0 <task_led_ctrl_color_state>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <task_button_press+0x1b4>
                    {
                        task_led_ctrl_color_state_fixed();
 8001b7a:	f000 f949 	bl	8001e10 <task_led_ctrl_color_state_fixed>
 8001b7e:	e001      	b.n	8001b84 <task_button_press+0x1b8>
                    }
                    else
                    {
                        task_led_ctrl_color_adjust();
 8001b80:	f000 f958 	bl	8001e34 <task_led_ctrl_color_adjust>
                    }
                    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 24, 0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2118      	movs	r1, #24
 8001b88:	2017      	movs	r0, #23
 8001b8a:	f003 fe92 	bl	80058b2 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b8e:	2017      	movs	r0, #23
 8001b90:	f003 feab 	bl	80058ea <HAL_NVIC_EnableIRQ>
                break;
 8001b94:	e00b      	b.n	8001bae <task_button_press+0x1e2>
                case PUSH_BUTTON_D:
                    task_led_ctrl_pause();
 8001b96:	f000 f905 	bl	8001da4 <task_led_ctrl_pause>
                    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 24, 0);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2118      	movs	r1, #24
 8001b9e:	2028      	movs	r0, #40	; 0x28
 8001ba0:	f003 fe87 	bl	80058b2 <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ba4:	2028      	movs	r0, #40	; 0x28
 8001ba6:	f003 fea0 	bl	80058ea <HAL_NVIC_EnableIRQ>
                break;
 8001baa:	e000      	b.n	8001bae <task_button_press+0x1e2>
                default:
                break;
 8001bac:	bf00      	nop
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 8001bae:	e719      	b.n	80019e4 <task_button_press+0x18>
 8001bb0:	2000019c 	.word	0x2000019c
 8001bb4:	200001bc 	.word	0x200001bc
 8001bb8:	200001bd 	.word	0x200001bd

08001bbc <task_led_ctrl_adjust_parameters>:
extern bool             task_button_press_major_change;


static void task_led_ctrl_adjust_parameters(const task_led_ctrl_loop_iterations_e max_iterations,
                                            const task_led_ctrl_delay_ms_e animation_delay_ms)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	460a      	mov	r2, r1
 8001bc6:	71fb      	strb	r3, [r7, #7]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	80bb      	strh	r3, [r7, #4]
    g_animation_iterations++;
 8001bcc:	4b18      	ldr	r3, [pc, #96]	; (8001c30 <task_led_ctrl_adjust_parameters+0x74>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	b2da      	uxtb	r2, r3
 8001bd4:	4b16      	ldr	r3, [pc, #88]	; (8001c30 <task_led_ctrl_adjust_parameters+0x74>)
 8001bd6:	701a      	strb	r2, [r3, #0]
    if (MASTER_LED_STATE_DEMO == g_master_led_state)
 8001bd8:	4b16      	ldr	r3, [pc, #88]	; (8001c34 <task_led_ctrl_adjust_parameters+0x78>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d11b      	bne.n	8001c18 <task_led_ctrl_adjust_parameters+0x5c>
    {
        if (TASK_LED_CTRL_DELAY_MS_0 != animation_delay_ms) task_led_ctrl_delay(animation_delay_ms);
 8001be0:	88bb      	ldrh	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <task_led_ctrl_adjust_parameters+0x32>
 8001be6:	88bb      	ldrh	r3, [r7, #4]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f000 f8c5 	bl	8001d78 <task_led_ctrl_delay>
        if (max_iterations == g_animation_iterations)
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <task_led_ctrl_adjust_parameters+0x74>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	79fa      	ldrb	r2, [r7, #7]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d10f      	bne.n	8001c18 <task_led_ctrl_adjust_parameters+0x5c>
        {
            g_led_state = (led_state_e) (g_led_state + 1);
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <task_led_ctrl_adjust_parameters+0x7c>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <task_led_ctrl_adjust_parameters+0x7c>)
 8001c02:	701a      	strb	r2, [r3, #0]
            if (NUM_LED_STATES == g_led_state) g_led_state = LED_STATE_FIRST;
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <task_led_ctrl_adjust_parameters+0x7c>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b11      	cmp	r3, #17
 8001c0a:	d102      	bne.n	8001c12 <task_led_ctrl_adjust_parameters+0x56>
 8001c0c:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <task_led_ctrl_adjust_parameters+0x7c>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]
            g_animation_iterations = 0;
 8001c12:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <task_led_ctrl_adjust_parameters+0x74>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	701a      	strb	r2, [r3, #0]
        }
    }
    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state()) task_led_ctrl_color_random();
 8001c18:	f000 f8e2 	bl	8001de0 <task_led_ctrl_color_state>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <task_led_ctrl_adjust_parameters+0x6a>
 8001c22:	f000 f9ad 	bl	8001f80 <task_led_ctrl_color_random>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200001c7 	.word	0x200001c7
 8001c34:	200001c4 	.word	0x200001c4
 8001c38:	200001c5 	.word	0x200001c5

08001c3c <task_led_ctrl_strip_two>:


void task_led_ctrl_strip_two(void *argument)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
    while (task_button_press_major_change)
 8001c44:	e002      	b.n	8001c4c <task_led_ctrl_strip_two+0x10>
    {
        osDelay(10);
 8001c46:	200a      	movs	r0, #10
 8001c48:	f000 fef2 	bl	8002a30 <osDelay>
    while (task_button_press_major_change)
 8001c4c:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <task_led_ctrl_strip_two+0x24>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1f8      	bne.n	8001c46 <task_led_ctrl_strip_two+0xa>
    }
    while (1)
    {
        //animate_led_theater_chase_rainbow(STRIP_BIT_2, 20);
        animate_led_rainbow_cycle(STRIP_BIT_2, 100);
 8001c54:	2164      	movs	r1, #100	; 0x64
 8001c56:	2002      	movs	r0, #2
 8001c58:	f7ff fad2 	bl	8001200 <animate_led_rainbow_cycle>
 8001c5c:	e7fa      	b.n	8001c54 <task_led_ctrl_strip_two+0x18>
 8001c5e:	bf00      	nop
 8001c60:	200001bd 	.word	0x200001bd

08001c64 <task_led_ctrl_strip_one>:
}



void task_led_ctrl_strip_one(void *argument)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	6078      	str	r0, [r7, #4]
    while(task_button_press_major_change)
 8001c6c:	e002      	b.n	8001c74 <task_led_ctrl_strip_one+0x10>
    {
        osDelay(10);
 8001c6e:	200a      	movs	r0, #10
 8001c70:	f000 fede 	bl	8002a30 <osDelay>
    while(task_button_press_major_change)
 8001c74:	4b3e      	ldr	r3, [pc, #248]	; (8001d70 <task_led_ctrl_strip_one+0x10c>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1f8      	bne.n	8001c6e <task_led_ctrl_strip_one+0xa>
    }
    while (1)
    {
        switch(g_led_state)
 8001c7c:	4b3d      	ldr	r3, [pc, #244]	; (8001d74 <task_led_ctrl_strip_one+0x110>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2b07      	cmp	r3, #7
 8001c82:	d873      	bhi.n	8001d6c <task_led_ctrl_strip_one+0x108>
 8001c84:	a201      	add	r2, pc, #4	; (adr r2, 8001c8c <task_led_ctrl_strip_one+0x28>)
 8001c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8a:	bf00      	nop
 8001c8c:	08001d53 	.word	0x08001d53
 8001c90:	08001cad 	.word	0x08001cad
 8001c94:	08001cc5 	.word	0x08001cc5
 8001c98:	08001cd9 	.word	0x08001cd9
 8001c9c:	08001ceb 	.word	0x08001ceb
 8001ca0:	08001d05 	.word	0x08001d05
 8001ca4:	08001d17 	.word	0x08001d17
 8001ca8:	08001d2f 	.word	0x08001d2f
                else task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_5000);
            break;
    #endif
    #if defined(ENABLE_LED_STATE_SPARKLE_NO_FILL)
            case LED_STATE_SPARKLE_NO_FILL:
                animate_led_turn_all_pixels_off();
 8001cac:	f7fe fff6 	bl	8000c9c <animate_led_turn_all_pixels_off>
                animate_led_sparkle_only_random_color(STRIP_BIT_1, false, 100);//random(0, 50));
 8001cb0:	2264      	movs	r2, #100	; 0x64
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	2001      	movs	r0, #1
 8001cb6:	f7ff fa11 	bl	80010dc <animate_led_sparkle_only_random_color>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001cba:	2100      	movs	r1, #0
 8001cbc:	2005      	movs	r0, #5
 8001cbe:	f7ff ff7d 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001cc2:	e054      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
    #if defined(ENABLE_LED_STATE_SPARKLE_FILL)
            case LED_STATE_SPARKLE_FILL:
                animate_led_sparkle_only_random_color(STRIP_BIT_1, true, 100);
 8001cc4:	2264      	movs	r2, #100	; 0x64
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	2001      	movs	r0, #1
 8001cca:	f7ff fa07 	bl	80010dc <animate_led_sparkle_only_random_color>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001cce:	2100      	movs	r1, #0
 8001cd0:	200a      	movs	r0, #10
 8001cd2:	f7ff ff73 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001cd6:	e04a      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
    #if defined(ENABLE_LED_STATE_RAINBOW_CYCLE)
            case LED_STATE_RAINBOW_CYCLE:
                animate_led_rainbow_cycle(STRIP_BIT_1, 10);
 8001cd8:	210a      	movs	r1, #10
 8001cda:	2001      	movs	r0, #1
 8001cdc:	f7ff fa90 	bl	8001200 <animate_led_rainbow_cycle>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	2005      	movs	r0, #5
 8001ce4:	f7ff ff6a 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001ce8:	e041      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
    #if defined(ENABLE_LED_STATE_THEATER_CHASE)
            case LED_STATE_THEATER_CHASE:
                animate_led_theater_chase(STRIP_BIT_1, task_led_ctrl_color_hex(), 20);
 8001cea:	f000 f8c1 	bl	8001e70 <task_led_ctrl_color_hex>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2214      	movs	r2, #20
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	f7ff fb67 	bl	80013c8 <animate_led_theater_chase>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	200a      	movs	r0, #10
 8001cfe:	f7ff ff5d 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001d02:	e034      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
    #if defined(ENABLE_LED_STATE_THEATER_CHASE_RAINBOW)
            case LED_STATE_THEATER_CHASE_RAINBOW:
                animate_led_theater_chase_rainbow(STRIP_BIT_1, 20);
 8001d04:	2114      	movs	r1, #20
 8001d06:	2001      	movs	r0, #1
 8001d08:	f7ff fc00 	bl	800150c <animate_led_theater_chase_rainbow>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_2, TASK_LED_CTRL_DELAY_MS_0);
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	2002      	movs	r0, #2
 8001d10:	f7ff ff54 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001d14:	e02b      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
    #if defined(ENABLE_LED_STATE_FADE_IN_AND_OUT)
            case LED_STATE_FADE_IN_AND_OUT:
                animate_led_fade_in_fade_out((uint16_t)STRIP_BIT_1, task_led_ctrl_color_hex());
 8001d16:	f000 f8ab 	bl	8001e70 <task_led_ctrl_color_hex>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f7ff f826 	bl	8000d70 <animate_led_fade_in_fade_out>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001d24:	2100      	movs	r1, #0
 8001d26:	200a      	movs	r0, #10
 8001d28:	f7ff ff48 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001d2c:	e01f      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
    #if defined(ENABLE_LED_STATE_TWINKLE)
            case LED_STATE_TWINKLE:
                animate_led_turn_all_pixels_off();
 8001d2e:	f7fe ffb5 	bl	8000c9c <animate_led_turn_all_pixels_off>
                animate_led_twinkle(STRIP_BIT_1, task_led_ctrl_color_hex(), (uint32_t)((float)NUM_LEDS * (float)0.9), 20, false);
 8001d32:	f000 f89d 	bl	8001e70 <task_led_ctrl_color_hex>
 8001d36:	4601      	mov	r1, r0
 8001d38:	2300      	movs	r3, #0
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	2314      	movs	r3, #20
 8001d3e:	f240 12cf 	movw	r2, #463	; 0x1cf
 8001d42:	2001      	movs	r0, #1
 8001d44:	f7ff f956 	bl	8000ff4 <animate_led_twinkle>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001d48:	2100      	movs	r1, #0
 8001d4a:	2005      	movs	r0, #5
 8001d4c:	f7ff ff36 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001d50:	e00d      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
    #if defined(ENABLE_LED_STATE_SPELL)
            case LED_STATE_SPELL:
                animate_led_only_spell_word(STRIP_BIT_1, task_led_ctrl_color_hex(), 20);
 8001d52:	f000 f88d 	bl	8001e70 <task_led_ctrl_color_hex>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2214      	movs	r2, #20
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f7fe ffa7 	bl	8000cb0 <animate_led_only_spell_word>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001d62:	2100      	movs	r1, #0
 8001d64:	200a      	movs	r0, #10
 8001d66:	f7ff ff29 	bl	8001bbc <task_led_ctrl_adjust_parameters>
            break;
 8001d6a:	e000      	b.n	8001d6e <task_led_ctrl_strip_one+0x10a>
    #endif
            default:
            break;
 8001d6c:	bf00      	nop
        switch(g_led_state)
 8001d6e:	e785      	b.n	8001c7c <task_led_ctrl_strip_one+0x18>
 8001d70:	200001bd 	.word	0x200001bd
 8001d74:	200001c5 	.word	0x200001c5

08001d78 <task_led_ctrl_delay>:
    }
}


void task_led_ctrl_delay(const uint32_t time_ms)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
    uint32_t ms_count = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	60fb      	str	r3, [r7, #12]
    while (ms_count++ < time_ms)
 8001d84:	e002      	b.n	8001d8c <task_led_ctrl_delay+0x14>
    {
        osDelay(portTICK_PERIOD_MS);
 8001d86:	2001      	movs	r0, #1
 8001d88:	f000 fe52 	bl	8002a30 <osDelay>
    while (ms_count++ < time_ms)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	1c5a      	adds	r2, r3, #1
 8001d90:	60fa      	str	r2, [r7, #12]
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d8f6      	bhi.n	8001d86 <task_led_ctrl_delay+0xe>
    }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <task_led_ctrl_pause>:


void task_led_ctrl_pause(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
    static uint8_t flip_or_flop = 1;
    if (flip_or_flop) g_animate_led_pause_flag = true;
 8001da8:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <task_led_ctrl_pause+0x34>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <task_led_ctrl_pause+0x14>
 8001db0:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <task_led_ctrl_pause+0x38>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	701a      	strb	r2, [r3, #0]
 8001db6:	e002      	b.n	8001dbe <task_led_ctrl_pause+0x1a>
    else g_animate_led_pause_flag = false;
 8001db8:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <task_led_ctrl_pause+0x38>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	701a      	strb	r2, [r3, #0]
    flip_or_flop ^= 1;
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <task_led_ctrl_pause+0x34>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	f083 0301 	eor.w	r3, r3, #1
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	4b03      	ldr	r3, [pc, #12]	; (8001dd8 <task_led_ctrl_pause+0x34>)
 8001dca:	701a      	strb	r2, [r3, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000006 	.word	0x20000006
 8001ddc:	200001be 	.word	0x200001be

08001de0 <task_led_ctrl_color_state>:


master_color_state_e task_led_ctrl_color_state(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
    return g_master_color_state;
 8001de4:	4b03      	ldr	r3, [pc, #12]	; (8001df4 <task_led_ctrl_color_state+0x14>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	200001c6 	.word	0x200001c6

08001df8 <task_led_ctrl_color_state_demo>:


void task_led_ctrl_color_state_demo(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_DEMO;
 8001dfc:	4b03      	ldr	r3, [pc, #12]	; (8001e0c <task_led_ctrl_color_state_demo+0x14>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]
}
 8001e02:	bf00      	nop
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	200001c6 	.word	0x200001c6

08001e10 <task_led_ctrl_color_state_fixed>:


void task_led_ctrl_color_state_fixed(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_FIXED;
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <task_led_ctrl_color_state_fixed+0x1c>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
    g_led_color = COLORS_FIRST;
 8001e1a:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <task_led_ctrl_color_state_fixed+0x20>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	701a      	strb	r2, [r3, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	200001c6 	.word	0x200001c6
 8001e30:	20000005 	.word	0x20000005

08001e34 <task_led_ctrl_color_adjust>:
    g_led_color = COLORS_RED;
}


bool task_led_ctrl_color_adjust(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
    bool return_val = false;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	71fb      	strb	r3, [r7, #7]
    if (COLORS_LAST == g_led_color)
 8001e3e:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <task_led_ctrl_color_adjust+0x38>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b14      	cmp	r3, #20
 8001e44:	d105      	bne.n	8001e52 <task_led_ctrl_color_adjust+0x1e>
    {
        g_led_color = COLORS_FIRST;
 8001e46:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <task_led_ctrl_color_adjust+0x38>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
        return_val = true;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	71fb      	strb	r3, [r7, #7]
 8001e50:	e005      	b.n	8001e5e <task_led_ctrl_color_adjust+0x2a>
    }
    else g_led_color = (all_colors_e) (g_led_color + 1);
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <task_led_ctrl_color_adjust+0x38>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	3301      	adds	r3, #1
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <task_led_ctrl_color_adjust+0x38>)
 8001e5c:	701a      	strb	r2, [r3, #0]
    return return_val;
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	20000005 	.word	0x20000005

08001e70 <task_led_ctrl_color_hex>:
    return g_led_color;
}


color_hex_code_e task_led_ctrl_color_hex(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
    return g_color_hex_codes[g_led_color];
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <task_led_ctrl_color_hex+0x1c>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <task_led_ctrl_color_hex+0x20>)
 8001e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20000005 	.word	0x20000005
 8001e90:	200000a0 	.word	0x200000a0

08001e94 <task_led_ctrl_color_red_hex>:


uint8_t task_led_ctrl_color_red_hex(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	ed2d 8b02 	vpush	{d8}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0xFF0000) >> 16) / current_monitor_ratio());
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <task_led_ctrl_color_red_hex+0x48>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <task_led_ctrl_color_red_hex+0x4c>)
 8001ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eaa:	0c1b      	lsrs	r3, r3, #16
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	ee07 3a90 	vmov	s15, r3
 8001eb2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001eb6:	f7ff fc59 	bl	800176c <current_monitor_ratio>
 8001eba:	eeb0 7a40 	vmov.f32	s14, s0
 8001ebe:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001ec2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ec6:	edc7 7a01 	vstr	s15, [r7, #4]
 8001eca:	793b      	ldrb	r3, [r7, #4]
 8001ecc:	b2db      	uxtb	r3, r3
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	ecbd 8b02 	vpop	{d8}
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	20000005 	.word	0x20000005
 8001ee0:	200000a0 	.word	0x200000a0

08001ee4 <task_led_ctrl_color_green_hex>:


uint8_t task_led_ctrl_color_green_hex(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	ed2d 8b02 	vpush	{d8}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0x00FF00) >> 8) / current_monitor_ratio());
 8001eee:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <task_led_ctrl_color_green_hex+0x48>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b0e      	ldr	r3, [pc, #56]	; (8001f30 <task_led_ctrl_color_green_hex+0x4c>)
 8001ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001efa:	0a1b      	lsrs	r3, r3, #8
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	ee07 3a90 	vmov	s15, r3
 8001f02:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001f06:	f7ff fc31 	bl	800176c <current_monitor_ratio>
 8001f0a:	eeb0 7a40 	vmov.f32	s14, s0
 8001f0e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001f12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f16:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f1a:	793b      	ldrb	r3, [r7, #4]
 8001f1c:	b2db      	uxtb	r3, r3
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	ecbd 8b02 	vpop	{d8}
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000005 	.word	0x20000005
 8001f30:	200000a0 	.word	0x200000a0

08001f34 <task_led_ctrl_color_blue_hex>:


uint8_t task_led_ctrl_color_blue_hex(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	ed2d 8b02 	vpush	{d8}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
    return ((g_color_hex_codes[g_led_color] & 0x0000FF) / current_monitor_ratio());
 8001f3e:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <task_led_ctrl_color_blue_hex+0x44>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	461a      	mov	r2, r3
 8001f44:	4b0d      	ldr	r3, [pc, #52]	; (8001f7c <task_led_ctrl_color_blue_hex+0x48>)
 8001f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	ee07 3a90 	vmov	s15, r3
 8001f50:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001f54:	f7ff fc0a 	bl	800176c <current_monitor_ratio>
 8001f58:	eeb0 7a40 	vmov.f32	s14, s0
 8001f5c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001f60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f64:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f68:	793b      	ldrb	r3, [r7, #4]
 8001f6a:	b2db      	uxtb	r3, r3
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	ecbd 8b02 	vpop	{d8}
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000005 	.word	0x20000005
 8001f7c:	200000a0 	.word	0x200000a0

08001f80 <task_led_ctrl_color_random>:
    return g_color_hex_codes[color];
}


void task_led_ctrl_color_random(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
    all_colors_e color = (all_colors_e)(random_num(0, NUM_COLORS));
 8001f86:	2115      	movs	r1, #21
 8001f88:	2000      	movs	r0, #0
 8001f8a:	f007 fb30 	bl	80095ee <random_num>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
    if (g_led_color == color)
 8001f92:	4b0d      	ldr	r3, [pc, #52]	; (8001fc8 <task_led_ctrl_color_random+0x48>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	79fa      	ldrb	r2, [r7, #7]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d10e      	bne.n	8001fba <task_led_ctrl_color_random+0x3a>
    {
        if ((COLORS_LAST) == color) g_led_color = (all_colors_e)(color - 1);
 8001f9c:	79fb      	ldrb	r3, [r7, #7]
 8001f9e:	2b14      	cmp	r3, #20
 8001fa0:	d105      	bne.n	8001fae <task_led_ctrl_color_random+0x2e>
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <task_led_ctrl_color_random+0x48>)
 8001faa:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        g_led_color = color;
    }
}
 8001fac:	e008      	b.n	8001fc0 <task_led_ctrl_color_random+0x40>
        else g_led_color = (all_colors_e)(color + 1);
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	4b04      	ldr	r3, [pc, #16]	; (8001fc8 <task_led_ctrl_color_random+0x48>)
 8001fb6:	701a      	strb	r2, [r3, #0]
}
 8001fb8:	e002      	b.n	8001fc0 <task_led_ctrl_color_random+0x40>
        g_led_color = color;
 8001fba:	4a03      	ldr	r2, [pc, #12]	; (8001fc8 <task_led_ctrl_color_random+0x48>)
 8001fbc:	79fb      	ldrb	r3, [r7, #7]
 8001fbe:	7013      	strb	r3, [r2, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000005 	.word	0x20000005

08001fcc <task_led_ctrl_speed>:
    g_led_state = LED_STATE_FIRST;
}


float task_led_ctrl_speed(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
    float speed_factor = 0.0;
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	607b      	str	r3, [r7, #4]
    switch(g_led_speed)
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <task_led_ctrl_speed+0x60>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	d81a      	bhi.n	8002016 <task_led_ctrl_speed+0x4a>
 8001fe0:	a201      	add	r2, pc, #4	; (adr r2, 8001fe8 <task_led_ctrl_speed+0x1c>)
 8001fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe6:	bf00      	nop
 8001fe8:	08001ff9 	.word	0x08001ff9
 8001fec:	08001fff 	.word	0x08001fff
 8001ff0:	08002007 	.word	0x08002007
 8001ff4:	0800200f 	.word	0x0800200f
    {
        case LED_SPEED_10X:
            speed_factor = 10;
 8001ff8:	4b0d      	ldr	r3, [pc, #52]	; (8002030 <task_led_ctrl_speed+0x64>)
 8001ffa:	607b      	str	r3, [r7, #4]
        break;
 8001ffc:	e00c      	b.n	8002018 <task_led_ctrl_speed+0x4c>
//        break;
//        case LED_SPEED_2X:
//            speed_factor = 2;
//        break;
        case LED_SPEED_1X:
            speed_factor = 1;
 8001ffe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002002:	607b      	str	r3, [r7, #4]
        break;
 8002004:	e008      	b.n	8002018 <task_led_ctrl_speed+0x4c>
        case LED_SPEED_0P5X:
            speed_factor = 0.5;
 8002006:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800200a:	607b      	str	r3, [r7, #4]
        break;
 800200c:	e004      	b.n	8002018 <task_led_ctrl_speed+0x4c>
        case LED_SPEED_0P25X:
            speed_factor = 0.25;
 800200e:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8002012:	607b      	str	r3, [r7, #4]
        break;
 8002014:	e000      	b.n	8002018 <task_led_ctrl_speed+0x4c>
        default:
        break;
 8002016:	bf00      	nop
        case LED_SPEED_0P1X:
            speed_factor = 0.1;
        break;
        */
    }
    return speed_factor;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	ee07 3a90 	vmov	s15, r3
}
 800201e:	eeb0 0a67 	vmov.f32	s0, s15
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	20000004 	.word	0x20000004
 8002030:	41200000 	.word	0x41200000

08002034 <task_led_ctrl_speed_adjust>:


void task_led_ctrl_speed_adjust(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
    if (LED_SPEED_LAST == g_led_speed) g_led_speed = LED_SPEED_FIRST;
 8002038:	4b09      	ldr	r3, [pc, #36]	; (8002060 <task_led_ctrl_speed_adjust+0x2c>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b03      	cmp	r3, #3
 800203e:	d103      	bne.n	8002048 <task_led_ctrl_speed_adjust+0x14>
 8002040:	4b07      	ldr	r3, [pc, #28]	; (8002060 <task_led_ctrl_speed_adjust+0x2c>)
 8002042:	2200      	movs	r2, #0
 8002044:	701a      	strb	r2, [r3, #0]
    else g_led_speed = (led_speed_e) (g_led_speed + 1);
}
 8002046:	e005      	b.n	8002054 <task_led_ctrl_speed_adjust+0x20>
    else g_led_speed = (led_speed_e) (g_led_speed + 1);
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <task_led_ctrl_speed_adjust+0x2c>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	3301      	adds	r3, #1
 800204e:	b2da      	uxtb	r2, r3
 8002050:	4b03      	ldr	r3, [pc, #12]	; (8002060 <task_led_ctrl_speed_adjust+0x2c>)
 8002052:	701a      	strb	r2, [r3, #0]
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	20000004 	.word	0x20000004

08002064 <task_led_ctrl_speed_reset>:


void task_led_ctrl_speed_reset(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
    g_led_speed = LED_SPEED_0P5X;
 8002068:	4b03      	ldr	r3, [pc, #12]	; (8002078 <task_led_ctrl_speed_reset+0x14>)
 800206a:	2202      	movs	r2, #2
 800206c:	701a      	strb	r2, [r3, #0]
}
 800206e:	bf00      	nop
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	20000004 	.word	0x20000004

0800207c <task_led_ctrl_animate_iteration_reset>:
    return ((float)g_delay_in_animation_ms / task_led_ctrl_speed());
}


void task_led_ctrl_animate_iteration_reset(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
    g_animation_iterations = 0;
 8002080:	4b03      	ldr	r3, [pc, #12]	; (8002090 <task_led_ctrl_animate_iteration_reset+0x14>)
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]
}
 8002086:	bf00      	nop
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	200001c7 	.word	0x200001c7

08002094 <task_led_ctrl_animate_adjust_state>:


bool task_led_ctrl_animate_adjust_state(void)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
    bool return_val = false;
 800209a:	2300      	movs	r3, #0
 800209c:	71fb      	strb	r3, [r7, #7]
    if (LED_STATE_LAST == g_led_state)
 800209e:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <task_led_ctrl_animate_adjust_state+0x38>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b10      	cmp	r3, #16
 80020a4:	d105      	bne.n	80020b2 <task_led_ctrl_animate_adjust_state+0x1e>
    {
        g_led_state = LED_STATE_FIRST;
 80020a6:	4b09      	ldr	r3, [pc, #36]	; (80020cc <task_led_ctrl_animate_adjust_state+0x38>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
        return_val = true;
 80020ac:	2301      	movs	r3, #1
 80020ae:	71fb      	strb	r3, [r7, #7]
 80020b0:	e005      	b.n	80020be <task_led_ctrl_animate_adjust_state+0x2a>
    }
    else g_led_state = (led_state_e) (g_led_state + 1);
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <task_led_ctrl_animate_adjust_state+0x38>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	3301      	adds	r3, #1
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	4b04      	ldr	r3, [pc, #16]	; (80020cc <task_led_ctrl_animate_adjust_state+0x38>)
 80020bc:	701a      	strb	r2, [r3, #0]
    return return_val;
 80020be:	79fb      	ldrb	r3, [r7, #7]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	200001c5 	.word	0x200001c5

080020d0 <task_led_ctrl_animate_state_demo>:


void task_led_ctrl_animate_state_demo(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_DEMO;
 80020d4:	4b05      	ldr	r3, [pc, #20]	; (80020ec <task_led_ctrl_animate_state_demo+0x1c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 80020da:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <task_led_ctrl_animate_state_demo+0x20>)
 80020dc:	2200      	movs	r2, #0
 80020de:	701a      	strb	r2, [r3, #0]
}
 80020e0:	bf00      	nop
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	200001c4 	.word	0x200001c4
 80020f0:	200001c7 	.word	0x200001c7

080020f4 <task_led_ctrl_animate_state_fixed>:


void task_led_ctrl_animate_state_fixed(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_FIXED;
 80020f8:	4b06      	ldr	r3, [pc, #24]	; (8002114 <task_led_ctrl_animate_state_fixed+0x20>)
 80020fa:	2201      	movs	r2, #1
 80020fc:	701a      	strb	r2, [r3, #0]
    g_led_state = LED_STATE_FIRST; // set first state
 80020fe:	4b06      	ldr	r3, [pc, #24]	; (8002118 <task_led_ctrl_animate_state_fixed+0x24>)
 8002100:	2200      	movs	r2, #0
 8002102:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 8002104:	4b05      	ldr	r3, [pc, #20]	; (800211c <task_led_ctrl_animate_state_fixed+0x28>)
 8002106:	2200      	movs	r2, #0
 8002108:	701a      	strb	r2, [r3, #0]
}
 800210a:	bf00      	nop
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	200001c4 	.word	0x200001c4
 8002118:	200001c5 	.word	0x200001c5
 800211c:	200001c7 	.word	0x200001c7

08002120 <task_led_ctrl_animate_state>:


master_led_state_e task_led_ctrl_animate_state(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
    return g_master_led_state;
 8002124:	4b03      	ldr	r3, [pc, #12]	; (8002134 <task_led_ctrl_animate_state+0x14>)
 8002126:	781b      	ldrb	r3, [r3, #0]
}
 8002128:	4618      	mov	r0, r3
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	200001c4 	.word	0x200001c4

08002138 <reset_ws2812b>:

extern volatile int datasentflag;

uint16_t pwm_reset[50] = {0};
void reset_ws2812b(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
    //xSemaphoreTake(g_dma_transfer_semaphore, portMAX_DELAY);
    //xTaskNotify(g_dma_transfer_handle, 0, eSetValueWithOverwrite);

    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 800213c:	2364      	movs	r3, #100	; 0x64
 800213e:	4a09      	ldr	r2, [pc, #36]	; (8002164 <reset_ws2812b+0x2c>)
 8002140:	2100      	movs	r1, #0
 8002142:	4809      	ldr	r0, [pc, #36]	; (8002168 <reset_ws2812b+0x30>)
 8002144:	f005 fbde 	bl	8007904 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8002148:	2364      	movs	r3, #100	; 0x64
 800214a:	4a06      	ldr	r2, [pc, #24]	; (8002164 <reset_ws2812b+0x2c>)
 800214c:	2104      	movs	r1, #4
 800214e:	4806      	ldr	r0, [pc, #24]	; (8002168 <reset_ws2812b+0x30>)
 8002150:	f005 fbd8 	bl	8007904 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_3, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8002154:	2364      	movs	r3, #100	; 0x64
 8002156:	4a03      	ldr	r2, [pc, #12]	; (8002164 <reset_ws2812b+0x2c>)
 8002158:	2108      	movs	r1, #8
 800215a:	4803      	ldr	r0, [pc, #12]	; (8002168 <reset_ws2812b+0x30>)
 800215c:	f005 fbd2 	bl	8007904 <HAL_TIM_PWM_Start_DMA>
//    HAL_TIM_PWM_Start_DMA(&g_tim15_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset)));
//    HAL_TIM_PWM_Start_DMA(&g_tim16_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset)));
}
 8002160:	bf00      	nop
 8002162:	bd80      	pop	{r7, pc}
 8002164:	200007e4 	.word	0x200007e4
 8002168:	200022e4 	.word	0x200022e4

0800216c <ws2812_convert_strip_num_to_strip_bit>:

static strip_bit_e ws2812_convert_strip_num_to_strip_bit(const strip_num_e strip_num)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
	return (strip_bit_e)(strip_num + 1);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	3301      	adds	r3, #1
 800217a:	b2db      	uxtb	r3, r3
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <ws2812_convert_strip_bit_to_strip_num>:


static strip_num_e ws2812_convert_strip_bit_to_strip_num(const strip_bit_e strip_bit)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	71fb      	strb	r3, [r7, #7]
	return (strip_num_e)(strip_bit - 1);
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	3b01      	subs	r3, #1
 8002196:	b2db      	uxtb	r3, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <ws2812_get_pwm_strip_offset>:


uint16_t ws2812_get_pwm_strip_offset(const strip_bit_e strip_bit)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
    uint16_t offset = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	81fb      	strh	r3, [r7, #14]
    uint8_t strip_num = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	737b      	strb	r3, [r7, #13]
    switch (strip_bit)
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d002      	beq.n	80021c2 <ws2812_get_pwm_strip_offset+0x1e>
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d005      	beq.n	80021cc <ws2812_get_pwm_strip_offset+0x28>
        case STRIP_BIT_5:
            offset = STRIP_1_LENGTH + STRIP_2_LENGTH + STRIP_3_LENGTH + STRIP_4_LENGTH;
        break;
#endif
        default:
        break;
 80021c0:	e00a      	b.n	80021d8 <ws2812_get_pwm_strip_offset+0x34>
            offset = 0;
 80021c2:	2300      	movs	r3, #0
 80021c4:	81fb      	strh	r3, [r7, #14]
            strip_num = 1;
 80021c6:	2301      	movs	r3, #1
 80021c8:	737b      	strb	r3, [r7, #13]
        break;
 80021ca:	e005      	b.n	80021d8 <ws2812_get_pwm_strip_offset+0x34>
            offset = STRIP_1_LENGTH;
 80021cc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80021d0:	81fb      	strh	r3, [r7, #14]
            strip_num = 2;
 80021d2:	2302      	movs	r3, #2
 80021d4:	737b      	strb	r3, [r7, #13]
        break;
 80021d6:	bf00      	nop
    }
    return ((offset * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + (strip_num * WS2812B_RESET_TIME_CYCLES));
 80021d8:	89fa      	ldrh	r2, [r7, #14]
 80021da:	4613      	mov	r3, r2
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	4413      	add	r3, r2
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	ee07 3a90 	vmov	s15, r3
 80021e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021ea:	7b7b      	ldrb	r3, [r7, #13]
 80021ec:	ee07 3a90 	vmov	s15, r3
 80021f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021f4:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002218 <ws2812_get_pwm_strip_offset+0x74>
 80021f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002200:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002204:	ee17 3a90 	vmov	r3, s15
 8002208:	b29b      	uxth	r3, r3
}
 800220a:	4618      	mov	r0, r3
 800220c:	3714      	adds	r7, #20
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	453b8000 	.word	0x453b8000

0800221c <ws2812_get_strip_size>:


uint16_t ws2812_get_strip_size(const strip_bit_e strip_bit)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
	uint16_t strip_size = 0;
 8002226:	2300      	movs	r3, #0
 8002228:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_bit) strip_size = g_max_strip_length;
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	2b03      	cmp	r3, #3
 800222e:	d103      	bne.n	8002238 <ws2812_get_strip_size+0x1c>
 8002230:	4b09      	ldr	r3, [pc, #36]	; (8002258 <ws2812_get_strip_size+0x3c>)
 8002232:	881b      	ldrh	r3, [r3, #0]
 8002234:	81fb      	strh	r3, [r7, #14]
 8002236:	e009      	b.n	800224c <ws2812_get_strip_size+0x30>
	else strip_size = strip_length[ws2812_convert_strip_num_to_strip_bit(strip_bit)];
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff ff96 	bl	800216c <ws2812_convert_strip_num_to_strip_bit>
 8002240:	4603      	mov	r3, r0
 8002242:	461a      	mov	r2, r3
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <ws2812_get_strip_size+0x40>)
 8002246:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800224a:	81fb      	strh	r3, [r7, #14]
	return strip_size;
 800224c:	89fb      	ldrh	r3, [r7, #14]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	200007d6 	.word	0x200007d6
 800225c:	20000008 	.word	0x20000008

08002260 <ws2812_get_num_active_animation_leds>:
	return STRIP_BIT_NO_MORE_SET;  // if this is returned
}


uint16_t ws2812_get_num_active_animation_leds(const strip_mask_t strip_mask)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_num_leds;
 800226e:	88fb      	ldrh	r3, [r7, #6]
 8002270:	2b03      	cmp	r3, #3
 8002272:	d103      	bne.n	800227c <ws2812_get_num_active_animation_leds+0x1c>
 8002274:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <ws2812_get_num_active_animation_leds+0x50>)
 8002276:	881b      	ldrh	r3, [r3, #0]
 8002278:	81fb      	strh	r3, [r7, #14]
 800227a:	e012      	b.n	80022a2 <ws2812_get_num_active_animation_leds+0x42>
	else
	{
#if defined(STRIP_1_LENGTH)
		if (STRIP_BIT_1 & strip_mask) strip_size += STRIP_1_LENGTH;
 800227c:	88fb      	ldrh	r3, [r7, #6]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	b29b      	uxth	r3, r3
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <ws2812_get_num_active_animation_leds+0x30>
 8002288:	89fb      	ldrh	r3, [r7, #14]
 800228a:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800228e:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_2_LENGTH)
		if (STRIP_BIT_2 & strip_mask) strip_size += STRIP_2_LENGTH;
 8002290:	88fb      	ldrh	r3, [r7, #6]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	b29b      	uxth	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d002      	beq.n	80022a2 <ws2812_get_num_active_animation_leds+0x42>
 800229c:	89fb      	ldrh	r3, [r7, #14]
 800229e:	33d7      	adds	r3, #215	; 0xd7
 80022a0:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if (STRIP_BIT_9 & strip_mask) strip_size += STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 80022a2:	89fb      	ldrh	r3, [r7, #14]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	200007d2 	.word	0x200007d2

080022b4 <ws2812_led_get_max_strip_size>:


uint16_t ws2812_led_get_max_strip_size(const strip_mask_t strip_mask)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_max_strip_length;
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	2b03      	cmp	r3, #3
 80022c6:	d103      	bne.n	80022d0 <ws2812_led_get_max_strip_size+0x1c>
 80022c8:	4b11      	ldr	r3, [pc, #68]	; (8002310 <ws2812_led_get_max_strip_size+0x5c>)
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	81fb      	strh	r3, [r7, #14]
 80022ce:	e017      	b.n	8002300 <ws2812_led_get_max_strip_size+0x4c>
	else
	{
#if defined(STRIP_1_LENGTH)
		if ((STRIP_BIT_1 & strip_mask) && (strip_size < STRIP_1_LENGTH)) strip_size = STRIP_1_LENGTH;
 80022d0:	88fb      	ldrh	r3, [r7, #6]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d006      	beq.n	80022ea <ws2812_led_get_max_strip_size+0x36>
 80022dc:	89fb      	ldrh	r3, [r7, #14]
 80022de:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80022e2:	d202      	bcs.n	80022ea <ws2812_led_get_max_strip_size+0x36>
 80022e4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80022e8:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_2_LENGTH)
		if ((STRIP_BIT_2 & strip_mask) && (strip_size < STRIP_2_LENGTH)) strip_size = STRIP_2_LENGTH;
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d004      	beq.n	8002300 <ws2812_led_get_max_strip_size+0x4c>
 80022f6:	89fb      	ldrh	r3, [r7, #14]
 80022f8:	2bd6      	cmp	r3, #214	; 0xd6
 80022fa:	d801      	bhi.n	8002300 <ws2812_led_get_max_strip_size+0x4c>
 80022fc:	23d7      	movs	r3, #215	; 0xd7
 80022fe:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if ((STRIP_BIT_9 & strip_mask) && (strip_size < STRIP_9_LENGTH)) strip_size = STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 8002300:	89fb      	ldrh	r3, [r7, #14]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	200007d6 	.word	0x200007d6

08002314 <ws2812_pixel_is_in_strip_range>:


bool ws2812_pixel_is_in_strip_range(const strip_bit_e strip_bit, const uint16_t pixel)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	460a      	mov	r2, r1
 800231e:	71fb      	strb	r3, [r7, #7]
 8002320:	4613      	mov	r3, r2
 8002322:	80bb      	strh	r3, [r7, #4]
	bool return_val = false;
 8002324:	2300      	movs	r3, #0
 8002326:	73fb      	strb	r3, [r7, #15]
#if defined(STRIP_1_LENGTH)
	if ((STRIP_BIT_1 == strip_bit) && (pixel < STRIP_1_LENGTH)) return_val = true;
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d106      	bne.n	800233c <ws2812_pixel_is_in_strip_range+0x28>
 800232e:	88bb      	ldrh	r3, [r7, #4]
 8002330:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002334:	d202      	bcs.n	800233c <ws2812_pixel_is_in_strip_range+0x28>
 8002336:	2301      	movs	r3, #1
 8002338:	73fb      	strb	r3, [r7, #15]
 800233a:	e007      	b.n	800234c <ws2812_pixel_is_in_strip_range+0x38>
#endif
#if defined(STRIP_2_LENGTH)
	else if ((STRIP_BIT_2 == strip_bit) && (pixel < STRIP_2_LENGTH)) return_val = true;
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	2b02      	cmp	r3, #2
 8002340:	d104      	bne.n	800234c <ws2812_pixel_is_in_strip_range+0x38>
 8002342:	88bb      	ldrh	r3, [r7, #4]
 8002344:	2bd6      	cmp	r3, #214	; 0xd6
 8002346:	d801      	bhi.n	800234c <ws2812_pixel_is_in_strip_range+0x38>
 8002348:	2301      	movs	r3, #1
 800234a:	73fb      	strb	r3, [r7, #15]
	else if ((STRIP_BIT_8 == strip_bit) && (pixel < STRIP_8_LENGTH)) return_val = true;
#endif
#if defined(STRIP_9_LENGTH)
	else if ((STRIP_BIT_9 == strip_bit) && (pixel < STRIP_9_LENGTH)) return_val = true;
#endif
	return return_val;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3714      	adds	r7, #20
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
	...

0800235c <ws2812b_set_led>:


void ws2812b_set_led(const strip_bit_e strip_bit, const uint16_t led_num, const color_t red, const color_t green,
                     const color_t blue)
{
 800235c:	b590      	push	{r4, r7, lr}
 800235e:	b087      	sub	sp, #28
 8002360:	af00      	add	r7, sp, #0
 8002362:	4604      	mov	r4, r0
 8002364:	4608      	mov	r0, r1
 8002366:	4611      	mov	r1, r2
 8002368:	461a      	mov	r2, r3
 800236a:	4623      	mov	r3, r4
 800236c:	73fb      	strb	r3, [r7, #15]
 800236e:	4603      	mov	r3, r0
 8002370:	81bb      	strh	r3, [r7, #12]
 8002372:	460b      	mov	r3, r1
 8002374:	73bb      	strb	r3, [r7, #14]
 8002376:	4613      	mov	r3, r2
 8002378:	72fb      	strb	r3, [r7, #11]
	strip_num_e strip_num = ws2812_convert_strip_bit_to_strip_num(strip_bit);
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff ff03 	bl	8002188 <ws2812_convert_strip_bit_to_strip_num>
 8002382:	4603      	mov	r3, r0
 8002384:	75fb      	strb	r3, [r7, #23]
    (gp_ws28128b_strip[strip_num] + led_num)->red = red * g_max_current_ratio;
 8002386:	7bbb      	ldrb	r3, [r7, #14]
 8002388:	ee07 3a90 	vmov	s15, r3
 800238c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002390:	4b26      	ldr	r3, [pc, #152]	; (800242c <ws2812b_set_led+0xd0>)
 8002392:	edd3 7a00 	vldr	s15, [r3]
 8002396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239a:	7dfb      	ldrb	r3, [r7, #23]
 800239c:	4a24      	ldr	r2, [pc, #144]	; (8002430 <ws2812b_set_led+0xd4>)
 800239e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80023a2:	89ba      	ldrh	r2, [r7, #12]
 80023a4:	4613      	mov	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	4413      	add	r3, r2
 80023aa:	440b      	add	r3, r1
 80023ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023b0:	edc7 7a01 	vstr	s15, [r7, #4]
 80023b4:	793a      	ldrb	r2, [r7, #4]
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	701a      	strb	r2, [r3, #0]
    (gp_ws28128b_strip[strip_num] + led_num)->green = green * g_max_current_ratio;
 80023ba:	7afb      	ldrb	r3, [r7, #11]
 80023bc:	ee07 3a90 	vmov	s15, r3
 80023c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023c4:	4b19      	ldr	r3, [pc, #100]	; (800242c <ws2812b_set_led+0xd0>)
 80023c6:	edd3 7a00 	vldr	s15, [r3]
 80023ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ce:	7dfb      	ldrb	r3, [r7, #23]
 80023d0:	4a17      	ldr	r2, [pc, #92]	; (8002430 <ws2812b_set_led+0xd4>)
 80023d2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80023d6:	89ba      	ldrh	r2, [r7, #12]
 80023d8:	4613      	mov	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4413      	add	r3, r2
 80023de:	440b      	add	r3, r1
 80023e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023e4:	edc7 7a01 	vstr	s15, [r7, #4]
 80023e8:	793a      	ldrb	r2, [r7, #4]
 80023ea:	b2d2      	uxtb	r2, r2
 80023ec:	705a      	strb	r2, [r3, #1]
    (gp_ws28128b_strip[strip_num] + led_num)->blue = blue * g_max_current_ratio;
 80023ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023fa:	4b0c      	ldr	r3, [pc, #48]	; (800242c <ws2812b_set_led+0xd0>)
 80023fc:	edd3 7a00 	vldr	s15, [r3]
 8002400:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002404:	7dfb      	ldrb	r3, [r7, #23]
 8002406:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <ws2812b_set_led+0xd4>)
 8002408:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800240c:	89ba      	ldrh	r2, [r7, #12]
 800240e:	4613      	mov	r3, r2
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4413      	add	r3, r2
 8002414:	440b      	add	r3, r1
 8002416:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800241a:	edc7 7a01 	vstr	s15, [r7, #4]
 800241e:	793a      	ldrb	r2, [r7, #4]
 8002420:	b2d2      	uxtb	r2, r2
 8002422:	709a      	strb	r2, [r3, #2]
}
 8002424:	bf00      	nop
 8002426:	371c      	adds	r7, #28
 8002428:	46bd      	mov	sp, r7
 800242a:	bd90      	pop	{r4, r7, pc}
 800242c:	20000000 	.word	0x20000000
 8002430:	200007dc 	.word	0x200007dc

08002434 <ws2812b_fill_pwm_buffer_strip_one>:



#if defined(STRIP_1_LENGTH)
void ws2812b_fill_pwm_buffer_strip_one(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
    uint32_t color = 0;
 800243a:	2300      	movs	r3, #0
 800243c:	60fb      	str	r3, [r7, #12]
    uint32_t strip_size = STRIP_1_LENGTH;
 800243e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002442:	60bb      	str	r3, [r7, #8]
    uint32_t strip_pwm_offset = ws2812_get_pwm_strip_offset(STRIP_BIT_1);
 8002444:	2001      	movs	r0, #1
 8002446:	f7ff fead 	bl	80021a4 <ws2812_get_pwm_strip_offset>
 800244a:	4603      	mov	r3, r0
 800244c:	607b      	str	r3, [r7, #4]
    while (!gb_dma_cmplt_strip_2)
 800244e:	e002      	b.n	8002456 <ws2812b_fill_pwm_buffer_strip_one+0x22>
    {
        osDelay(1);
 8002450:	2001      	movs	r0, #1
 8002452:	f000 faed 	bl	8002a30 <osDelay>
    while (!gb_dma_cmplt_strip_2)
 8002456:	4b44      	ldr	r3, [pc, #272]	; (8002568 <ws2812b_fill_pwm_buffer_strip_one+0x134>)
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	f083 0301 	eor.w	r3, r3, #1
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1f5      	bne.n	8002450 <ws2812b_fill_pwm_buffer_strip_one+0x1c>
    }
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8002464:	2300      	movs	r3, #0
 8002466:	82fb      	strh	r3, [r7, #22]
 8002468:	e046      	b.n	80024f8 <ws2812b_fill_pwm_buffer_strip_one+0xc4>
    {
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 800246a:	4b40      	ldr	r3, [pc, #256]	; (800256c <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 800246c:	6819      	ldr	r1, [r3, #0]
 800246e:	8afa      	ldrh	r2, [r7, #22]
 8002470:	4613      	mov	r3, r2
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	4413      	add	r3, r2
 8002476:	440b      	add	r3, r1
 8002478:	785b      	ldrb	r3, [r3, #1]
 800247a:	0419      	lsls	r1, r3, #16
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 800247c:	4b3b      	ldr	r3, [pc, #236]	; (800256c <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 800247e:	6818      	ldr	r0, [r3, #0]
 8002480:	8afa      	ldrh	r2, [r7, #22]
 8002482:	4613      	mov	r3, r2
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4413      	add	r3, r2
 8002488:	4403      	add	r3, r0
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	021b      	lsls	r3, r3, #8
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 800248e:	4319      	orrs	r1, r3
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->blue));
 8002490:	4b36      	ldr	r3, [pc, #216]	; (800256c <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	8afa      	ldrh	r2, [r7, #22]
 8002496:	4613      	mov	r3, r2
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	4413      	add	r3, r2
 800249c:	4403      	add	r3, r0
 800249e:	789b      	ldrb	r3, [r3, #2]
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 80024a0:	430b      	orrs	r3, r1
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80024a2:	60fb      	str	r3, [r7, #12]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 80024a4:	2300      	movs	r3, #0
 80024a6:	757b      	strb	r3, [r7, #21]
 80024a8:	e020      	b.n	80024ec <ws2812b_fill_pwm_buffer_strip_one+0xb8>
        {
            gp_pwm_data_fill[strip_pwm_offset + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = (color & (1 << (23 - yyy))) ? (uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
 80024aa:	7d7b      	ldrb	r3, [r7, #21]
 80024ac:	f1c3 0317 	rsb	r3, r3, #23
 80024b0:	2201      	movs	r2, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	461a      	mov	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <ws2812b_fill_pwm_buffer_strip_one+0x90>
 80024c0:	2028      	movs	r0, #40	; 0x28
 80024c2:	e000      	b.n	80024c6 <ws2812b_fill_pwm_buffer_strip_one+0x92>
 80024c4:	2014      	movs	r0, #20
 80024c6:	4b2a      	ldr	r3, [pc, #168]	; (8002570 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 80024c8:	6819      	ldr	r1, [r3, #0]
 80024ca:	8afa      	ldrh	r2, [r7, #22]
 80024cc:	4613      	mov	r3, r2
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	4413      	add	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	461a      	mov	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	441a      	add	r2, r3
 80024da:	7d7b      	ldrb	r3, [r7, #21]
 80024dc:	4413      	add	r3, r2
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	440b      	add	r3, r1
 80024e2:	4602      	mov	r2, r0
 80024e4:	801a      	strh	r2, [r3, #0]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 80024e6:	7d7b      	ldrb	r3, [r7, #21]
 80024e8:	3301      	adds	r3, #1
 80024ea:	757b      	strb	r3, [r7, #21]
 80024ec:	7d7b      	ldrb	r3, [r7, #21]
 80024ee:	2b17      	cmp	r3, #23
 80024f0:	d9db      	bls.n	80024aa <ws2812b_fill_pwm_buffer_strip_one+0x76>
    for (uint16_t iii = 0; iii < strip_size; iii++)
 80024f2:	8afb      	ldrh	r3, [r7, #22]
 80024f4:	3301      	adds	r3, #1
 80024f6:	82fb      	strh	r3, [r7, #22]
 80024f8:	8afb      	ldrh	r3, [r7, #22]
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d8b4      	bhi.n	800246a <ws2812b_fill_pwm_buffer_strip_one+0x36>
        }
    }
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8002500:	2300      	movs	r3, #0
 8002502:	827b      	strh	r3, [r7, #18]
 8002504:	e012      	b.n	800252c <ws2812b_fill_pwm_buffer_strip_one+0xf8>
    {
        gp_pwm_data_fill[(strip_pwm_offset + (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t))) + iii] = 0;
 8002506:	4b1a      	ldr	r3, [pc, #104]	; (8002570 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8002508:	6819      	ldr	r1, [r3, #0]
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	4613      	mov	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4413      	add	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	461a      	mov	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	441a      	add	r2, r3
 800251a:	8a7b      	ldrh	r3, [r7, #18]
 800251c:	4413      	add	r3, r2
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	440b      	add	r3, r1
 8002522:	2200      	movs	r2, #0
 8002524:	801a      	strh	r2, [r3, #0]
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8002526:	8a7b      	ldrh	r3, [r7, #18]
 8002528:	3301      	adds	r3, #1
 800252a:	827b      	strh	r3, [r7, #18]
 800252c:	8a7b      	ldrh	r3, [r7, #18]
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002536:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002574 <ws2812b_fill_pwm_buffer_strip_one+0x140>
 800253a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800253e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002542:	d4e0      	bmi.n	8002506 <ws2812b_fill_pwm_buffer_strip_one+0xd2>
    }
    gb_dma_cmplt_strip_2 = false;
 8002544:	4b08      	ldr	r3, [pc, #32]	; (8002568 <ws2812b_fill_pwm_buffer_strip_one+0x134>)
 8002546:	2200      	movs	r2, #0
 8002548:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)(gp_pwm_data_fill + strip_pwm_offset), (STRIP_1_LENGTH * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 800254a:	4b09      	ldr	r3, [pc, #36]	; (8002570 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	441a      	add	r2, r3
 8002554:	f242 73d8 	movw	r3, #10200	; 0x27d8
 8002558:	2104      	movs	r1, #4
 800255a:	4807      	ldr	r0, [pc, #28]	; (8002578 <ws2812b_fill_pwm_buffer_strip_one+0x144>)
 800255c:	f005 f9d2 	bl	8007904 <HAL_TIM_PWM_Start_DMA>
}
 8002560:	bf00      	nop
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20000016 	.word	0x20000016
 800256c:	200007dc 	.word	0x200007dc
 8002570:	200007d8 	.word	0x200007d8
 8002574:	453b8000 	.word	0x453b8000
 8002578:	200022e4 	.word	0x200022e4

0800257c <ws2812b_fill_pwm_buffer_strip_two>:
#endif

#if defined(STRIP_2_LENGTH)
void ws2812b_fill_pwm_buffer_strip_two(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
    uint32_t color = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	60fb      	str	r3, [r7, #12]
    uint32_t strip_size = STRIP_2_LENGTH;
 8002586:	23d7      	movs	r3, #215	; 0xd7
 8002588:	60bb      	str	r3, [r7, #8]
    uint32_t strip_pwm_offset = ws2812_get_pwm_strip_offset(STRIP_BIT_2);
 800258a:	2002      	movs	r0, #2
 800258c:	f7ff fe0a 	bl	80021a4 <ws2812_get_pwm_strip_offset>
 8002590:	4603      	mov	r3, r0
 8002592:	607b      	str	r3, [r7, #4]
    while (!gb_dma_cmplt_strip_3)
 8002594:	e002      	b.n	800259c <ws2812b_fill_pwm_buffer_strip_two+0x20>
    {
        osDelay(1);
 8002596:	2001      	movs	r0, #1
 8002598:	f000 fa4a 	bl	8002a30 <osDelay>
    while (!gb_dma_cmplt_strip_3)
 800259c:	4b44      	ldr	r3, [pc, #272]	; (80026b0 <ws2812b_fill_pwm_buffer_strip_two+0x134>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	f083 0301 	eor.w	r3, r3, #1
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f5      	bne.n	8002596 <ws2812b_fill_pwm_buffer_strip_two+0x1a>
    }
    for (uint16_t iii = 0; iii < strip_size; iii++)
 80025aa:	2300      	movs	r3, #0
 80025ac:	82fb      	strh	r3, [r7, #22]
 80025ae:	e046      	b.n	800263e <ws2812b_fill_pwm_buffer_strip_two+0xc2>
    {
        color = (((gp_ws28128b_strip[STRIP_NUM_2] + iii)->green) << 16) | \
 80025b0:	4b40      	ldr	r3, [pc, #256]	; (80026b4 <ws2812b_fill_pwm_buffer_strip_two+0x138>)
 80025b2:	6859      	ldr	r1, [r3, #4]
 80025b4:	8afa      	ldrh	r2, [r7, #22]
 80025b6:	4613      	mov	r3, r2
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	4413      	add	r3, r2
 80025bc:	440b      	add	r3, r1
 80025be:	785b      	ldrb	r3, [r3, #1]
 80025c0:	0419      	lsls	r1, r3, #16
                                (((gp_ws28128b_strip[STRIP_NUM_2] + iii)->red) << 8) | \
 80025c2:	4b3c      	ldr	r3, [pc, #240]	; (80026b4 <ws2812b_fill_pwm_buffer_strip_two+0x138>)
 80025c4:	6858      	ldr	r0, [r3, #4]
 80025c6:	8afa      	ldrh	r2, [r7, #22]
 80025c8:	4613      	mov	r3, r2
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	4413      	add	r3, r2
 80025ce:	4403      	add	r3, r0
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	021b      	lsls	r3, r3, #8
        color = (((gp_ws28128b_strip[STRIP_NUM_2] + iii)->green) << 16) | \
 80025d4:	4319      	orrs	r1, r3
                                (((gp_ws28128b_strip[STRIP_NUM_2] + iii)->blue));
 80025d6:	4b37      	ldr	r3, [pc, #220]	; (80026b4 <ws2812b_fill_pwm_buffer_strip_two+0x138>)
 80025d8:	6858      	ldr	r0, [r3, #4]
 80025da:	8afa      	ldrh	r2, [r7, #22]
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	4403      	add	r3, r0
 80025e4:	789b      	ldrb	r3, [r3, #2]
                                (((gp_ws28128b_strip[STRIP_NUM_2] + iii)->red) << 8) | \
 80025e6:	430b      	orrs	r3, r1
        color = (((gp_ws28128b_strip[STRIP_NUM_2] + iii)->green) << 16) | \
 80025e8:	60fb      	str	r3, [r7, #12]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 80025ea:	2300      	movs	r3, #0
 80025ec:	757b      	strb	r3, [r7, #21]
 80025ee:	e020      	b.n	8002632 <ws2812b_fill_pwm_buffer_strip_two+0xb6>
        {
            gp_pwm_data_fill[strip_pwm_offset + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = (color & (1 << (23 - yyy))) ? (uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
 80025f0:	7d7b      	ldrb	r3, [r7, #21]
 80025f2:	f1c3 0317 	rsb	r3, r3, #23
 80025f6:	2201      	movs	r2, #1
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	461a      	mov	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <ws2812b_fill_pwm_buffer_strip_two+0x8e>
 8002606:	2028      	movs	r0, #40	; 0x28
 8002608:	e000      	b.n	800260c <ws2812b_fill_pwm_buffer_strip_two+0x90>
 800260a:	2014      	movs	r0, #20
 800260c:	4b2a      	ldr	r3, [pc, #168]	; (80026b8 <ws2812b_fill_pwm_buffer_strip_two+0x13c>)
 800260e:	6819      	ldr	r1, [r3, #0]
 8002610:	8afa      	ldrh	r2, [r7, #22]
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	461a      	mov	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	441a      	add	r2, r3
 8002620:	7d7b      	ldrb	r3, [r7, #21]
 8002622:	4413      	add	r3, r2
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	440b      	add	r3, r1
 8002628:	4602      	mov	r2, r0
 800262a:	801a      	strh	r2, [r3, #0]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 800262c:	7d7b      	ldrb	r3, [r7, #21]
 800262e:	3301      	adds	r3, #1
 8002630:	757b      	strb	r3, [r7, #21]
 8002632:	7d7b      	ldrb	r3, [r7, #21]
 8002634:	2b17      	cmp	r3, #23
 8002636:	d9db      	bls.n	80025f0 <ws2812b_fill_pwm_buffer_strip_two+0x74>
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8002638:	8afb      	ldrh	r3, [r7, #22]
 800263a:	3301      	adds	r3, #1
 800263c:	82fb      	strh	r3, [r7, #22]
 800263e:	8afb      	ldrh	r3, [r7, #22]
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	429a      	cmp	r2, r3
 8002644:	d8b4      	bhi.n	80025b0 <ws2812b_fill_pwm_buffer_strip_two+0x34>
        }
    }
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8002646:	2300      	movs	r3, #0
 8002648:	827b      	strh	r3, [r7, #18]
 800264a:	e012      	b.n	8002672 <ws2812b_fill_pwm_buffer_strip_two+0xf6>
    {
        gp_pwm_data_fill[(strip_pwm_offset + (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t))) + iii] = 0;
 800264c:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <ws2812b_fill_pwm_buffer_strip_two+0x13c>)
 800264e:	6819      	ldr	r1, [r3, #0]
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	4613      	mov	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	4413      	add	r3, r2
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	461a      	mov	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	441a      	add	r2, r3
 8002660:	8a7b      	ldrh	r3, [r7, #18]
 8002662:	4413      	add	r3, r2
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	440b      	add	r3, r1
 8002668:	2200      	movs	r2, #0
 800266a:	801a      	strh	r2, [r3, #0]
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 800266c:	8a7b      	ldrh	r3, [r7, #18]
 800266e:	3301      	adds	r3, #1
 8002670:	827b      	strh	r3, [r7, #18]
 8002672:	8a7b      	ldrh	r3, [r7, #18]
 8002674:	ee07 3a90 	vmov	s15, r3
 8002678:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800267c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80026bc <ws2812b_fill_pwm_buffer_strip_two+0x140>
 8002680:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002688:	d4e0      	bmi.n	800264c <ws2812b_fill_pwm_buffer_strip_two+0xd0>
    }
    gb_dma_cmplt_strip_3 = false;
 800268a:	4b09      	ldr	r3, [pc, #36]	; (80026b0 <ws2812b_fill_pwm_buffer_strip_two+0x134>)
 800268c:	2200      	movs	r2, #0
 800268e:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_3, (uint32_t *)(gp_pwm_data_fill + strip_pwm_offset), (STRIP_2_LENGTH * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <ws2812b_fill_pwm_buffer_strip_two+0x13c>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	441a      	add	r2, r3
 800269a:	f44f 53ff 	mov.w	r3, #8160	; 0x1fe0
 800269e:	2108      	movs	r1, #8
 80026a0:	4807      	ldr	r0, [pc, #28]	; (80026c0 <ws2812b_fill_pwm_buffer_strip_two+0x144>)
 80026a2:	f005 f92f 	bl	8007904 <HAL_TIM_PWM_Start_DMA>
}
 80026a6:	bf00      	nop
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000017 	.word	0x20000017
 80026b4:	200007dc 	.word	0x200007dc
 80026b8:	200007d8 	.word	0x200007d8
 80026bc:	453b8000 	.word	0x453b8000
 80026c0:	200022e4 	.word	0x200022e4

080026c4 <ws2812b_init>:


uint32_t g_size = 0;

void ws2812b_init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0

#if defined(STRIP_1_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_1] = g_strip_1;
 80026ca:	4b3a      	ldr	r3, [pc, #232]	; (80027b4 <ws2812b_init+0xf0>)
 80026cc:	4a3a      	ldr	r2, [pc, #232]	; (80027b8 <ws2812b_init+0xf4>)
 80026ce:	601a      	str	r2, [r3, #0]
#endif
#if defined(STRIP_2_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_2] = g_strip_2;
 80026d0:	4b38      	ldr	r3, [pc, #224]	; (80027b4 <ws2812b_init+0xf0>)
 80026d2:	4a3a      	ldr	r2, [pc, #232]	; (80027bc <ws2812b_init+0xf8>)
 80026d4:	605a      	str	r2, [r3, #4]
#endif
#if defined(STRIP_4_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_4] = g_strip_4;
#endif

	uint8_t num_strips = NUM_STRIPS;
 80026d6:	2302      	movs	r3, #2
 80026d8:	70fb      	strb	r3, [r7, #3]
	for (int iii = 0; iii < NUM_STRIPS; iii++) g_all_strip_mask |= 1 << iii;
 80026da:	2300      	movs	r3, #0
 80026dc:	607b      	str	r3, [r7, #4]
 80026de:	e00f      	b.n	8002700 <ws2812b_init+0x3c>
 80026e0:	2201      	movs	r2, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	b21a      	sxth	r2, r3
 80026ea:	4b35      	ldr	r3, [pc, #212]	; (80027c0 <ws2812b_init+0xfc>)
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	b21b      	sxth	r3, r3
 80026f0:	4313      	orrs	r3, r2
 80026f2:	b21b      	sxth	r3, r3
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	4b32      	ldr	r3, [pc, #200]	; (80027c0 <ws2812b_init+0xfc>)
 80026f8:	801a      	strh	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	3301      	adds	r3, #1
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b01      	cmp	r3, #1
 8002704:	ddec      	ble.n	80026e0 <ws2812b_init+0x1c>
	switch (num_strips)
 8002706:	78fb      	ldrb	r3, [r7, #3]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d00e      	beq.n	800272a <ws2812b_init+0x66>
 800270c:	2b02      	cmp	r3, #2
 800270e:	d11d      	bne.n	800274c <ws2812b_init+0x88>
			g_num_leds += STRIP_3_LENGTH;
			if (STRIP_3_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_3_LENGTH;
#endif
#if defined(STRIP_2_LENGTH)
		case 2:
			g_num_leds += STRIP_2_LENGTH;
 8002710:	4b2c      	ldr	r3, [pc, #176]	; (80027c4 <ws2812b_init+0x100>)
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	33d7      	adds	r3, #215	; 0xd7
 8002716:	b29a      	uxth	r2, r3
 8002718:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <ws2812b_init+0x100>)
 800271a:	801a      	strh	r2, [r3, #0]
			if (STRIP_2_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_2_LENGTH;
 800271c:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <ws2812b_init+0x104>)
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	2bd6      	cmp	r3, #214	; 0xd6
 8002722:	d802      	bhi.n	800272a <ws2812b_init+0x66>
 8002724:	4b28      	ldr	r3, [pc, #160]	; (80027c8 <ws2812b_init+0x104>)
 8002726:	22d7      	movs	r2, #215	; 0xd7
 8002728:	801a      	strh	r2, [r3, #0]
#endif
		case 1:
			g_num_leds += STRIP_1_LENGTH;
 800272a:	4b26      	ldr	r3, [pc, #152]	; (80027c4 <ws2812b_init+0x100>)
 800272c:	881b      	ldrh	r3, [r3, #0]
 800272e:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8002732:	b29a      	uxth	r2, r3
 8002734:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <ws2812b_init+0x100>)
 8002736:	801a      	strh	r2, [r3, #0]
			if (STRIP_1_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_1_LENGTH;
 8002738:	4b23      	ldr	r3, [pc, #140]	; (80027c8 <ws2812b_init+0x104>)
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002740:	d203      	bcs.n	800274a <ws2812b_init+0x86>
 8002742:	4b21      	ldr	r3, [pc, #132]	; (80027c8 <ws2812b_init+0x104>)
 8002744:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002748:	801a      	strh	r2, [r3, #0]
		break;
 800274a:	bf00      	nop
	}
    gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
 800274c:	4b1d      	ldr	r3, [pc, #116]	; (80027c4 <ws2812b_init+0x100>)
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	461a      	mov	r2, r3
 8002752:	4613      	mov	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4413      	add	r3, r2
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	ee07 3a90 	vmov	s15, r3
 800275e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002762:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80027cc <ws2812b_init+0x108>
 8002766:	ee77 7a87 	vadd.f32	s15, s15, s14
 800276a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800276e:	ee17 0a90 	vmov	r0, s15
 8002772:	f007 fc01 	bl	8009f78 <malloc>
 8002776:	4603      	mov	r3, r0
 8002778:	461a      	mov	r2, r3
 800277a:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <ws2812b_init+0x10c>)
 800277c:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_ping = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    //gp_pwm_data_pong = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    g_size = (sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES);
 800277e:	4b11      	ldr	r3, [pc, #68]	; (80027c4 <ws2812b_init+0x100>)
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	4613      	mov	r3, r2
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4413      	add	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	ee07 3a90 	vmov	s15, r3
 8002790:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002794:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80027cc <ws2812b_init+0x108>
 8002798:	ee77 7a87 	vadd.f32	s15, s15, s14
 800279c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027a0:	ee17 2a90 	vmov	r2, s15
 80027a4:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <ws2812b_init+0x110>)
 80027a6:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);
	current_monitor_init();
 80027a8:	f7fe ffee 	bl	8001788 <current_monitor_init>
}
 80027ac:	bf00      	nop
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	200007dc 	.word	0x200007dc
 80027b8:	200001c8 	.word	0x200001c8
 80027bc:	2000054c 	.word	0x2000054c
 80027c0:	200007d4 	.word	0x200007d4
 80027c4:	200007d2 	.word	0x200007d2
 80027c8:	200007d6 	.word	0x200007d6
 80027cc:	45bb8000 	.word	0x45bb8000
 80027d0:	200007d8 	.word	0x200007d8
 80027d4:	20000848 	.word	0x20000848

080027d8 <ws2812b_show_strip_one>:


void ws2812b_show_strip_one(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
    ws2812b_fill_pwm_buffer_strip_one();
 80027dc:	f7ff fe2a 	bl	8002434 <ws2812b_fill_pwm_buffer_strip_one>
}
 80027e0:	bf00      	nop
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <ws2812b_show_strip_two>:


void ws2812b_show_strip_two(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
    ws2812b_fill_pwm_buffer_strip_two();
 80027e8:	f7ff fec8 	bl	800257c <ws2812b_fill_pwm_buffer_strip_two>
}
 80027ec:	bf00      	nop
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	6039      	str	r1, [r7, #0]
 80027fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db0a      	blt.n	800281a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2da      	uxtb	r2, r3
 8002808:	490c      	ldr	r1, [pc, #48]	; (800283c <__NVIC_SetPriority+0x4c>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	0112      	lsls	r2, r2, #4
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	440b      	add	r3, r1
 8002814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002818:	e00a      	b.n	8002830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4908      	ldr	r1, [pc, #32]	; (8002840 <__NVIC_SetPriority+0x50>)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	3b04      	subs	r3, #4
 8002828:	0112      	lsls	r2, r2, #4
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	440b      	add	r3, r1
 800282e:	761a      	strb	r2, [r3, #24]
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <SysTick_Handler+0x1c>)
 800284a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800284c:	f001 fd10 	bl	8004270 <xTaskGetSchedulerState>
 8002850:	4603      	mov	r3, r0
 8002852:	2b01      	cmp	r3, #1
 8002854:	d001      	beq.n	800285a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002856:	f002 fc2f 	bl	80050b8 <xPortSysTickHandler>
  }
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	e000e010 	.word	0xe000e010

08002864 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002868:	2100      	movs	r1, #0
 800286a:	f06f 0004 	mvn.w	r0, #4
 800286e:	f7ff ffbf 	bl	80027f0 <__NVIC_SetPriority>
#endif
}
 8002872:	bf00      	nop
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800287e:	f3ef 8305 	mrs	r3, IPSR
 8002882:	603b      	str	r3, [r7, #0]
  return(result);
 8002884:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800288a:	f06f 0305 	mvn.w	r3, #5
 800288e:	607b      	str	r3, [r7, #4]
 8002890:	e00c      	b.n	80028ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <osKernelInitialize+0x44>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d105      	bne.n	80028a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800289a:	4b08      	ldr	r3, [pc, #32]	; (80028bc <osKernelInitialize+0x44>)
 800289c:	2201      	movs	r2, #1
 800289e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	e002      	b.n	80028ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80028a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80028ac:	687b      	ldr	r3, [r7, #4]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	2000084c 	.word	0x2000084c

080028c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028c6:	f3ef 8305 	mrs	r3, IPSR
 80028ca:	603b      	str	r3, [r7, #0]
  return(result);
 80028cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <osKernelStart+0x1a>
    stat = osErrorISR;
 80028d2:	f06f 0305 	mvn.w	r3, #5
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	e010      	b.n	80028fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80028da:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <osKernelStart+0x48>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d109      	bne.n	80028f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80028e2:	f7ff ffbf 	bl	8002864 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80028e6:	4b08      	ldr	r3, [pc, #32]	; (8002908 <osKernelStart+0x48>)
 80028e8:	2202      	movs	r2, #2
 80028ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80028ec:	f001 f866 	bl	80039bc <vTaskStartScheduler>
      stat = osOK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	e002      	b.n	80028fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80028f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80028fc:	687b      	ldr	r3, [r7, #4]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	2000084c 	.word	0x2000084c

0800290c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800290c:	b580      	push	{r7, lr}
 800290e:	b08e      	sub	sp, #56	; 0x38
 8002910:	af04      	add	r7, sp, #16
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002918:	2300      	movs	r3, #0
 800291a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800291c:	f3ef 8305 	mrs	r3, IPSR
 8002920:	617b      	str	r3, [r7, #20]
  return(result);
 8002922:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002924:	2b00      	cmp	r3, #0
 8002926:	d17e      	bne.n	8002a26 <osThreadNew+0x11a>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d07b      	beq.n	8002a26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800292e:	2380      	movs	r3, #128	; 0x80
 8002930:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002932:	2318      	movs	r3, #24
 8002934:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002936:	2300      	movs	r3, #0
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800293a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800293e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d045      	beq.n	80029d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d002      	beq.n	8002954 <osThreadNew+0x48>
        name = attr->name;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d008      	beq.n	800297a <osThreadNew+0x6e>
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	2b38      	cmp	r3, #56	; 0x38
 800296c:	d805      	bhi.n	800297a <osThreadNew+0x6e>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <osThreadNew+0x72>
        return (NULL);
 800297a:	2300      	movs	r3, #0
 800297c:	e054      	b.n	8002a28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	089b      	lsrs	r3, r3, #2
 800298c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00e      	beq.n	80029b4 <osThreadNew+0xa8>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	2b5b      	cmp	r3, #91	; 0x5b
 800299c:	d90a      	bls.n	80029b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d006      	beq.n	80029b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <osThreadNew+0xa8>
        mem = 1;
 80029ae:	2301      	movs	r3, #1
 80029b0:	61bb      	str	r3, [r7, #24]
 80029b2:	e010      	b.n	80029d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d10c      	bne.n	80029d6 <osThreadNew+0xca>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d108      	bne.n	80029d6 <osThreadNew+0xca>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d104      	bne.n	80029d6 <osThreadNew+0xca>
          mem = 0;
 80029cc:	2300      	movs	r3, #0
 80029ce:	61bb      	str	r3, [r7, #24]
 80029d0:	e001      	b.n	80029d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80029d2:	2300      	movs	r3, #0
 80029d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d110      	bne.n	80029fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80029e4:	9202      	str	r2, [sp, #8]
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	6a3a      	ldr	r2, [r7, #32]
 80029f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 fe0c 	bl	8003610 <xTaskCreateStatic>
 80029f8:	4603      	mov	r3, r0
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	e013      	b.n	8002a26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d110      	bne.n	8002a26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	f107 0310 	add.w	r3, r7, #16
 8002a0c:	9301      	str	r3, [sp, #4]
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 fe57 	bl	80036ca <xTaskCreate>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d001      	beq.n	8002a26 <osThreadNew+0x11a>
            hTask = NULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002a26:	693b      	ldr	r3, [r7, #16]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3728      	adds	r7, #40	; 0x28
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a38:	f3ef 8305 	mrs	r3, IPSR
 8002a3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002a3e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <osDelay+0x1c>
    stat = osErrorISR;
 8002a44:	f06f 0305 	mvn.w	r3, #5
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	e007      	b.n	8002a5c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d002      	beq.n	8002a5c <osDelay+0x2c>
      vTaskDelay(ticks);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 ff7c 	bl	8003954 <vTaskDelay>
    }
  }

  return (stat);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
	...

08002a68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4a07      	ldr	r2, [pc, #28]	; (8002a94 <vApplicationGetIdleTaskMemory+0x2c>)
 8002a78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	4a06      	ldr	r2, [pc, #24]	; (8002a98 <vApplicationGetIdleTaskMemory+0x30>)
 8002a7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2280      	movs	r2, #128	; 0x80
 8002a84:	601a      	str	r2, [r3, #0]
}
 8002a86:	bf00      	nop
 8002a88:	3714      	adds	r7, #20
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	20000850 	.word	0x20000850
 8002a98:	200008ac 	.word	0x200008ac

08002a9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4a07      	ldr	r2, [pc, #28]	; (8002ac8 <vApplicationGetTimerTaskMemory+0x2c>)
 8002aac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	4a06      	ldr	r2, [pc, #24]	; (8002acc <vApplicationGetTimerTaskMemory+0x30>)
 8002ab2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002aba:	601a      	str	r2, [r3, #0]
}
 8002abc:	bf00      	nop
 8002abe:	3714      	adds	r7, #20
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr
 8002ac8:	20000aac 	.word	0x20000aac
 8002acc:	20000b08 	.word	0x20000b08

08002ad0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f103 0208 	add.w	r2, r3, #8
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ae8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f103 0208 	add.w	r2, r3, #8
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f103 0208 	add.w	r2, r3, #8
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b085      	sub	sp, #20
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	1c5a      	adds	r2, r3, #1
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	601a      	str	r2, [r3, #0]
}
 8002b66:	bf00      	nop
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b72:	b480      	push	{r7}
 8002b74:	b085      	sub	sp, #20
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b88:	d103      	bne.n	8002b92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	e00c      	b.n	8002bac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3308      	adds	r3, #8
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	e002      	b.n	8002ba0 <vListInsert+0x2e>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68ba      	ldr	r2, [r7, #8]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d2f6      	bcs.n	8002b9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	1c5a      	adds	r2, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	601a      	str	r2, [r3, #0]
}
 8002bd8:	bf00      	nop
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6892      	ldr	r2, [r2, #8]
 8002bfa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6852      	ldr	r2, [r2, #4]
 8002c04:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d103      	bne.n	8002c18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	1e5a      	subs	r2, r3, #1
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d10a      	bne.n	8002c62 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c50:	f383 8811 	msr	BASEPRI, r3
 8002c54:	f3bf 8f6f 	isb	sy
 8002c58:	f3bf 8f4f 	dsb	sy
 8002c5c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c5e:	bf00      	nop
 8002c60:	e7fe      	b.n	8002c60 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002c62:	f002 f997 	bl	8004f94 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c6e:	68f9      	ldr	r1, [r7, #12]
 8002c70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c72:	fb01 f303 	mul.w	r3, r1, r3
 8002c76:	441a      	add	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c92:	3b01      	subs	r3, #1
 8002c94:	68f9      	ldr	r1, [r7, #12]
 8002c96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c98:	fb01 f303 	mul.w	r3, r1, r3
 8002c9c:	441a      	add	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	22ff      	movs	r2, #255	; 0xff
 8002ca6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	22ff      	movs	r2, #255	; 0xff
 8002cae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d114      	bne.n	8002ce2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d01a      	beq.n	8002cf6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	3310      	adds	r3, #16
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f001 f915 	bl	8003ef4 <xTaskRemoveFromEventList>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d012      	beq.n	8002cf6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <xQueueGenericReset+0xcc>)
 8002cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	e009      	b.n	8002cf6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	3310      	adds	r3, #16
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fef2 	bl	8002ad0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	3324      	adds	r3, #36	; 0x24
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff feed 	bl	8002ad0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002cf6:	f002 f97d 	bl	8004ff4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002cfa:	2301      	movs	r3, #1
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	e000ed04 	.word	0xe000ed04

08002d08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08e      	sub	sp, #56	; 0x38
 8002d0c:	af02      	add	r7, sp, #8
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
 8002d14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10a      	bne.n	8002d32 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d20:	f383 8811 	msr	BASEPRI, r3
 8002d24:	f3bf 8f6f 	isb	sy
 8002d28:	f3bf 8f4f 	dsb	sy
 8002d2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002d2e:	bf00      	nop
 8002d30:	e7fe      	b.n	8002d30 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10a      	bne.n	8002d4e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002d4a:	bf00      	nop
 8002d4c:	e7fe      	b.n	8002d4c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d002      	beq.n	8002d5a <xQueueGenericCreateStatic+0x52>
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <xQueueGenericCreateStatic+0x56>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <xQueueGenericCreateStatic+0x58>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10a      	bne.n	8002d7a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d68:	f383 8811 	msr	BASEPRI, r3
 8002d6c:	f3bf 8f6f 	isb	sy
 8002d70:	f3bf 8f4f 	dsb	sy
 8002d74:	623b      	str	r3, [r7, #32]
}
 8002d76:	bf00      	nop
 8002d78:	e7fe      	b.n	8002d78 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d102      	bne.n	8002d86 <xQueueGenericCreateStatic+0x7e>
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <xQueueGenericCreateStatic+0x82>
 8002d86:	2301      	movs	r3, #1
 8002d88:	e000      	b.n	8002d8c <xQueueGenericCreateStatic+0x84>
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10a      	bne.n	8002da6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d94:	f383 8811 	msr	BASEPRI, r3
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	f3bf 8f4f 	dsb	sy
 8002da0:	61fb      	str	r3, [r7, #28]
}
 8002da2:	bf00      	nop
 8002da4:	e7fe      	b.n	8002da4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002da6:	2350      	movs	r3, #80	; 0x50
 8002da8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2b50      	cmp	r3, #80	; 0x50
 8002dae:	d00a      	beq.n	8002dc6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db4:	f383 8811 	msr	BASEPRI, r3
 8002db8:	f3bf 8f6f 	isb	sy
 8002dbc:	f3bf 8f4f 	dsb	sy
 8002dc0:	61bb      	str	r3, [r7, #24]
}
 8002dc2:	bf00      	nop
 8002dc4:	e7fe      	b.n	8002dc4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002dc6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00d      	beq.n	8002dee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002dda:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	4613      	mov	r3, r2
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	68b9      	ldr	r1, [r7, #8]
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 f805 	bl	8002df8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3730      	adds	r7, #48	; 0x30
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
 8002e04:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d103      	bne.n	8002e14 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	e002      	b.n	8002e1a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e26:	2101      	movs	r1, #1
 8002e28:	69b8      	ldr	r0, [r7, #24]
 8002e2a:	f7ff ff05 	bl	8002c38 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	78fa      	ldrb	r2, [r7, #3]
 8002e32:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e36:	bf00      	nop
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b08e      	sub	sp, #56	; 0x38
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10a      	bne.n	8002e72 <xQueueGenericSend+0x32>
	__asm volatile
 8002e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e60:	f383 8811 	msr	BASEPRI, r3
 8002e64:	f3bf 8f6f 	isb	sy
 8002e68:	f3bf 8f4f 	dsb	sy
 8002e6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e6e:	bf00      	nop
 8002e70:	e7fe      	b.n	8002e70 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d103      	bne.n	8002e80 <xQueueGenericSend+0x40>
 8002e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d101      	bne.n	8002e84 <xQueueGenericSend+0x44>
 8002e80:	2301      	movs	r3, #1
 8002e82:	e000      	b.n	8002e86 <xQueueGenericSend+0x46>
 8002e84:	2300      	movs	r3, #0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10a      	bne.n	8002ea0 <xQueueGenericSend+0x60>
	__asm volatile
 8002e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8e:	f383 8811 	msr	BASEPRI, r3
 8002e92:	f3bf 8f6f 	isb	sy
 8002e96:	f3bf 8f4f 	dsb	sy
 8002e9a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e9c:	bf00      	nop
 8002e9e:	e7fe      	b.n	8002e9e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d103      	bne.n	8002eae <xQueueGenericSend+0x6e>
 8002ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <xQueueGenericSend+0x72>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <xQueueGenericSend+0x74>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10a      	bne.n	8002ece <xQueueGenericSend+0x8e>
	__asm volatile
 8002eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ebc:	f383 8811 	msr	BASEPRI, r3
 8002ec0:	f3bf 8f6f 	isb	sy
 8002ec4:	f3bf 8f4f 	dsb	sy
 8002ec8:	623b      	str	r3, [r7, #32]
}
 8002eca:	bf00      	nop
 8002ecc:	e7fe      	b.n	8002ecc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ece:	f001 f9cf 	bl	8004270 <xTaskGetSchedulerState>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <xQueueGenericSend+0x9e>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <xQueueGenericSend+0xa2>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e000      	b.n	8002ee4 <xQueueGenericSend+0xa4>
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10a      	bne.n	8002efe <xQueueGenericSend+0xbe>
	__asm volatile
 8002ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eec:	f383 8811 	msr	BASEPRI, r3
 8002ef0:	f3bf 8f6f 	isb	sy
 8002ef4:	f3bf 8f4f 	dsb	sy
 8002ef8:	61fb      	str	r3, [r7, #28]
}
 8002efa:	bf00      	nop
 8002efc:	e7fe      	b.n	8002efc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002efe:	f002 f849 	bl	8004f94 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d302      	bcc.n	8002f14 <xQueueGenericSend+0xd4>
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d129      	bne.n	8002f68 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	68b9      	ldr	r1, [r7, #8]
 8002f18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f1a:	f000 fa0b 	bl	8003334 <prvCopyDataToQueue>
 8002f1e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d010      	beq.n	8002f4a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f2a:	3324      	adds	r3, #36	; 0x24
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f000 ffe1 	bl	8003ef4 <xTaskRemoveFromEventList>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d013      	beq.n	8002f60 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f38:	4b3f      	ldr	r3, [pc, #252]	; (8003038 <xQueueGenericSend+0x1f8>)
 8002f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	f3bf 8f4f 	dsb	sy
 8002f44:	f3bf 8f6f 	isb	sy
 8002f48:	e00a      	b.n	8002f60 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d007      	beq.n	8002f60 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f50:	4b39      	ldr	r3, [pc, #228]	; (8003038 <xQueueGenericSend+0x1f8>)
 8002f52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f60:	f002 f848 	bl	8004ff4 <vPortExitCritical>
				return pdPASS;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e063      	b.n	8003030 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f6e:	f002 f841 	bl	8004ff4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	e05c      	b.n	8003030 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d106      	bne.n	8002f8a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f7c:	f107 0314 	add.w	r3, r7, #20
 8002f80:	4618      	mov	r0, r3
 8002f82:	f001 f81b 	bl	8003fbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f86:	2301      	movs	r3, #1
 8002f88:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f8a:	f002 f833 	bl	8004ff4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f8e:	f000 fd7b 	bl	8003a88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f92:	f001 ffff 	bl	8004f94 <vPortEnterCritical>
 8002f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f9c:	b25b      	sxtb	r3, r3
 8002f9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fa2:	d103      	bne.n	8002fac <xQueueGenericSend+0x16c>
 8002fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fb2:	b25b      	sxtb	r3, r3
 8002fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fb8:	d103      	bne.n	8002fc2 <xQueueGenericSend+0x182>
 8002fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fc2:	f002 f817 	bl	8004ff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fc6:	1d3a      	adds	r2, r7, #4
 8002fc8:	f107 0314 	add.w	r3, r7, #20
 8002fcc:	4611      	mov	r1, r2
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f001 f80a 	bl	8003fe8 <xTaskCheckForTimeOut>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d124      	bne.n	8003024 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002fda:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fdc:	f000 faa2 	bl	8003524 <prvIsQueueFull>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d018      	beq.n	8003018 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe8:	3310      	adds	r3, #16
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	4611      	mov	r1, r2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 ff30 	bl	8003e54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ff4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ff6:	f000 fa2d 	bl	8003454 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002ffa:	f000 fd53 	bl	8003aa4 <xTaskResumeAll>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	f47f af7c 	bne.w	8002efe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003006:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <xQueueGenericSend+0x1f8>)
 8003008:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	f3bf 8f6f 	isb	sy
 8003016:	e772      	b.n	8002efe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003018:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800301a:	f000 fa1b 	bl	8003454 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800301e:	f000 fd41 	bl	8003aa4 <xTaskResumeAll>
 8003022:	e76c      	b.n	8002efe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003024:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003026:	f000 fa15 	bl	8003454 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800302a:	f000 fd3b 	bl	8003aa4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800302e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003030:	4618      	mov	r0, r3
 8003032:	3738      	adds	r7, #56	; 0x38
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	e000ed04 	.word	0xe000ed04

0800303c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b090      	sub	sp, #64	; 0x40
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
 8003048:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800304e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10a      	bne.n	800306a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003066:	bf00      	nop
 8003068:	e7fe      	b.n	8003068 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d103      	bne.n	8003078 <xQueueGenericSendFromISR+0x3c>
 8003070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <xQueueGenericSendFromISR+0x40>
 8003078:	2301      	movs	r3, #1
 800307a:	e000      	b.n	800307e <xQueueGenericSendFromISR+0x42>
 800307c:	2300      	movs	r3, #0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10a      	bne.n	8003098 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003086:	f383 8811 	msr	BASEPRI, r3
 800308a:	f3bf 8f6f 	isb	sy
 800308e:	f3bf 8f4f 	dsb	sy
 8003092:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003094:	bf00      	nop
 8003096:	e7fe      	b.n	8003096 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	2b02      	cmp	r3, #2
 800309c:	d103      	bne.n	80030a6 <xQueueGenericSendFromISR+0x6a>
 800309e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <xQueueGenericSendFromISR+0x6e>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <xQueueGenericSendFromISR+0x70>
 80030aa:	2300      	movs	r3, #0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10a      	bne.n	80030c6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80030b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b4:	f383 8811 	msr	BASEPRI, r3
 80030b8:	f3bf 8f6f 	isb	sy
 80030bc:	f3bf 8f4f 	dsb	sy
 80030c0:	623b      	str	r3, [r7, #32]
}
 80030c2:	bf00      	nop
 80030c4:	e7fe      	b.n	80030c4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030c6:	f002 f847 	bl	8005158 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80030ca:	f3ef 8211 	mrs	r2, BASEPRI
 80030ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d2:	f383 8811 	msr	BASEPRI, r3
 80030d6:	f3bf 8f6f 	isb	sy
 80030da:	f3bf 8f4f 	dsb	sy
 80030de:	61fa      	str	r2, [r7, #28]
 80030e0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80030e2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80030e4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d302      	bcc.n	80030f8 <xQueueGenericSendFromISR+0xbc>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d12f      	bne.n	8003158 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80030f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003106:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	68b9      	ldr	r1, [r7, #8]
 800310c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800310e:	f000 f911 	bl	8003334 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003112:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800311a:	d112      	bne.n	8003142 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800311c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	2b00      	cmp	r3, #0
 8003122:	d016      	beq.n	8003152 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003126:	3324      	adds	r3, #36	; 0x24
 8003128:	4618      	mov	r0, r3
 800312a:	f000 fee3 	bl	8003ef4 <xTaskRemoveFromEventList>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00e      	beq.n	8003152 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00b      	beq.n	8003152 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2201      	movs	r2, #1
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	e007      	b.n	8003152 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003142:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003146:	3301      	adds	r3, #1
 8003148:	b2db      	uxtb	r3, r3
 800314a:	b25a      	sxtb	r2, r3
 800314c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003152:	2301      	movs	r3, #1
 8003154:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003156:	e001      	b.n	800315c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003158:	2300      	movs	r3, #0
 800315a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800315c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800315e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003166:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003168:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800316a:	4618      	mov	r0, r3
 800316c:	3740      	adds	r7, #64	; 0x40
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b08c      	sub	sp, #48	; 0x30
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003180:	2300      	movs	r3, #0
 8003182:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10a      	bne.n	80031a4 <xQueueReceive+0x30>
	__asm volatile
 800318e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003192:	f383 8811 	msr	BASEPRI, r3
 8003196:	f3bf 8f6f 	isb	sy
 800319a:	f3bf 8f4f 	dsb	sy
 800319e:	623b      	str	r3, [r7, #32]
}
 80031a0:	bf00      	nop
 80031a2:	e7fe      	b.n	80031a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d103      	bne.n	80031b2 <xQueueReceive+0x3e>
 80031aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <xQueueReceive+0x42>
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <xQueueReceive+0x44>
 80031b6:	2300      	movs	r3, #0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10a      	bne.n	80031d2 <xQueueReceive+0x5e>
	__asm volatile
 80031bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c0:	f383 8811 	msr	BASEPRI, r3
 80031c4:	f3bf 8f6f 	isb	sy
 80031c8:	f3bf 8f4f 	dsb	sy
 80031cc:	61fb      	str	r3, [r7, #28]
}
 80031ce:	bf00      	nop
 80031d0:	e7fe      	b.n	80031d0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031d2:	f001 f84d 	bl	8004270 <xTaskGetSchedulerState>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d102      	bne.n	80031e2 <xQueueReceive+0x6e>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <xQueueReceive+0x72>
 80031e2:	2301      	movs	r3, #1
 80031e4:	e000      	b.n	80031e8 <xQueueReceive+0x74>
 80031e6:	2300      	movs	r3, #0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d10a      	bne.n	8003202 <xQueueReceive+0x8e>
	__asm volatile
 80031ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f0:	f383 8811 	msr	BASEPRI, r3
 80031f4:	f3bf 8f6f 	isb	sy
 80031f8:	f3bf 8f4f 	dsb	sy
 80031fc:	61bb      	str	r3, [r7, #24]
}
 80031fe:	bf00      	nop
 8003200:	e7fe      	b.n	8003200 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003202:	f001 fec7 	bl	8004f94 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800320a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	2b00      	cmp	r3, #0
 8003210:	d01f      	beq.n	8003252 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003212:	68b9      	ldr	r1, [r7, #8]
 8003214:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003216:	f000 f8f7 	bl	8003408 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800321a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321c:	1e5a      	subs	r2, r3, #1
 800321e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003220:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00f      	beq.n	800324a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800322a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322c:	3310      	adds	r3, #16
 800322e:	4618      	mov	r0, r3
 8003230:	f000 fe60 	bl	8003ef4 <xTaskRemoveFromEventList>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d007      	beq.n	800324a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800323a:	4b3d      	ldr	r3, [pc, #244]	; (8003330 <xQueueReceive+0x1bc>)
 800323c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	f3bf 8f4f 	dsb	sy
 8003246:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800324a:	f001 fed3 	bl	8004ff4 <vPortExitCritical>
				return pdPASS;
 800324e:	2301      	movs	r3, #1
 8003250:	e069      	b.n	8003326 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d103      	bne.n	8003260 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003258:	f001 fecc 	bl	8004ff4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800325c:	2300      	movs	r3, #0
 800325e:	e062      	b.n	8003326 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d106      	bne.n	8003274 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003266:	f107 0310 	add.w	r3, r7, #16
 800326a:	4618      	mov	r0, r3
 800326c:	f000 fea6 	bl	8003fbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003270:	2301      	movs	r3, #1
 8003272:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003274:	f001 febe 	bl	8004ff4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003278:	f000 fc06 	bl	8003a88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800327c:	f001 fe8a 	bl	8004f94 <vPortEnterCritical>
 8003280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003282:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003286:	b25b      	sxtb	r3, r3
 8003288:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800328c:	d103      	bne.n	8003296 <xQueueReceive+0x122>
 800328e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003298:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800329c:	b25b      	sxtb	r3, r3
 800329e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032a2:	d103      	bne.n	80032ac <xQueueReceive+0x138>
 80032a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032ac:	f001 fea2 	bl	8004ff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032b0:	1d3a      	adds	r2, r7, #4
 80032b2:	f107 0310 	add.w	r3, r7, #16
 80032b6:	4611      	mov	r1, r2
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 fe95 	bl	8003fe8 <xTaskCheckForTimeOut>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d123      	bne.n	800330c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032c6:	f000 f917 	bl	80034f8 <prvIsQueueEmpty>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d017      	beq.n	8003300 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032d2:	3324      	adds	r3, #36	; 0x24
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	4611      	mov	r1, r2
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 fdbb 	bl	8003e54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032e0:	f000 f8b8 	bl	8003454 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032e4:	f000 fbde 	bl	8003aa4 <xTaskResumeAll>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d189      	bne.n	8003202 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80032ee:	4b10      	ldr	r3, [pc, #64]	; (8003330 <xQueueReceive+0x1bc>)
 80032f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	f3bf 8f4f 	dsb	sy
 80032fa:	f3bf 8f6f 	isb	sy
 80032fe:	e780      	b.n	8003202 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003300:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003302:	f000 f8a7 	bl	8003454 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003306:	f000 fbcd 	bl	8003aa4 <xTaskResumeAll>
 800330a:	e77a      	b.n	8003202 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800330c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800330e:	f000 f8a1 	bl	8003454 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003312:	f000 fbc7 	bl	8003aa4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003316:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003318:	f000 f8ee 	bl	80034f8 <prvIsQueueEmpty>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	f43f af6f 	beq.w	8003202 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003324:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003326:	4618      	mov	r0, r3
 8003328:	3730      	adds	r7, #48	; 0x30
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	e000ed04 	.word	0xe000ed04

08003334 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10d      	bne.n	800336e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d14d      	bne.n	80033f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	4618      	mov	r0, r3
 8003360:	f000 ffa4 	bl	80042ac <xTaskPriorityDisinherit>
 8003364:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	609a      	str	r2, [r3, #8]
 800336c:	e043      	b.n	80033f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d119      	bne.n	80033a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6858      	ldr	r0, [r3, #4]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	461a      	mov	r2, r3
 800337e:	68b9      	ldr	r1, [r7, #8]
 8003380:	f006 fe02 	bl	8009f88 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338c:	441a      	add	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	429a      	cmp	r2, r3
 800339c:	d32b      	bcc.n	80033f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	605a      	str	r2, [r3, #4]
 80033a6:	e026      	b.n	80033f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	68d8      	ldr	r0, [r3, #12]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	461a      	mov	r2, r3
 80033b2:	68b9      	ldr	r1, [r7, #8]
 80033b4:	f006 fde8 	bl	8009f88 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	425b      	negs	r3, r3
 80033c2:	441a      	add	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	68da      	ldr	r2, [r3, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d207      	bcs.n	80033e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	425b      	negs	r3, r3
 80033de:	441a      	add	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d105      	bne.n	80033f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d002      	beq.n	80033f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80033fe:	697b      	ldr	r3, [r7, #20]
}
 8003400:	4618      	mov	r0, r3
 8003402:	3718      	adds	r7, #24
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	2b00      	cmp	r3, #0
 8003418:	d018      	beq.n	800344c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	441a      	add	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68da      	ldr	r2, [r3, #12]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	429a      	cmp	r2, r3
 8003432:	d303      	bcc.n	800343c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68d9      	ldr	r1, [r3, #12]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003444:	461a      	mov	r2, r3
 8003446:	6838      	ldr	r0, [r7, #0]
 8003448:	f006 fd9e 	bl	8009f88 <memcpy>
	}
}
 800344c:	bf00      	nop
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800345c:	f001 fd9a 	bl	8004f94 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003466:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003468:	e011      	b.n	800348e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346e:	2b00      	cmp	r3, #0
 8003470:	d012      	beq.n	8003498 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3324      	adds	r3, #36	; 0x24
 8003476:	4618      	mov	r0, r3
 8003478:	f000 fd3c 	bl	8003ef4 <xTaskRemoveFromEventList>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003482:	f000 fe13 	bl	80040ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003486:	7bfb      	ldrb	r3, [r7, #15]
 8003488:	3b01      	subs	r3, #1
 800348a:	b2db      	uxtb	r3, r3
 800348c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800348e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003492:	2b00      	cmp	r3, #0
 8003494:	dce9      	bgt.n	800346a <prvUnlockQueue+0x16>
 8003496:	e000      	b.n	800349a <prvUnlockQueue+0x46>
					break;
 8003498:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	22ff      	movs	r2, #255	; 0xff
 800349e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80034a2:	f001 fda7 	bl	8004ff4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034a6:	f001 fd75 	bl	8004f94 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034b2:	e011      	b.n	80034d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d012      	beq.n	80034e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	3310      	adds	r3, #16
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 fd17 	bl	8003ef4 <xTaskRemoveFromEventList>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80034cc:	f000 fdee 	bl	80040ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80034d0:	7bbb      	ldrb	r3, [r7, #14]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	dce9      	bgt.n	80034b4 <prvUnlockQueue+0x60>
 80034e0:	e000      	b.n	80034e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80034e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	22ff      	movs	r2, #255	; 0xff
 80034e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80034ec:	f001 fd82 	bl	8004ff4 <vPortExitCritical>
}
 80034f0:	bf00      	nop
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003500:	f001 fd48 	bl	8004f94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003508:	2b00      	cmp	r3, #0
 800350a:	d102      	bne.n	8003512 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800350c:	2301      	movs	r3, #1
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	e001      	b.n	8003516 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003512:	2300      	movs	r3, #0
 8003514:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003516:	f001 fd6d 	bl	8004ff4 <vPortExitCritical>

	return xReturn;
 800351a:	68fb      	ldr	r3, [r7, #12]
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800352c:	f001 fd32 	bl	8004f94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003538:	429a      	cmp	r2, r3
 800353a:	d102      	bne.n	8003542 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800353c:	2301      	movs	r3, #1
 800353e:	60fb      	str	r3, [r7, #12]
 8003540:	e001      	b.n	8003546 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003542:	2300      	movs	r3, #0
 8003544:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003546:	f001 fd55 	bl	8004ff4 <vPortExitCritical>

	return xReturn;
 800354a:	68fb      	ldr	r3, [r7, #12]
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800355e:	2300      	movs	r3, #0
 8003560:	60fb      	str	r3, [r7, #12]
 8003562:	e014      	b.n	800358e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003564:	4a0f      	ldr	r2, [pc, #60]	; (80035a4 <vQueueAddToRegistry+0x50>)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10b      	bne.n	8003588 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003570:	490c      	ldr	r1, [pc, #48]	; (80035a4 <vQueueAddToRegistry+0x50>)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800357a:	4a0a      	ldr	r2, [pc, #40]	; (80035a4 <vQueueAddToRegistry+0x50>)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	4413      	add	r3, r2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003586:	e006      	b.n	8003596 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	3301      	adds	r3, #1
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2b07      	cmp	r3, #7
 8003592:	d9e7      	bls.n	8003564 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003594:	bf00      	nop
 8003596:	bf00      	nop
 8003598:	3714      	adds	r7, #20
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	20000f08 	.word	0x20000f08

080035a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80035b8:	f001 fcec 	bl	8004f94 <vPortEnterCritical>
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035c2:	b25b      	sxtb	r3, r3
 80035c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035c8:	d103      	bne.n	80035d2 <vQueueWaitForMessageRestricted+0x2a>
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035d8:	b25b      	sxtb	r3, r3
 80035da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035de:	d103      	bne.n	80035e8 <vQueueWaitForMessageRestricted+0x40>
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035e8:	f001 fd04 	bl	8004ff4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d106      	bne.n	8003602 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	3324      	adds	r3, #36	; 0x24
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	68b9      	ldr	r1, [r7, #8]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 fc4d 	bl	8003e9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003602:	6978      	ldr	r0, [r7, #20]
 8003604:	f7ff ff26 	bl	8003454 <prvUnlockQueue>
	}
 8003608:	bf00      	nop
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003610:	b580      	push	{r7, lr}
 8003612:	b08e      	sub	sp, #56	; 0x38
 8003614:	af04      	add	r7, sp, #16
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
 800361c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800361e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10a      	bne.n	800363a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003628:	f383 8811 	msr	BASEPRI, r3
 800362c:	f3bf 8f6f 	isb	sy
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	623b      	str	r3, [r7, #32]
}
 8003636:	bf00      	nop
 8003638:	e7fe      	b.n	8003638 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800363a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10a      	bne.n	8003656 <xTaskCreateStatic+0x46>
	__asm volatile
 8003640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003644:	f383 8811 	msr	BASEPRI, r3
 8003648:	f3bf 8f6f 	isb	sy
 800364c:	f3bf 8f4f 	dsb	sy
 8003650:	61fb      	str	r3, [r7, #28]
}
 8003652:	bf00      	nop
 8003654:	e7fe      	b.n	8003654 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003656:	235c      	movs	r3, #92	; 0x5c
 8003658:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	2b5c      	cmp	r3, #92	; 0x5c
 800365e:	d00a      	beq.n	8003676 <xTaskCreateStatic+0x66>
	__asm volatile
 8003660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003664:	f383 8811 	msr	BASEPRI, r3
 8003668:	f3bf 8f6f 	isb	sy
 800366c:	f3bf 8f4f 	dsb	sy
 8003670:	61bb      	str	r3, [r7, #24]
}
 8003672:	bf00      	nop
 8003674:	e7fe      	b.n	8003674 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003676:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800367a:	2b00      	cmp	r3, #0
 800367c:	d01e      	beq.n	80036bc <xTaskCreateStatic+0xac>
 800367e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003680:	2b00      	cmp	r3, #0
 8003682:	d01b      	beq.n	80036bc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003686:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800368c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800368e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003690:	2202      	movs	r2, #2
 8003692:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003696:	2300      	movs	r3, #0
 8003698:	9303      	str	r3, [sp, #12]
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	9302      	str	r3, [sp, #8]
 800369e:	f107 0314 	add.w	r3, r7, #20
 80036a2:	9301      	str	r3, [sp, #4]
 80036a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	68b9      	ldr	r1, [r7, #8]
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f000 f850 	bl	8003754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036b6:	f000 f8dd 	bl	8003874 <prvAddNewTaskToReadyList>
 80036ba:	e001      	b.n	80036c0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80036bc:	2300      	movs	r3, #0
 80036be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036c0:	697b      	ldr	r3, [r7, #20]
	}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3728      	adds	r7, #40	; 0x28
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b08c      	sub	sp, #48	; 0x30
 80036ce:	af04      	add	r7, sp, #16
 80036d0:	60f8      	str	r0, [r7, #12]
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	603b      	str	r3, [r7, #0]
 80036d6:	4613      	mov	r3, r2
 80036d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80036da:	88fb      	ldrh	r3, [r7, #6]
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4618      	mov	r0, r3
 80036e0:	f001 fd7a 	bl	80051d8 <pvPortMalloc>
 80036e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d00e      	beq.n	800370a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80036ec:	205c      	movs	r0, #92	; 0x5c
 80036ee:	f001 fd73 	bl	80051d8 <pvPortMalloc>
 80036f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
 8003700:	e005      	b.n	800370e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003702:	6978      	ldr	r0, [r7, #20]
 8003704:	f001 fe34 	bl	8005370 <vPortFree>
 8003708:	e001      	b.n	800370e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800370a:	2300      	movs	r3, #0
 800370c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d017      	beq.n	8003744 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800371c:	88fa      	ldrh	r2, [r7, #6]
 800371e:	2300      	movs	r3, #0
 8003720:	9303      	str	r3, [sp, #12]
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	9302      	str	r3, [sp, #8]
 8003726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003728:	9301      	str	r3, [sp, #4]
 800372a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f80e 	bl	8003754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003738:	69f8      	ldr	r0, [r7, #28]
 800373a:	f000 f89b 	bl	8003874 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800373e:	2301      	movs	r3, #1
 8003740:	61bb      	str	r3, [r7, #24]
 8003742:	e002      	b.n	800374a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003748:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800374a:	69bb      	ldr	r3, [r7, #24]
	}
 800374c:	4618      	mov	r0, r3
 800374e:	3720      	adds	r7, #32
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
 8003760:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003764:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	461a      	mov	r2, r3
 800376c:	21a5      	movs	r1, #165	; 0xa5
 800376e:	f006 fc19 	bl	8009fa4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003774:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800377c:	3b01      	subs	r3, #1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	f023 0307 	bic.w	r3, r3, #7
 800378a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00a      	beq.n	80037ac <prvInitialiseNewTask+0x58>
	__asm volatile
 8003796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800379a:	f383 8811 	msr	BASEPRI, r3
 800379e:	f3bf 8f6f 	isb	sy
 80037a2:	f3bf 8f4f 	dsb	sy
 80037a6:	617b      	str	r3, [r7, #20]
}
 80037a8:	bf00      	nop
 80037aa:	e7fe      	b.n	80037aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d01f      	beq.n	80037f2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037b2:	2300      	movs	r3, #0
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	e012      	b.n	80037de <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	4413      	add	r3, r2
 80037be:	7819      	ldrb	r1, [r3, #0]
 80037c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	4413      	add	r3, r2
 80037c6:	3334      	adds	r3, #52	; 0x34
 80037c8:	460a      	mov	r2, r1
 80037ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	4413      	add	r3, r2
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d006      	beq.n	80037e6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	3301      	adds	r3, #1
 80037dc:	61fb      	str	r3, [r7, #28]
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	d9e9      	bls.n	80037b8 <prvInitialiseNewTask+0x64>
 80037e4:	e000      	b.n	80037e8 <prvInitialiseNewTask+0x94>
			{
				break;
 80037e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80037e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037f0:	e003      	b.n	80037fa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80037f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80037fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037fc:	2b37      	cmp	r3, #55	; 0x37
 80037fe:	d901      	bls.n	8003804 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003800:	2337      	movs	r3, #55	; 0x37
 8003802:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003806:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003808:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800380a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800380e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003812:	2200      	movs	r2, #0
 8003814:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003818:	3304      	adds	r3, #4
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff f978 	bl	8002b10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003822:	3318      	adds	r3, #24
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff f973 	bl	8002b10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800382a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800382e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003832:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003838:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800383a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800383e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003842:	2200      	movs	r2, #0
 8003844:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	68f9      	ldr	r1, [r7, #12]
 8003852:	69b8      	ldr	r0, [r7, #24]
 8003854:	f001 fa70 	bl	8004d38 <pxPortInitialiseStack>
 8003858:	4602      	mov	r2, r0
 800385a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800385e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003866:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003868:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800386a:	bf00      	nop
 800386c:	3720      	adds	r7, #32
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
	...

08003874 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800387c:	f001 fb8a 	bl	8004f94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003880:	4b2d      	ldr	r3, [pc, #180]	; (8003938 <prvAddNewTaskToReadyList+0xc4>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	3301      	adds	r3, #1
 8003886:	4a2c      	ldr	r2, [pc, #176]	; (8003938 <prvAddNewTaskToReadyList+0xc4>)
 8003888:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800388a:	4b2c      	ldr	r3, [pc, #176]	; (800393c <prvAddNewTaskToReadyList+0xc8>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d109      	bne.n	80038a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003892:	4a2a      	ldr	r2, [pc, #168]	; (800393c <prvAddNewTaskToReadyList+0xc8>)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003898:	4b27      	ldr	r3, [pc, #156]	; (8003938 <prvAddNewTaskToReadyList+0xc4>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d110      	bne.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038a0:	f000 fc28 	bl	80040f4 <prvInitialiseTaskLists>
 80038a4:	e00d      	b.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038a6:	4b26      	ldr	r3, [pc, #152]	; (8003940 <prvAddNewTaskToReadyList+0xcc>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d109      	bne.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038ae:	4b23      	ldr	r3, [pc, #140]	; (800393c <prvAddNewTaskToReadyList+0xc8>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d802      	bhi.n	80038c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038bc:	4a1f      	ldr	r2, [pc, #124]	; (800393c <prvAddNewTaskToReadyList+0xc8>)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80038c2:	4b20      	ldr	r3, [pc, #128]	; (8003944 <prvAddNewTaskToReadyList+0xd0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	3301      	adds	r3, #1
 80038c8:	4a1e      	ldr	r2, [pc, #120]	; (8003944 <prvAddNewTaskToReadyList+0xd0>)
 80038ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80038cc:	4b1d      	ldr	r3, [pc, #116]	; (8003944 <prvAddNewTaskToReadyList+0xd0>)
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d8:	4b1b      	ldr	r3, [pc, #108]	; (8003948 <prvAddNewTaskToReadyList+0xd4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d903      	bls.n	80038e8 <prvAddNewTaskToReadyList+0x74>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e4:	4a18      	ldr	r2, [pc, #96]	; (8003948 <prvAddNewTaskToReadyList+0xd4>)
 80038e6:	6013      	str	r3, [r2, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4a15      	ldr	r2, [pc, #84]	; (800394c <prvAddNewTaskToReadyList+0xd8>)
 80038f6:	441a      	add	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3304      	adds	r3, #4
 80038fc:	4619      	mov	r1, r3
 80038fe:	4610      	mov	r0, r2
 8003900:	f7ff f913 	bl	8002b2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003904:	f001 fb76 	bl	8004ff4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003908:	4b0d      	ldr	r3, [pc, #52]	; (8003940 <prvAddNewTaskToReadyList+0xcc>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00e      	beq.n	800392e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003910:	4b0a      	ldr	r3, [pc, #40]	; (800393c <prvAddNewTaskToReadyList+0xc8>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391a:	429a      	cmp	r2, r3
 800391c:	d207      	bcs.n	800392e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800391e:	4b0c      	ldr	r3, [pc, #48]	; (8003950 <prvAddNewTaskToReadyList+0xdc>)
 8003920:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	f3bf 8f4f 	dsb	sy
 800392a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800392e:	bf00      	nop
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	2000141c 	.word	0x2000141c
 800393c:	20000f48 	.word	0x20000f48
 8003940:	20001428 	.word	0x20001428
 8003944:	20001438 	.word	0x20001438
 8003948:	20001424 	.word	0x20001424
 800394c:	20000f4c 	.word	0x20000f4c
 8003950:	e000ed04 	.word	0xe000ed04

08003954 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800395c:	2300      	movs	r3, #0
 800395e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d017      	beq.n	8003996 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003966:	4b13      	ldr	r3, [pc, #76]	; (80039b4 <vTaskDelay+0x60>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00a      	beq.n	8003984 <vTaskDelay+0x30>
	__asm volatile
 800396e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003972:	f383 8811 	msr	BASEPRI, r3
 8003976:	f3bf 8f6f 	isb	sy
 800397a:	f3bf 8f4f 	dsb	sy
 800397e:	60bb      	str	r3, [r7, #8]
}
 8003980:	bf00      	nop
 8003982:	e7fe      	b.n	8003982 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003984:	f000 f880 	bl	8003a88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003988:	2100      	movs	r1, #0
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 fe32 	bl	80045f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003990:	f000 f888 	bl	8003aa4 <xTaskResumeAll>
 8003994:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d107      	bne.n	80039ac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800399c:	4b06      	ldr	r3, [pc, #24]	; (80039b8 <vTaskDelay+0x64>)
 800399e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039ac:	bf00      	nop
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	20001444 	.word	0x20001444
 80039b8:	e000ed04 	.word	0xe000ed04

080039bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08a      	sub	sp, #40	; 0x28
 80039c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039c6:	2300      	movs	r3, #0
 80039c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039ca:	463a      	mov	r2, r7
 80039cc:	1d39      	adds	r1, r7, #4
 80039ce:	f107 0308 	add.w	r3, r7, #8
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff f848 	bl	8002a68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039d8:	6839      	ldr	r1, [r7, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	9202      	str	r2, [sp, #8]
 80039e0:	9301      	str	r3, [sp, #4]
 80039e2:	2300      	movs	r3, #0
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	2300      	movs	r3, #0
 80039e8:	460a      	mov	r2, r1
 80039ea:	4921      	ldr	r1, [pc, #132]	; (8003a70 <vTaskStartScheduler+0xb4>)
 80039ec:	4821      	ldr	r0, [pc, #132]	; (8003a74 <vTaskStartScheduler+0xb8>)
 80039ee:	f7ff fe0f 	bl	8003610 <xTaskCreateStatic>
 80039f2:	4603      	mov	r3, r0
 80039f4:	4a20      	ldr	r2, [pc, #128]	; (8003a78 <vTaskStartScheduler+0xbc>)
 80039f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80039f8:	4b1f      	ldr	r3, [pc, #124]	; (8003a78 <vTaskStartScheduler+0xbc>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d002      	beq.n	8003a06 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a00:	2301      	movs	r3, #1
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	e001      	b.n	8003a0a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a06:	2300      	movs	r3, #0
 8003a08:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d102      	bne.n	8003a16 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003a10:	f000 fe44 	bl	800469c <xTimerCreateTimerTask>
 8003a14:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d116      	bne.n	8003a4a <vTaskStartScheduler+0x8e>
	__asm volatile
 8003a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a20:	f383 8811 	msr	BASEPRI, r3
 8003a24:	f3bf 8f6f 	isb	sy
 8003a28:	f3bf 8f4f 	dsb	sy
 8003a2c:	613b      	str	r3, [r7, #16]
}
 8003a2e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a30:	4b12      	ldr	r3, [pc, #72]	; (8003a7c <vTaskStartScheduler+0xc0>)
 8003a32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a36:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a38:	4b11      	ldr	r3, [pc, #68]	; (8003a80 <vTaskStartScheduler+0xc4>)
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a3e:	4b11      	ldr	r3, [pc, #68]	; (8003a84 <vTaskStartScheduler+0xc8>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a44:	f001 fa04 	bl	8004e50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a48:	e00e      	b.n	8003a68 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a50:	d10a      	bne.n	8003a68 <vTaskStartScheduler+0xac>
	__asm volatile
 8003a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a56:	f383 8811 	msr	BASEPRI, r3
 8003a5a:	f3bf 8f6f 	isb	sy
 8003a5e:	f3bf 8f4f 	dsb	sy
 8003a62:	60fb      	str	r3, [r7, #12]
}
 8003a64:	bf00      	nop
 8003a66:	e7fe      	b.n	8003a66 <vTaskStartScheduler+0xaa>
}
 8003a68:	bf00      	nop
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	0800b0f4 	.word	0x0800b0f4
 8003a74:	080040c5 	.word	0x080040c5
 8003a78:	20001440 	.word	0x20001440
 8003a7c:	2000143c 	.word	0x2000143c
 8003a80:	20001428 	.word	0x20001428
 8003a84:	20001420 	.word	0x20001420

08003a88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a8c:	4b04      	ldr	r3, [pc, #16]	; (8003aa0 <vTaskSuspendAll+0x18>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	3301      	adds	r3, #1
 8003a92:	4a03      	ldr	r2, [pc, #12]	; (8003aa0 <vTaskSuspendAll+0x18>)
 8003a94:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr
 8003aa0:	20001444 	.word	0x20001444

08003aa4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003ab2:	4b42      	ldr	r3, [pc, #264]	; (8003bbc <xTaskResumeAll+0x118>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10a      	bne.n	8003ad0 <xTaskResumeAll+0x2c>
	__asm volatile
 8003aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003abe:	f383 8811 	msr	BASEPRI, r3
 8003ac2:	f3bf 8f6f 	isb	sy
 8003ac6:	f3bf 8f4f 	dsb	sy
 8003aca:	603b      	str	r3, [r7, #0]
}
 8003acc:	bf00      	nop
 8003ace:	e7fe      	b.n	8003ace <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ad0:	f001 fa60 	bl	8004f94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003ad4:	4b39      	ldr	r3, [pc, #228]	; (8003bbc <xTaskResumeAll+0x118>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	4a38      	ldr	r2, [pc, #224]	; (8003bbc <xTaskResumeAll+0x118>)
 8003adc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ade:	4b37      	ldr	r3, [pc, #220]	; (8003bbc <xTaskResumeAll+0x118>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d162      	bne.n	8003bac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ae6:	4b36      	ldr	r3, [pc, #216]	; (8003bc0 <xTaskResumeAll+0x11c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d05e      	beq.n	8003bac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003aee:	e02f      	b.n	8003b50 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003af0:	4b34      	ldr	r3, [pc, #208]	; (8003bc4 <xTaskResumeAll+0x120>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	3318      	adds	r3, #24
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff f871 	bl	8002be4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	3304      	adds	r3, #4
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff f86c 	bl	8002be4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b10:	4b2d      	ldr	r3, [pc, #180]	; (8003bc8 <xTaskResumeAll+0x124>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d903      	bls.n	8003b20 <xTaskResumeAll+0x7c>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1c:	4a2a      	ldr	r2, [pc, #168]	; (8003bc8 <xTaskResumeAll+0x124>)
 8003b1e:	6013      	str	r3, [r2, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b24:	4613      	mov	r3, r2
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	4413      	add	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4a27      	ldr	r2, [pc, #156]	; (8003bcc <xTaskResumeAll+0x128>)
 8003b2e:	441a      	add	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	3304      	adds	r3, #4
 8003b34:	4619      	mov	r1, r3
 8003b36:	4610      	mov	r0, r2
 8003b38:	f7fe fff7 	bl	8002b2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b40:	4b23      	ldr	r3, [pc, #140]	; (8003bd0 <xTaskResumeAll+0x12c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d302      	bcc.n	8003b50 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003b4a:	4b22      	ldr	r3, [pc, #136]	; (8003bd4 <xTaskResumeAll+0x130>)
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b50:	4b1c      	ldr	r3, [pc, #112]	; (8003bc4 <xTaskResumeAll+0x120>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1cb      	bne.n	8003af0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b5e:	f000 fb67 	bl	8004230 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b62:	4b1d      	ldr	r3, [pc, #116]	; (8003bd8 <xTaskResumeAll+0x134>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d010      	beq.n	8003b90 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b6e:	f000 f859 	bl	8003c24 <xTaskIncrementTick>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003b78:	4b16      	ldr	r3, [pc, #88]	; (8003bd4 <xTaskResumeAll+0x130>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	3b01      	subs	r3, #1
 8003b82:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f1      	bne.n	8003b6e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003b8a:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <xTaskResumeAll+0x134>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003b90:	4b10      	ldr	r3, [pc, #64]	; (8003bd4 <xTaskResumeAll+0x130>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d009      	beq.n	8003bac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003b9c:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <xTaskResumeAll+0x138>)
 8003b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	f3bf 8f4f 	dsb	sy
 8003ba8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003bac:	f001 fa22 	bl	8004ff4 <vPortExitCritical>

	return xAlreadyYielded;
 8003bb0:	68bb      	ldr	r3, [r7, #8]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20001444 	.word	0x20001444
 8003bc0:	2000141c 	.word	0x2000141c
 8003bc4:	200013dc 	.word	0x200013dc
 8003bc8:	20001424 	.word	0x20001424
 8003bcc:	20000f4c 	.word	0x20000f4c
 8003bd0:	20000f48 	.word	0x20000f48
 8003bd4:	20001430 	.word	0x20001430
 8003bd8:	2000142c 	.word	0x2000142c
 8003bdc:	e000ed04 	.word	0xe000ed04

08003be0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003be6:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <xTaskGetTickCount+0x1c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003bec:	687b      	ldr	r3, [r7, #4]
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20001420 	.word	0x20001420

08003c00 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003c06:	f001 faa7 	bl	8005158 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003c0e:	4b04      	ldr	r3, [pc, #16]	; (8003c20 <xTaskGetTickCountFromISR+0x20>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003c14:	683b      	ldr	r3, [r7, #0]
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	20001420 	.word	0x20001420

08003c24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c2e:	4b4f      	ldr	r3, [pc, #316]	; (8003d6c <xTaskIncrementTick+0x148>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f040 808f 	bne.w	8003d56 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c38:	4b4d      	ldr	r3, [pc, #308]	; (8003d70 <xTaskIncrementTick+0x14c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c40:	4a4b      	ldr	r2, [pc, #300]	; (8003d70 <xTaskIncrementTick+0x14c>)
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d120      	bne.n	8003c8e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c4c:	4b49      	ldr	r3, [pc, #292]	; (8003d74 <xTaskIncrementTick+0x150>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00a      	beq.n	8003c6c <xTaskIncrementTick+0x48>
	__asm volatile
 8003c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c5a:	f383 8811 	msr	BASEPRI, r3
 8003c5e:	f3bf 8f6f 	isb	sy
 8003c62:	f3bf 8f4f 	dsb	sy
 8003c66:	603b      	str	r3, [r7, #0]
}
 8003c68:	bf00      	nop
 8003c6a:	e7fe      	b.n	8003c6a <xTaskIncrementTick+0x46>
 8003c6c:	4b41      	ldr	r3, [pc, #260]	; (8003d74 <xTaskIncrementTick+0x150>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	60fb      	str	r3, [r7, #12]
 8003c72:	4b41      	ldr	r3, [pc, #260]	; (8003d78 <xTaskIncrementTick+0x154>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a3f      	ldr	r2, [pc, #252]	; (8003d74 <xTaskIncrementTick+0x150>)
 8003c78:	6013      	str	r3, [r2, #0]
 8003c7a:	4a3f      	ldr	r2, [pc, #252]	; (8003d78 <xTaskIncrementTick+0x154>)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6013      	str	r3, [r2, #0]
 8003c80:	4b3e      	ldr	r3, [pc, #248]	; (8003d7c <xTaskIncrementTick+0x158>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	3301      	adds	r3, #1
 8003c86:	4a3d      	ldr	r2, [pc, #244]	; (8003d7c <xTaskIncrementTick+0x158>)
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	f000 fad1 	bl	8004230 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c8e:	4b3c      	ldr	r3, [pc, #240]	; (8003d80 <xTaskIncrementTick+0x15c>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d349      	bcc.n	8003d2c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c98:	4b36      	ldr	r3, [pc, #216]	; (8003d74 <xTaskIncrementTick+0x150>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d104      	bne.n	8003cac <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca2:	4b37      	ldr	r3, [pc, #220]	; (8003d80 <xTaskIncrementTick+0x15c>)
 8003ca4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ca8:	601a      	str	r2, [r3, #0]
					break;
 8003caa:	e03f      	b.n	8003d2c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cac:	4b31      	ldr	r3, [pc, #196]	; (8003d74 <xTaskIncrementTick+0x150>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d203      	bcs.n	8003ccc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003cc4:	4a2e      	ldr	r2, [pc, #184]	; (8003d80 <xTaskIncrementTick+0x15c>)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003cca:	e02f      	b.n	8003d2c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	3304      	adds	r3, #4
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7fe ff87 	bl	8002be4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d004      	beq.n	8003ce8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	3318      	adds	r3, #24
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fe ff7e 	bl	8002be4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cec:	4b25      	ldr	r3, [pc, #148]	; (8003d84 <xTaskIncrementTick+0x160>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d903      	bls.n	8003cfc <xTaskIncrementTick+0xd8>
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf8:	4a22      	ldr	r2, [pc, #136]	; (8003d84 <xTaskIncrementTick+0x160>)
 8003cfa:	6013      	str	r3, [r2, #0]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4a1f      	ldr	r2, [pc, #124]	; (8003d88 <xTaskIncrementTick+0x164>)
 8003d0a:	441a      	add	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	4619      	mov	r1, r3
 8003d12:	4610      	mov	r0, r2
 8003d14:	f7fe ff09 	bl	8002b2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d1c:	4b1b      	ldr	r3, [pc, #108]	; (8003d8c <xTaskIncrementTick+0x168>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d3b8      	bcc.n	8003c98 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003d26:	2301      	movs	r3, #1
 8003d28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d2a:	e7b5      	b.n	8003c98 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d2c:	4b17      	ldr	r3, [pc, #92]	; (8003d8c <xTaskIncrementTick+0x168>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d32:	4915      	ldr	r1, [pc, #84]	; (8003d88 <xTaskIncrementTick+0x164>)
 8003d34:	4613      	mov	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4413      	add	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	440b      	add	r3, r1
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d901      	bls.n	8003d48 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003d44:	2301      	movs	r3, #1
 8003d46:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d48:	4b11      	ldr	r3, [pc, #68]	; (8003d90 <xTaskIncrementTick+0x16c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003d50:	2301      	movs	r3, #1
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	e004      	b.n	8003d60 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d56:	4b0f      	ldr	r3, [pc, #60]	; (8003d94 <xTaskIncrementTick+0x170>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	4a0d      	ldr	r2, [pc, #52]	; (8003d94 <xTaskIncrementTick+0x170>)
 8003d5e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d60:	697b      	ldr	r3, [r7, #20]
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	20001444 	.word	0x20001444
 8003d70:	20001420 	.word	0x20001420
 8003d74:	200013d4 	.word	0x200013d4
 8003d78:	200013d8 	.word	0x200013d8
 8003d7c:	20001434 	.word	0x20001434
 8003d80:	2000143c 	.word	0x2000143c
 8003d84:	20001424 	.word	0x20001424
 8003d88:	20000f4c 	.word	0x20000f4c
 8003d8c:	20000f48 	.word	0x20000f48
 8003d90:	20001430 	.word	0x20001430
 8003d94:	2000142c 	.word	0x2000142c

08003d98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d9e:	4b28      	ldr	r3, [pc, #160]	; (8003e40 <vTaskSwitchContext+0xa8>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d003      	beq.n	8003dae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003da6:	4b27      	ldr	r3, [pc, #156]	; (8003e44 <vTaskSwitchContext+0xac>)
 8003da8:	2201      	movs	r2, #1
 8003daa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003dac:	e041      	b.n	8003e32 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003dae:	4b25      	ldr	r3, [pc, #148]	; (8003e44 <vTaskSwitchContext+0xac>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003db4:	4b24      	ldr	r3, [pc, #144]	; (8003e48 <vTaskSwitchContext+0xb0>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	e010      	b.n	8003dde <vTaskSwitchContext+0x46>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <vTaskSwitchContext+0x40>
	__asm volatile
 8003dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc6:	f383 8811 	msr	BASEPRI, r3
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	f3bf 8f4f 	dsb	sy
 8003dd2:	607b      	str	r3, [r7, #4]
}
 8003dd4:	bf00      	nop
 8003dd6:	e7fe      	b.n	8003dd6 <vTaskSwitchContext+0x3e>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	491b      	ldr	r1, [pc, #108]	; (8003e4c <vTaskSwitchContext+0xb4>)
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4613      	mov	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	440b      	add	r3, r1
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0e4      	beq.n	8003dbc <vTaskSwitchContext+0x24>
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4613      	mov	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4a13      	ldr	r2, [pc, #76]	; (8003e4c <vTaskSwitchContext+0xb4>)
 8003dfe:	4413      	add	r3, r2
 8003e00:	60bb      	str	r3, [r7, #8]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	605a      	str	r2, [r3, #4]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	3308      	adds	r3, #8
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d104      	bne.n	8003e22 <vTaskSwitchContext+0x8a>
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	605a      	str	r2, [r3, #4]
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4a09      	ldr	r2, [pc, #36]	; (8003e50 <vTaskSwitchContext+0xb8>)
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	4a06      	ldr	r2, [pc, #24]	; (8003e48 <vTaskSwitchContext+0xb0>)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6013      	str	r3, [r2, #0]
}
 8003e32:	bf00      	nop
 8003e34:	3714      	adds	r7, #20
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20001444 	.word	0x20001444
 8003e44:	20001430 	.word	0x20001430
 8003e48:	20001424 	.word	0x20001424
 8003e4c:	20000f4c 	.word	0x20000f4c
 8003e50:	20000f48 	.word	0x20000f48

08003e54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10a      	bne.n	8003e7a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e68:	f383 8811 	msr	BASEPRI, r3
 8003e6c:	f3bf 8f6f 	isb	sy
 8003e70:	f3bf 8f4f 	dsb	sy
 8003e74:	60fb      	str	r3, [r7, #12]
}
 8003e76:	bf00      	nop
 8003e78:	e7fe      	b.n	8003e78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e7a:	4b07      	ldr	r3, [pc, #28]	; (8003e98 <vTaskPlaceOnEventList+0x44>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3318      	adds	r3, #24
 8003e80:	4619      	mov	r1, r3
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fe fe75 	bl	8002b72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e88:	2101      	movs	r1, #1
 8003e8a:	6838      	ldr	r0, [r7, #0]
 8003e8c:	f000 fbb2 	bl	80045f4 <prvAddCurrentTaskToDelayedList>
}
 8003e90:	bf00      	nop
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000f48 	.word	0x20000f48

08003e9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10a      	bne.n	8003ec4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb2:	f383 8811 	msr	BASEPRI, r3
 8003eb6:	f3bf 8f6f 	isb	sy
 8003eba:	f3bf 8f4f 	dsb	sy
 8003ebe:	617b      	str	r3, [r7, #20]
}
 8003ec0:	bf00      	nop
 8003ec2:	e7fe      	b.n	8003ec2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ec4:	4b0a      	ldr	r3, [pc, #40]	; (8003ef0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	3318      	adds	r3, #24
 8003eca:	4619      	mov	r1, r3
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f7fe fe2c 	bl	8002b2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003ed8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003edc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ede:	6879      	ldr	r1, [r7, #4]
 8003ee0:	68b8      	ldr	r0, [r7, #8]
 8003ee2:	f000 fb87 	bl	80045f4 <prvAddCurrentTaskToDelayedList>
	}
 8003ee6:	bf00      	nop
 8003ee8:	3718      	adds	r7, #24
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20000f48 	.word	0x20000f48

08003ef4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b086      	sub	sp, #24
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10a      	bne.n	8003f20 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f0e:	f383 8811 	msr	BASEPRI, r3
 8003f12:	f3bf 8f6f 	isb	sy
 8003f16:	f3bf 8f4f 	dsb	sy
 8003f1a:	60fb      	str	r3, [r7, #12]
}
 8003f1c:	bf00      	nop
 8003f1e:	e7fe      	b.n	8003f1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	3318      	adds	r3, #24
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7fe fe5d 	bl	8002be4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f2a:	4b1e      	ldr	r3, [pc, #120]	; (8003fa4 <xTaskRemoveFromEventList+0xb0>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d11d      	bne.n	8003f6e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	3304      	adds	r3, #4
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7fe fe54 	bl	8002be4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f40:	4b19      	ldr	r3, [pc, #100]	; (8003fa8 <xTaskRemoveFromEventList+0xb4>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d903      	bls.n	8003f50 <xTaskRemoveFromEventList+0x5c>
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4c:	4a16      	ldr	r2, [pc, #88]	; (8003fa8 <xTaskRemoveFromEventList+0xb4>)
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f54:	4613      	mov	r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4413      	add	r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4a13      	ldr	r2, [pc, #76]	; (8003fac <xTaskRemoveFromEventList+0xb8>)
 8003f5e:	441a      	add	r2, r3
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	3304      	adds	r3, #4
 8003f64:	4619      	mov	r1, r3
 8003f66:	4610      	mov	r0, r2
 8003f68:	f7fe fddf 	bl	8002b2a <vListInsertEnd>
 8003f6c:	e005      	b.n	8003f7a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	3318      	adds	r3, #24
 8003f72:	4619      	mov	r1, r3
 8003f74:	480e      	ldr	r0, [pc, #56]	; (8003fb0 <xTaskRemoveFromEventList+0xbc>)
 8003f76:	f7fe fdd8 	bl	8002b2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7e:	4b0d      	ldr	r3, [pc, #52]	; (8003fb4 <xTaskRemoveFromEventList+0xc0>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d905      	bls.n	8003f94 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f8c:	4b0a      	ldr	r3, [pc, #40]	; (8003fb8 <xTaskRemoveFromEventList+0xc4>)
 8003f8e:	2201      	movs	r2, #1
 8003f90:	601a      	str	r2, [r3, #0]
 8003f92:	e001      	b.n	8003f98 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003f94:	2300      	movs	r3, #0
 8003f96:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f98:	697b      	ldr	r3, [r7, #20]
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	20001444 	.word	0x20001444
 8003fa8:	20001424 	.word	0x20001424
 8003fac:	20000f4c 	.word	0x20000f4c
 8003fb0:	200013dc 	.word	0x200013dc
 8003fb4:	20000f48 	.word	0x20000f48
 8003fb8:	20001430 	.word	0x20001430

08003fbc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003fc4:	4b06      	ldr	r3, [pc, #24]	; (8003fe0 <vTaskInternalSetTimeOutState+0x24>)
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fcc:	4b05      	ldr	r3, [pc, #20]	; (8003fe4 <vTaskInternalSetTimeOutState+0x28>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	605a      	str	r2, [r3, #4]
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr
 8003fe0:	20001434 	.word	0x20001434
 8003fe4:	20001420 	.word	0x20001420

08003fe8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10a      	bne.n	800400e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ffc:	f383 8811 	msr	BASEPRI, r3
 8004000:	f3bf 8f6f 	isb	sy
 8004004:	f3bf 8f4f 	dsb	sy
 8004008:	613b      	str	r3, [r7, #16]
}
 800400a:	bf00      	nop
 800400c:	e7fe      	b.n	800400c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10a      	bne.n	800402a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004018:	f383 8811 	msr	BASEPRI, r3
 800401c:	f3bf 8f6f 	isb	sy
 8004020:	f3bf 8f4f 	dsb	sy
 8004024:	60fb      	str	r3, [r7, #12]
}
 8004026:	bf00      	nop
 8004028:	e7fe      	b.n	8004028 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800402a:	f000 ffb3 	bl	8004f94 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800402e:	4b1d      	ldr	r3, [pc, #116]	; (80040a4 <xTaskCheckForTimeOut+0xbc>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004046:	d102      	bne.n	800404e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004048:	2300      	movs	r3, #0
 800404a:	61fb      	str	r3, [r7, #28]
 800404c:	e023      	b.n	8004096 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	4b15      	ldr	r3, [pc, #84]	; (80040a8 <xTaskCheckForTimeOut+0xc0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d007      	beq.n	800406a <xTaskCheckForTimeOut+0x82>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	429a      	cmp	r2, r3
 8004062:	d302      	bcc.n	800406a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004064:	2301      	movs	r3, #1
 8004066:	61fb      	str	r3, [r7, #28]
 8004068:	e015      	b.n	8004096 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	429a      	cmp	r2, r3
 8004072:	d20b      	bcs.n	800408c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	1ad2      	subs	r2, r2, r3
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f7ff ff9b 	bl	8003fbc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004086:	2300      	movs	r3, #0
 8004088:	61fb      	str	r3, [r7, #28]
 800408a:	e004      	b.n	8004096 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004092:	2301      	movs	r3, #1
 8004094:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004096:	f000 ffad 	bl	8004ff4 <vPortExitCritical>

	return xReturn;
 800409a:	69fb      	ldr	r3, [r7, #28]
}
 800409c:	4618      	mov	r0, r3
 800409e:	3720      	adds	r7, #32
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	20001420 	.word	0x20001420
 80040a8:	20001434 	.word	0x20001434

080040ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80040b0:	4b03      	ldr	r3, [pc, #12]	; (80040c0 <vTaskMissedYield+0x14>)
 80040b2:	2201      	movs	r2, #1
 80040b4:	601a      	str	r2, [r3, #0]
}
 80040b6:	bf00      	nop
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	20001430 	.word	0x20001430

080040c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040cc:	f000 f852 	bl	8004174 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040d0:	4b06      	ldr	r3, [pc, #24]	; (80040ec <prvIdleTask+0x28>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d9f9      	bls.n	80040cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80040d8:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <prvIdleTask+0x2c>)
 80040da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	f3bf 8f4f 	dsb	sy
 80040e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040e8:	e7f0      	b.n	80040cc <prvIdleTask+0x8>
 80040ea:	bf00      	nop
 80040ec:	20000f4c 	.word	0x20000f4c
 80040f0:	e000ed04 	.word	0xe000ed04

080040f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040fa:	2300      	movs	r3, #0
 80040fc:	607b      	str	r3, [r7, #4]
 80040fe:	e00c      	b.n	800411a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4a12      	ldr	r2, [pc, #72]	; (8004154 <prvInitialiseTaskLists+0x60>)
 800410c:	4413      	add	r3, r2
 800410e:	4618      	mov	r0, r3
 8004110:	f7fe fcde 	bl	8002ad0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	3301      	adds	r3, #1
 8004118:	607b      	str	r3, [r7, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2b37      	cmp	r3, #55	; 0x37
 800411e:	d9ef      	bls.n	8004100 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004120:	480d      	ldr	r0, [pc, #52]	; (8004158 <prvInitialiseTaskLists+0x64>)
 8004122:	f7fe fcd5 	bl	8002ad0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004126:	480d      	ldr	r0, [pc, #52]	; (800415c <prvInitialiseTaskLists+0x68>)
 8004128:	f7fe fcd2 	bl	8002ad0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800412c:	480c      	ldr	r0, [pc, #48]	; (8004160 <prvInitialiseTaskLists+0x6c>)
 800412e:	f7fe fccf 	bl	8002ad0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004132:	480c      	ldr	r0, [pc, #48]	; (8004164 <prvInitialiseTaskLists+0x70>)
 8004134:	f7fe fccc 	bl	8002ad0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004138:	480b      	ldr	r0, [pc, #44]	; (8004168 <prvInitialiseTaskLists+0x74>)
 800413a:	f7fe fcc9 	bl	8002ad0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800413e:	4b0b      	ldr	r3, [pc, #44]	; (800416c <prvInitialiseTaskLists+0x78>)
 8004140:	4a05      	ldr	r2, [pc, #20]	; (8004158 <prvInitialiseTaskLists+0x64>)
 8004142:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004144:	4b0a      	ldr	r3, [pc, #40]	; (8004170 <prvInitialiseTaskLists+0x7c>)
 8004146:	4a05      	ldr	r2, [pc, #20]	; (800415c <prvInitialiseTaskLists+0x68>)
 8004148:	601a      	str	r2, [r3, #0]
}
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000f4c 	.word	0x20000f4c
 8004158:	200013ac 	.word	0x200013ac
 800415c:	200013c0 	.word	0x200013c0
 8004160:	200013dc 	.word	0x200013dc
 8004164:	200013f0 	.word	0x200013f0
 8004168:	20001408 	.word	0x20001408
 800416c:	200013d4 	.word	0x200013d4
 8004170:	200013d8 	.word	0x200013d8

08004174 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800417a:	e019      	b.n	80041b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800417c:	f000 ff0a 	bl	8004f94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004180:	4b10      	ldr	r3, [pc, #64]	; (80041c4 <prvCheckTasksWaitingTermination+0x50>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	3304      	adds	r3, #4
 800418c:	4618      	mov	r0, r3
 800418e:	f7fe fd29 	bl	8002be4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004192:	4b0d      	ldr	r3, [pc, #52]	; (80041c8 <prvCheckTasksWaitingTermination+0x54>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3b01      	subs	r3, #1
 8004198:	4a0b      	ldr	r2, [pc, #44]	; (80041c8 <prvCheckTasksWaitingTermination+0x54>)
 800419a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800419c:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <prvCheckTasksWaitingTermination+0x58>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3b01      	subs	r3, #1
 80041a2:	4a0a      	ldr	r2, [pc, #40]	; (80041cc <prvCheckTasksWaitingTermination+0x58>)
 80041a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041a6:	f000 ff25 	bl	8004ff4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f810 	bl	80041d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041b0:	4b06      	ldr	r3, [pc, #24]	; (80041cc <prvCheckTasksWaitingTermination+0x58>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1e1      	bne.n	800417c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041b8:	bf00      	nop
 80041ba:	bf00      	nop
 80041bc:	3708      	adds	r7, #8
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	200013f0 	.word	0x200013f0
 80041c8:	2000141c 	.word	0x2000141c
 80041cc:	20001404 	.word	0x20001404

080041d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d108      	bne.n	80041f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e6:	4618      	mov	r0, r3
 80041e8:	f001 f8c2 	bl	8005370 <vPortFree>
				vPortFree( pxTCB );
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f001 f8bf 	bl	8005370 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041f2:	e018      	b.n	8004226 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d103      	bne.n	8004206 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f001 f8b6 	bl	8005370 <vPortFree>
	}
 8004204:	e00f      	b.n	8004226 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800420c:	2b02      	cmp	r3, #2
 800420e:	d00a      	beq.n	8004226 <prvDeleteTCB+0x56>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	60fb      	str	r3, [r7, #12]
}
 8004222:	bf00      	nop
 8004224:	e7fe      	b.n	8004224 <prvDeleteTCB+0x54>
	}
 8004226:	bf00      	nop
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
	...

08004230 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004236:	4b0c      	ldr	r3, [pc, #48]	; (8004268 <prvResetNextTaskUnblockTime+0x38>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d104      	bne.n	800424a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004240:	4b0a      	ldr	r3, [pc, #40]	; (800426c <prvResetNextTaskUnblockTime+0x3c>)
 8004242:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004246:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004248:	e008      	b.n	800425c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800424a:	4b07      	ldr	r3, [pc, #28]	; (8004268 <prvResetNextTaskUnblockTime+0x38>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	4a04      	ldr	r2, [pc, #16]	; (800426c <prvResetNextTaskUnblockTime+0x3c>)
 800425a:	6013      	str	r3, [r2, #0]
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr
 8004268:	200013d4 	.word	0x200013d4
 800426c:	2000143c 	.word	0x2000143c

08004270 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004276:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <xTaskGetSchedulerState+0x34>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d102      	bne.n	8004284 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800427e:	2301      	movs	r3, #1
 8004280:	607b      	str	r3, [r7, #4]
 8004282:	e008      	b.n	8004296 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004284:	4b08      	ldr	r3, [pc, #32]	; (80042a8 <xTaskGetSchedulerState+0x38>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d102      	bne.n	8004292 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800428c:	2302      	movs	r3, #2
 800428e:	607b      	str	r3, [r7, #4]
 8004290:	e001      	b.n	8004296 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004292:	2300      	movs	r3, #0
 8004294:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004296:	687b      	ldr	r3, [r7, #4]
	}
 8004298:	4618      	mov	r0, r3
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	20001428 	.word	0x20001428
 80042a8:	20001444 	.word	0x20001444

080042ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80042b8:	2300      	movs	r3, #0
 80042ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d056      	beq.n	8004370 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80042c2:	4b2e      	ldr	r3, [pc, #184]	; (800437c <xTaskPriorityDisinherit+0xd0>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d00a      	beq.n	80042e2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80042cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	60fb      	str	r3, [r7, #12]
}
 80042de:	bf00      	nop
 80042e0:	e7fe      	b.n	80042e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10a      	bne.n	8004300 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80042ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ee:	f383 8811 	msr	BASEPRI, r3
 80042f2:	f3bf 8f6f 	isb	sy
 80042f6:	f3bf 8f4f 	dsb	sy
 80042fa:	60bb      	str	r3, [r7, #8]
}
 80042fc:	bf00      	nop
 80042fe:	e7fe      	b.n	80042fe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004304:	1e5a      	subs	r2, r3, #1
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004312:	429a      	cmp	r2, r3
 8004314:	d02c      	beq.n	8004370 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800431a:	2b00      	cmp	r3, #0
 800431c:	d128      	bne.n	8004370 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	3304      	adds	r3, #4
 8004322:	4618      	mov	r0, r3
 8004324:	f7fe fc5e 	bl	8002be4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004334:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004340:	4b0f      	ldr	r3, [pc, #60]	; (8004380 <xTaskPriorityDisinherit+0xd4>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d903      	bls.n	8004350 <xTaskPriorityDisinherit+0xa4>
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434c:	4a0c      	ldr	r2, [pc, #48]	; (8004380 <xTaskPriorityDisinherit+0xd4>)
 800434e:	6013      	str	r3, [r2, #0]
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004354:	4613      	mov	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	4413      	add	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4a09      	ldr	r2, [pc, #36]	; (8004384 <xTaskPriorityDisinherit+0xd8>)
 800435e:	441a      	add	r2, r3
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	3304      	adds	r3, #4
 8004364:	4619      	mov	r1, r3
 8004366:	4610      	mov	r0, r2
 8004368:	f7fe fbdf 	bl	8002b2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800436c:	2301      	movs	r3, #1
 800436e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004370:	697b      	ldr	r3, [r7, #20]
	}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	20000f48 	.word	0x20000f48
 8004380:	20001424 	.word	0x20001424
 8004384:	20000f4c 	.word	0x20000f4c

08004388 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
 8004394:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8004396:	f000 fdfd 	bl	8004f94 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800439a:	4b26      	ldr	r3, [pc, #152]	; (8004434 <xTaskNotifyWait+0xac>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d01a      	beq.n	80043de <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80043a8:	4b22      	ldr	r3, [pc, #136]	; (8004434 <xTaskNotifyWait+0xac>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	43d2      	mvns	r2, r2
 80043b2:	400a      	ands	r2, r1
 80043b4:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80043b6:	4b1f      	ldr	r3, [pc, #124]	; (8004434 <xTaskNotifyWait+0xac>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00b      	beq.n	80043de <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80043c6:	2101      	movs	r1, #1
 80043c8:	6838      	ldr	r0, [r7, #0]
 80043ca:	f000 f913 	bl	80045f4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80043ce:	4b1a      	ldr	r3, [pc, #104]	; (8004438 <xTaskNotifyWait+0xb0>)
 80043d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80043de:	f000 fe09 	bl	8004ff4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80043e2:	f000 fdd7 	bl	8004f94 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d004      	beq.n	80043f6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80043ec:	4b11      	ldr	r3, [pc, #68]	; (8004434 <xTaskNotifyWait+0xac>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80043f6:	4b0f      	ldr	r3, [pc, #60]	; (8004434 <xTaskNotifyWait+0xac>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b02      	cmp	r3, #2
 8004402:	d002      	beq.n	800440a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8004404:	2300      	movs	r3, #0
 8004406:	617b      	str	r3, [r7, #20]
 8004408:	e008      	b.n	800441c <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800440a:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <xTaskNotifyWait+0xac>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	43d2      	mvns	r2, r2
 8004414:	400a      	ands	r2, r1
 8004416:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 8004418:	2301      	movs	r3, #1
 800441a:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800441c:	4b05      	ldr	r3, [pc, #20]	; (8004434 <xTaskNotifyWait+0xac>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8004426:	f000 fde5 	bl	8004ff4 <vPortExitCritical>

		return xReturn;
 800442a:	697b      	ldr	r3, [r7, #20]
	}
 800442c:	4618      	mov	r0, r3
 800442e:	3718      	adds	r7, #24
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	20000f48 	.word	0x20000f48
 8004438:	e000ed04 	.word	0xe000ed04

0800443c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800443c:	b580      	push	{r7, lr}
 800443e:	b08e      	sub	sp, #56	; 0x38
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	603b      	str	r3, [r7, #0]
 8004448:	4613      	mov	r3, r2
 800444a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800444c:	2301      	movs	r3, #1
 800444e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10a      	bne.n	800446c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8004456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800445a:	f383 8811 	msr	BASEPRI, r3
 800445e:	f3bf 8f6f 	isb	sy
 8004462:	f3bf 8f4f 	dsb	sy
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004468:	bf00      	nop
 800446a:	e7fe      	b.n	800446a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800446c:	f000 fe74 	bl	8005158 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8004474:	f3ef 8211 	mrs	r2, BASEPRI
 8004478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447c:	f383 8811 	msr	BASEPRI, r3
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	f3bf 8f4f 	dsb	sy
 8004488:	623a      	str	r2, [r7, #32]
 800448a:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800448c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800448e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d003      	beq.n	800449e <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800449e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80044a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80044a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 80044b0:	79fb      	ldrb	r3, [r7, #7]
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	d828      	bhi.n	8004508 <xTaskGenericNotifyFromISR+0xcc>
 80044b6:	a201      	add	r2, pc, #4	; (adr r2, 80044bc <xTaskGenericNotifyFromISR+0x80>)
 80044b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044bc:	08004529 	.word	0x08004529
 80044c0:	080044d1 	.word	0x080044d1
 80044c4:	080044df 	.word	0x080044df
 80044c8:	080044eb 	.word	0x080044eb
 80044cc:	080044f3 	.word	0x080044f3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80044d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044da:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80044dc:	e027      	b.n	800452e <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80044de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e2:	1c5a      	adds	r2, r3, #1
 80044e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80044e8:	e021      	b.n	800452e <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80044ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80044f0:	e01d      	b.n	800452e <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80044f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d003      	beq.n	8004502 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	68ba      	ldr	r2, [r7, #8]
 80044fe:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004500:	e015      	b.n	800452e <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 8004502:	2300      	movs	r3, #0
 8004504:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8004506:	e012      	b.n	800452e <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8004508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004510:	d00c      	beq.n	800452c <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8004512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	61bb      	str	r3, [r7, #24]
}
 8004524:	bf00      	nop
 8004526:	e7fe      	b.n	8004526 <xTaskGenericNotifyFromISR+0xea>
					break;
 8004528:	bf00      	nop
 800452a:	e000      	b.n	800452e <xTaskGenericNotifyFromISR+0xf2>
					break;
 800452c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800452e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004532:	2b01      	cmp	r3, #1
 8004534:	d146      	bne.n	80045c4 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800453e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004542:	f383 8811 	msr	BASEPRI, r3
 8004546:	f3bf 8f6f 	isb	sy
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	617b      	str	r3, [r7, #20]
}
 8004550:	bf00      	nop
 8004552:	e7fe      	b.n	8004552 <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004554:	4b21      	ldr	r3, [pc, #132]	; (80045dc <xTaskGenericNotifyFromISR+0x1a0>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d11d      	bne.n	8004598 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800455c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455e:	3304      	adds	r3, #4
 8004560:	4618      	mov	r0, r3
 8004562:	f7fe fb3f 	bl	8002be4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800456a:	4b1d      	ldr	r3, [pc, #116]	; (80045e0 <xTaskGenericNotifyFromISR+0x1a4>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	429a      	cmp	r2, r3
 8004570:	d903      	bls.n	800457a <xTaskGenericNotifyFromISR+0x13e>
 8004572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004576:	4a1a      	ldr	r2, [pc, #104]	; (80045e0 <xTaskGenericNotifyFromISR+0x1a4>)
 8004578:	6013      	str	r3, [r2, #0]
 800457a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800457e:	4613      	mov	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4a17      	ldr	r2, [pc, #92]	; (80045e4 <xTaskGenericNotifyFromISR+0x1a8>)
 8004588:	441a      	add	r2, r3
 800458a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458c:	3304      	adds	r3, #4
 800458e:	4619      	mov	r1, r3
 8004590:	4610      	mov	r0, r2
 8004592:	f7fe faca 	bl	8002b2a <vListInsertEnd>
 8004596:	e005      	b.n	80045a4 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459a:	3318      	adds	r3, #24
 800459c:	4619      	mov	r1, r3
 800459e:	4812      	ldr	r0, [pc, #72]	; (80045e8 <xTaskGenericNotifyFromISR+0x1ac>)
 80045a0:	f7fe fac3 	bl	8002b2a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045a8:	4b10      	ldr	r3, [pc, #64]	; (80045ec <xTaskGenericNotifyFromISR+0x1b0>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d908      	bls.n	80045c4 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80045b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d002      	beq.n	80045be <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80045b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045ba:	2201      	movs	r2, #1
 80045bc:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80045be:	4b0c      	ldr	r3, [pc, #48]	; (80045f0 <xTaskGenericNotifyFromISR+0x1b4>)
 80045c0:	2201      	movs	r2, #1
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c6:	613b      	str	r3, [r7, #16]
	__asm volatile
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f383 8811 	msr	BASEPRI, r3
}
 80045ce:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80045d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3738      	adds	r7, #56	; 0x38
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20001444 	.word	0x20001444
 80045e0:	20001424 	.word	0x20001424
 80045e4:	20000f4c 	.word	0x20000f4c
 80045e8:	200013dc 	.word	0x200013dc
 80045ec:	20000f48 	.word	0x20000f48
 80045f0:	20001430 	.word	0x20001430

080045f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80045fe:	4b21      	ldr	r3, [pc, #132]	; (8004684 <prvAddCurrentTaskToDelayedList+0x90>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004604:	4b20      	ldr	r3, [pc, #128]	; (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3304      	adds	r3, #4
 800460a:	4618      	mov	r0, r3
 800460c:	f7fe faea 	bl	8002be4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004616:	d10a      	bne.n	800462e <prvAddCurrentTaskToDelayedList+0x3a>
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d007      	beq.n	800462e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800461e:	4b1a      	ldr	r3, [pc, #104]	; (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3304      	adds	r3, #4
 8004624:	4619      	mov	r1, r3
 8004626:	4819      	ldr	r0, [pc, #100]	; (800468c <prvAddCurrentTaskToDelayedList+0x98>)
 8004628:	f7fe fa7f 	bl	8002b2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800462c:	e026      	b.n	800467c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4413      	add	r3, r2
 8004634:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004636:	4b14      	ldr	r3, [pc, #80]	; (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	429a      	cmp	r2, r3
 8004644:	d209      	bcs.n	800465a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004646:	4b12      	ldr	r3, [pc, #72]	; (8004690 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	3304      	adds	r3, #4
 8004650:	4619      	mov	r1, r3
 8004652:	4610      	mov	r0, r2
 8004654:	f7fe fa8d 	bl	8002b72 <vListInsert>
}
 8004658:	e010      	b.n	800467c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800465a:	4b0e      	ldr	r3, [pc, #56]	; (8004694 <prvAddCurrentTaskToDelayedList+0xa0>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4b0a      	ldr	r3, [pc, #40]	; (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	3304      	adds	r3, #4
 8004664:	4619      	mov	r1, r3
 8004666:	4610      	mov	r0, r2
 8004668:	f7fe fa83 	bl	8002b72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800466c:	4b0a      	ldr	r3, [pc, #40]	; (8004698 <prvAddCurrentTaskToDelayedList+0xa4>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68ba      	ldr	r2, [r7, #8]
 8004672:	429a      	cmp	r2, r3
 8004674:	d202      	bcs.n	800467c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004676:	4a08      	ldr	r2, [pc, #32]	; (8004698 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	6013      	str	r3, [r2, #0]
}
 800467c:	bf00      	nop
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	20001420 	.word	0x20001420
 8004688:	20000f48 	.word	0x20000f48
 800468c:	20001408 	.word	0x20001408
 8004690:	200013d8 	.word	0x200013d8
 8004694:	200013d4 	.word	0x200013d4
 8004698:	2000143c 	.word	0x2000143c

0800469c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	; 0x28
 80046a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80046a6:	f000 fb07 	bl	8004cb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80046aa:	4b1c      	ldr	r3, [pc, #112]	; (800471c <xTimerCreateTimerTask+0x80>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d021      	beq.n	80046f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80046b6:	2300      	movs	r3, #0
 80046b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80046ba:	1d3a      	adds	r2, r7, #4
 80046bc:	f107 0108 	add.w	r1, r7, #8
 80046c0:	f107 030c 	add.w	r3, r7, #12
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fe f9e9 	bl	8002a9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	9202      	str	r2, [sp, #8]
 80046d2:	9301      	str	r3, [sp, #4]
 80046d4:	2302      	movs	r3, #2
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	2300      	movs	r3, #0
 80046da:	460a      	mov	r2, r1
 80046dc:	4910      	ldr	r1, [pc, #64]	; (8004720 <xTimerCreateTimerTask+0x84>)
 80046de:	4811      	ldr	r0, [pc, #68]	; (8004724 <xTimerCreateTimerTask+0x88>)
 80046e0:	f7fe ff96 	bl	8003610 <xTaskCreateStatic>
 80046e4:	4603      	mov	r3, r0
 80046e6:	4a10      	ldr	r2, [pc, #64]	; (8004728 <xTimerCreateTimerTask+0x8c>)
 80046e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80046ea:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <xTimerCreateTimerTask+0x8c>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80046f2:	2301      	movs	r3, #1
 80046f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10a      	bne.n	8004712 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80046fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	613b      	str	r3, [r7, #16]
}
 800470e:	bf00      	nop
 8004710:	e7fe      	b.n	8004710 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004712:	697b      	ldr	r3, [r7, #20]
}
 8004714:	4618      	mov	r0, r3
 8004716:	3718      	adds	r7, #24
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	20001478 	.word	0x20001478
 8004720:	0800b0fc 	.word	0x0800b0fc
 8004724:	08004861 	.word	0x08004861
 8004728:	2000147c 	.word	0x2000147c

0800472c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b08a      	sub	sp, #40	; 0x28
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
 8004738:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800473a:	2300      	movs	r3, #0
 800473c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10a      	bne.n	800475a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004748:	f383 8811 	msr	BASEPRI, r3
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	623b      	str	r3, [r7, #32]
}
 8004756:	bf00      	nop
 8004758:	e7fe      	b.n	8004758 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800475a:	4b1a      	ldr	r3, [pc, #104]	; (80047c4 <xTimerGenericCommand+0x98>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d02a      	beq.n	80047b8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b05      	cmp	r3, #5
 8004772:	dc18      	bgt.n	80047a6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004774:	f7ff fd7c 	bl	8004270 <xTaskGetSchedulerState>
 8004778:	4603      	mov	r3, r0
 800477a:	2b02      	cmp	r3, #2
 800477c:	d109      	bne.n	8004792 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800477e:	4b11      	ldr	r3, [pc, #68]	; (80047c4 <xTimerGenericCommand+0x98>)
 8004780:	6818      	ldr	r0, [r3, #0]
 8004782:	f107 0110 	add.w	r1, r7, #16
 8004786:	2300      	movs	r3, #0
 8004788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800478a:	f7fe fb59 	bl	8002e40 <xQueueGenericSend>
 800478e:	6278      	str	r0, [r7, #36]	; 0x24
 8004790:	e012      	b.n	80047b8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004792:	4b0c      	ldr	r3, [pc, #48]	; (80047c4 <xTimerGenericCommand+0x98>)
 8004794:	6818      	ldr	r0, [r3, #0]
 8004796:	f107 0110 	add.w	r1, r7, #16
 800479a:	2300      	movs	r3, #0
 800479c:	2200      	movs	r2, #0
 800479e:	f7fe fb4f 	bl	8002e40 <xQueueGenericSend>
 80047a2:	6278      	str	r0, [r7, #36]	; 0x24
 80047a4:	e008      	b.n	80047b8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80047a6:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <xTimerGenericCommand+0x98>)
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	f107 0110 	add.w	r1, r7, #16
 80047ae:	2300      	movs	r3, #0
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	f7fe fc43 	bl	800303c <xQueueGenericSendFromISR>
 80047b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80047b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3728      	adds	r7, #40	; 0x28
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	20001478 	.word	0x20001478

080047c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b088      	sub	sp, #32
 80047cc:	af02      	add	r7, sp, #8
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047d2:	4b22      	ldr	r3, [pc, #136]	; (800485c <prvProcessExpiredTimer+0x94>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	3304      	adds	r3, #4
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fe f9ff 	bl	8002be4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d022      	beq.n	800483a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	699a      	ldr	r2, [r3, #24]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	18d1      	adds	r1, r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	6978      	ldr	r0, [r7, #20]
 8004802:	f000 f8d1 	bl	80049a8 <prvInsertTimerInActiveList>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d01f      	beq.n	800484c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800480c:	2300      	movs	r3, #0
 800480e:	9300      	str	r3, [sp, #0]
 8004810:	2300      	movs	r3, #0
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	2100      	movs	r1, #0
 8004816:	6978      	ldr	r0, [r7, #20]
 8004818:	f7ff ff88 	bl	800472c <xTimerGenericCommand>
 800481c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d113      	bne.n	800484c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	60fb      	str	r3, [r7, #12]
}
 8004836:	bf00      	nop
 8004838:	e7fe      	b.n	8004838 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004840:	f023 0301 	bic.w	r3, r3, #1
 8004844:	b2da      	uxtb	r2, r3
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	6978      	ldr	r0, [r7, #20]
 8004852:	4798      	blx	r3
}
 8004854:	bf00      	nop
 8004856:	3718      	adds	r7, #24
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	20001470 	.word	0x20001470

08004860 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004868:	f107 0308 	add.w	r3, r7, #8
 800486c:	4618      	mov	r0, r3
 800486e:	f000 f857 	bl	8004920 <prvGetNextExpireTime>
 8004872:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4619      	mov	r1, r3
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	f000 f803 	bl	8004884 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800487e:	f000 f8d5 	bl	8004a2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004882:	e7f1      	b.n	8004868 <prvTimerTask+0x8>

08004884 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800488e:	f7ff f8fb 	bl	8003a88 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004892:	f107 0308 	add.w	r3, r7, #8
 8004896:	4618      	mov	r0, r3
 8004898:	f000 f866 	bl	8004968 <prvSampleTimeNow>
 800489c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d130      	bne.n	8004906 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10a      	bne.n	80048c0 <prvProcessTimerOrBlockTask+0x3c>
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d806      	bhi.n	80048c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80048b2:	f7ff f8f7 	bl	8003aa4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80048b6:	68f9      	ldr	r1, [r7, #12]
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f7ff ff85 	bl	80047c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80048be:	e024      	b.n	800490a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d008      	beq.n	80048d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80048c6:	4b13      	ldr	r3, [pc, #76]	; (8004914 <prvProcessTimerOrBlockTask+0x90>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <prvProcessTimerOrBlockTask+0x50>
 80048d0:	2301      	movs	r3, #1
 80048d2:	e000      	b.n	80048d6 <prvProcessTimerOrBlockTask+0x52>
 80048d4:	2300      	movs	r3, #0
 80048d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80048d8:	4b0f      	ldr	r3, [pc, #60]	; (8004918 <prvProcessTimerOrBlockTask+0x94>)
 80048da:	6818      	ldr	r0, [r3, #0]
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	4619      	mov	r1, r3
 80048e6:	f7fe fe5f 	bl	80035a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80048ea:	f7ff f8db 	bl	8003aa4 <xTaskResumeAll>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10a      	bne.n	800490a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80048f4:	4b09      	ldr	r3, [pc, #36]	; (800491c <prvProcessTimerOrBlockTask+0x98>)
 80048f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	f3bf 8f6f 	isb	sy
}
 8004904:	e001      	b.n	800490a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004906:	f7ff f8cd 	bl	8003aa4 <xTaskResumeAll>
}
 800490a:	bf00      	nop
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20001474 	.word	0x20001474
 8004918:	20001478 	.word	0x20001478
 800491c:	e000ed04 	.word	0xe000ed04

08004920 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004928:	4b0e      	ldr	r3, [pc, #56]	; (8004964 <prvGetNextExpireTime+0x44>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <prvGetNextExpireTime+0x16>
 8004932:	2201      	movs	r2, #1
 8004934:	e000      	b.n	8004938 <prvGetNextExpireTime+0x18>
 8004936:	2200      	movs	r2, #0
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d105      	bne.n	8004950 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004944:	4b07      	ldr	r3, [pc, #28]	; (8004964 <prvGetNextExpireTime+0x44>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	e001      	b.n	8004954 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004950:	2300      	movs	r3, #0
 8004952:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004954:	68fb      	ldr	r3, [r7, #12]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	20001470 	.word	0x20001470

08004968 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004970:	f7ff f936 	bl	8003be0 <xTaskGetTickCount>
 8004974:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004976:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <prvSampleTimeNow+0x3c>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	429a      	cmp	r2, r3
 800497e:	d205      	bcs.n	800498c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004980:	f000 f936 	bl	8004bf0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	e002      	b.n	8004992 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004992:	4a04      	ldr	r2, [pc, #16]	; (80049a4 <prvSampleTimeNow+0x3c>)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004998:	68fb      	ldr	r3, [r7, #12]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20001480 	.word	0x20001480

080049a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
 80049b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80049b6:	2300      	movs	r3, #0
 80049b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d812      	bhi.n	80049f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	1ad2      	subs	r2, r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d302      	bcc.n	80049e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80049dc:	2301      	movs	r3, #1
 80049de:	617b      	str	r3, [r7, #20]
 80049e0:	e01b      	b.n	8004a1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80049e2:	4b10      	ldr	r3, [pc, #64]	; (8004a24 <prvInsertTimerInActiveList+0x7c>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	3304      	adds	r3, #4
 80049ea:	4619      	mov	r1, r3
 80049ec:	4610      	mov	r0, r2
 80049ee:	f7fe f8c0 	bl	8002b72 <vListInsert>
 80049f2:	e012      	b.n	8004a1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d206      	bcs.n	8004a0a <prvInsertTimerInActiveList+0x62>
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d302      	bcc.n	8004a0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004a04:	2301      	movs	r3, #1
 8004a06:	617b      	str	r3, [r7, #20]
 8004a08:	e007      	b.n	8004a1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a0a:	4b07      	ldr	r3, [pc, #28]	; (8004a28 <prvInsertTimerInActiveList+0x80>)
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	3304      	adds	r3, #4
 8004a12:	4619      	mov	r1, r3
 8004a14:	4610      	mov	r0, r2
 8004a16:	f7fe f8ac 	bl	8002b72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004a1a:	697b      	ldr	r3, [r7, #20]
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3718      	adds	r7, #24
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	20001474 	.word	0x20001474
 8004a28:	20001470 	.word	0x20001470

08004a2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b08e      	sub	sp, #56	; 0x38
 8004a30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a32:	e0ca      	b.n	8004bca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	da18      	bge.n	8004a6c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004a3a:	1d3b      	adds	r3, r7, #4
 8004a3c:	3304      	adds	r3, #4
 8004a3e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d10a      	bne.n	8004a5c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a4a:	f383 8811 	msr	BASEPRI, r3
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	f3bf 8f4f 	dsb	sy
 8004a56:	61fb      	str	r3, [r7, #28]
}
 8004a58:	bf00      	nop
 8004a5a:	e7fe      	b.n	8004a5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a62:	6850      	ldr	r0, [r2, #4]
 8004a64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a66:	6892      	ldr	r2, [r2, #8]
 8004a68:	4611      	mov	r1, r2
 8004a6a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f2c0 80aa 	blt.w	8004bc8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d004      	beq.n	8004a8a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a82:	3304      	adds	r3, #4
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7fe f8ad 	bl	8002be4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a8a:	463b      	mov	r3, r7
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff ff6b 	bl	8004968 <prvSampleTimeNow>
 8004a92:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b09      	cmp	r3, #9
 8004a98:	f200 8097 	bhi.w	8004bca <prvProcessReceivedCommands+0x19e>
 8004a9c:	a201      	add	r2, pc, #4	; (adr r2, 8004aa4 <prvProcessReceivedCommands+0x78>)
 8004a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa2:	bf00      	nop
 8004aa4:	08004acd 	.word	0x08004acd
 8004aa8:	08004acd 	.word	0x08004acd
 8004aac:	08004acd 	.word	0x08004acd
 8004ab0:	08004b41 	.word	0x08004b41
 8004ab4:	08004b55 	.word	0x08004b55
 8004ab8:	08004b9f 	.word	0x08004b9f
 8004abc:	08004acd 	.word	0x08004acd
 8004ac0:	08004acd 	.word	0x08004acd
 8004ac4:	08004b41 	.word	0x08004b41
 8004ac8:	08004b55 	.word	0x08004b55
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ace:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ad2:	f043 0301 	orr.w	r3, r3, #1
 8004ad6:	b2da      	uxtb	r2, r3
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004ade:	68ba      	ldr	r2, [r7, #8]
 8004ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	18d1      	adds	r1, r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004aec:	f7ff ff5c 	bl	80049a8 <prvInsertTimerInActiveList>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d069      	beq.n	8004bca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004afc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b04:	f003 0304 	and.w	r3, r3, #4
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d05e      	beq.n	8004bca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	441a      	add	r2, r3
 8004b14:	2300      	movs	r3, #0
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	2300      	movs	r3, #0
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b1e:	f7ff fe05 	bl	800472c <xTimerGenericCommand>
 8004b22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004b24:	6a3b      	ldr	r3, [r7, #32]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d14f      	bne.n	8004bca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	61bb      	str	r3, [r7, #24]
}
 8004b3c:	bf00      	nop
 8004b3e:	e7fe      	b.n	8004b3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b46:	f023 0301 	bic.w	r3, r3, #1
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004b52:	e03a      	b.n	8004bca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10a      	bne.n	8004b8a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b78:	f383 8811 	msr	BASEPRI, r3
 8004b7c:	f3bf 8f6f 	isb	sy
 8004b80:	f3bf 8f4f 	dsb	sy
 8004b84:	617b      	str	r3, [r7, #20]
}
 8004b86:	bf00      	nop
 8004b88:	e7fe      	b.n	8004b88 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8c:	699a      	ldr	r2, [r3, #24]
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	18d1      	adds	r1, r2, r3
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b98:	f7ff ff06 	bl	80049a8 <prvInsertTimerInActiveList>
					break;
 8004b9c:	e015      	b.n	8004bca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d103      	bne.n	8004bb4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004bac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bae:	f000 fbdf 	bl	8005370 <vPortFree>
 8004bb2:	e00a      	b.n	8004bca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bba:	f023 0301 	bic.w	r3, r3, #1
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004bc6:	e000      	b.n	8004bca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004bc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004bca:	4b08      	ldr	r3, [pc, #32]	; (8004bec <prvProcessReceivedCommands+0x1c0>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	1d39      	adds	r1, r7, #4
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f7fe face 	bl	8003174 <xQueueReceive>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f47f af2a 	bne.w	8004a34 <prvProcessReceivedCommands+0x8>
	}
}
 8004be0:	bf00      	nop
 8004be2:	bf00      	nop
 8004be4:	3730      	adds	r7, #48	; 0x30
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20001478 	.word	0x20001478

08004bf0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b088      	sub	sp, #32
 8004bf4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004bf6:	e048      	b.n	8004c8a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004bf8:	4b2d      	ldr	r3, [pc, #180]	; (8004cb0 <prvSwitchTimerLists+0xc0>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c02:	4b2b      	ldr	r3, [pc, #172]	; (8004cb0 <prvSwitchTimerLists+0xc0>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	3304      	adds	r3, #4
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fd ffe7 	bl	8002be4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d02e      	beq.n	8004c8a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	4413      	add	r3, r2
 8004c34:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d90e      	bls.n	8004c5c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c4a:	4b19      	ldr	r3, [pc, #100]	; (8004cb0 <prvSwitchTimerLists+0xc0>)
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	3304      	adds	r3, #4
 8004c52:	4619      	mov	r1, r3
 8004c54:	4610      	mov	r0, r2
 8004c56:	f7fd ff8c 	bl	8002b72 <vListInsert>
 8004c5a:	e016      	b.n	8004c8a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	9300      	str	r3, [sp, #0]
 8004c60:	2300      	movs	r3, #0
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	2100      	movs	r1, #0
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f7ff fd60 	bl	800472c <xTimerGenericCommand>
 8004c6c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10a      	bne.n	8004c8a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c78:	f383 8811 	msr	BASEPRI, r3
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	f3bf 8f4f 	dsb	sy
 8004c84:	603b      	str	r3, [r7, #0]
}
 8004c86:	bf00      	nop
 8004c88:	e7fe      	b.n	8004c88 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c8a:	4b09      	ldr	r3, [pc, #36]	; (8004cb0 <prvSwitchTimerLists+0xc0>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1b1      	bne.n	8004bf8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004c94:	4b06      	ldr	r3, [pc, #24]	; (8004cb0 <prvSwitchTimerLists+0xc0>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004c9a:	4b06      	ldr	r3, [pc, #24]	; (8004cb4 <prvSwitchTimerLists+0xc4>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a04      	ldr	r2, [pc, #16]	; (8004cb0 <prvSwitchTimerLists+0xc0>)
 8004ca0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004ca2:	4a04      	ldr	r2, [pc, #16]	; (8004cb4 <prvSwitchTimerLists+0xc4>)
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	6013      	str	r3, [r2, #0]
}
 8004ca8:	bf00      	nop
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	20001470 	.word	0x20001470
 8004cb4:	20001474 	.word	0x20001474

08004cb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004cbe:	f000 f969 	bl	8004f94 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004cc2:	4b15      	ldr	r3, [pc, #84]	; (8004d18 <prvCheckForValidListAndQueue+0x60>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d120      	bne.n	8004d0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004cca:	4814      	ldr	r0, [pc, #80]	; (8004d1c <prvCheckForValidListAndQueue+0x64>)
 8004ccc:	f7fd ff00 	bl	8002ad0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004cd0:	4813      	ldr	r0, [pc, #76]	; (8004d20 <prvCheckForValidListAndQueue+0x68>)
 8004cd2:	f7fd fefd 	bl	8002ad0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004cd6:	4b13      	ldr	r3, [pc, #76]	; (8004d24 <prvCheckForValidListAndQueue+0x6c>)
 8004cd8:	4a10      	ldr	r2, [pc, #64]	; (8004d1c <prvCheckForValidListAndQueue+0x64>)
 8004cda:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004cdc:	4b12      	ldr	r3, [pc, #72]	; (8004d28 <prvCheckForValidListAndQueue+0x70>)
 8004cde:	4a10      	ldr	r2, [pc, #64]	; (8004d20 <prvCheckForValidListAndQueue+0x68>)
 8004ce0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	4b11      	ldr	r3, [pc, #68]	; (8004d2c <prvCheckForValidListAndQueue+0x74>)
 8004ce8:	4a11      	ldr	r2, [pc, #68]	; (8004d30 <prvCheckForValidListAndQueue+0x78>)
 8004cea:	2110      	movs	r1, #16
 8004cec:	200a      	movs	r0, #10
 8004cee:	f7fe f80b 	bl	8002d08 <xQueueGenericCreateStatic>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	4a08      	ldr	r2, [pc, #32]	; (8004d18 <prvCheckForValidListAndQueue+0x60>)
 8004cf6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004cf8:	4b07      	ldr	r3, [pc, #28]	; (8004d18 <prvCheckForValidListAndQueue+0x60>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d005      	beq.n	8004d0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d00:	4b05      	ldr	r3, [pc, #20]	; (8004d18 <prvCheckForValidListAndQueue+0x60>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	490b      	ldr	r1, [pc, #44]	; (8004d34 <prvCheckForValidListAndQueue+0x7c>)
 8004d06:	4618      	mov	r0, r3
 8004d08:	f7fe fc24 	bl	8003554 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d0c:	f000 f972 	bl	8004ff4 <vPortExitCritical>
}
 8004d10:	bf00      	nop
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	20001478 	.word	0x20001478
 8004d1c:	20001448 	.word	0x20001448
 8004d20:	2000145c 	.word	0x2000145c
 8004d24:	20001470 	.word	0x20001470
 8004d28:	20001474 	.word	0x20001474
 8004d2c:	20001524 	.word	0x20001524
 8004d30:	20001484 	.word	0x20001484
 8004d34:	0800b104 	.word	0x0800b104

08004d38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	3b04      	subs	r3, #4
 8004d48:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004d50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	3b04      	subs	r3, #4
 8004d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	f023 0201 	bic.w	r2, r3, #1
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	3b04      	subs	r3, #4
 8004d66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d68:	4a0c      	ldr	r2, [pc, #48]	; (8004d9c <pxPortInitialiseStack+0x64>)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	3b14      	subs	r3, #20
 8004d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	3b04      	subs	r3, #4
 8004d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f06f 0202 	mvn.w	r2, #2
 8004d86:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	3b20      	subs	r3, #32
 8004d8c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr
 8004d9c:	08004da1 	.word	0x08004da1

08004da0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004daa:	4b12      	ldr	r3, [pc, #72]	; (8004df4 <prvTaskExitError+0x54>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004db2:	d00a      	beq.n	8004dca <prvTaskExitError+0x2a>
	__asm volatile
 8004db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db8:	f383 8811 	msr	BASEPRI, r3
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	60fb      	str	r3, [r7, #12]
}
 8004dc6:	bf00      	nop
 8004dc8:	e7fe      	b.n	8004dc8 <prvTaskExitError+0x28>
	__asm volatile
 8004dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dce:	f383 8811 	msr	BASEPRI, r3
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	f3bf 8f4f 	dsb	sy
 8004dda:	60bb      	str	r3, [r7, #8]
}
 8004ddc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004dde:	bf00      	nop
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0fc      	beq.n	8004de0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004de6:	bf00      	nop
 8004de8:	bf00      	nop
 8004dea:	3714      	adds	r7, #20
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr
 8004df4:	2000000c 	.word	0x2000000c
	...

08004e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e00:	4b07      	ldr	r3, [pc, #28]	; (8004e20 <pxCurrentTCBConst2>)
 8004e02:	6819      	ldr	r1, [r3, #0]
 8004e04:	6808      	ldr	r0, [r1, #0]
 8004e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e0a:	f380 8809 	msr	PSP, r0
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f04f 0000 	mov.w	r0, #0
 8004e16:	f380 8811 	msr	BASEPRI, r0
 8004e1a:	4770      	bx	lr
 8004e1c:	f3af 8000 	nop.w

08004e20 <pxCurrentTCBConst2>:
 8004e20:	20000f48 	.word	0x20000f48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e24:	bf00      	nop
 8004e26:	bf00      	nop

08004e28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004e28:	4808      	ldr	r0, [pc, #32]	; (8004e4c <prvPortStartFirstTask+0x24>)
 8004e2a:	6800      	ldr	r0, [r0, #0]
 8004e2c:	6800      	ldr	r0, [r0, #0]
 8004e2e:	f380 8808 	msr	MSP, r0
 8004e32:	f04f 0000 	mov.w	r0, #0
 8004e36:	f380 8814 	msr	CONTROL, r0
 8004e3a:	b662      	cpsie	i
 8004e3c:	b661      	cpsie	f
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	df00      	svc	0
 8004e48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004e4a:	bf00      	nop
 8004e4c:	e000ed08 	.word	0xe000ed08

08004e50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e56:	4b46      	ldr	r3, [pc, #280]	; (8004f70 <xPortStartScheduler+0x120>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a46      	ldr	r2, [pc, #280]	; (8004f74 <xPortStartScheduler+0x124>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d10a      	bne.n	8004e76 <xPortStartScheduler+0x26>
	__asm volatile
 8004e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e64:	f383 8811 	msr	BASEPRI, r3
 8004e68:	f3bf 8f6f 	isb	sy
 8004e6c:	f3bf 8f4f 	dsb	sy
 8004e70:	613b      	str	r3, [r7, #16]
}
 8004e72:	bf00      	nop
 8004e74:	e7fe      	b.n	8004e74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e76:	4b3e      	ldr	r3, [pc, #248]	; (8004f70 <xPortStartScheduler+0x120>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a3f      	ldr	r2, [pc, #252]	; (8004f78 <xPortStartScheduler+0x128>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d10a      	bne.n	8004e96 <xPortStartScheduler+0x46>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	60fb      	str	r3, [r7, #12]
}
 8004e92:	bf00      	nop
 8004e94:	e7fe      	b.n	8004e94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e96:	4b39      	ldr	r3, [pc, #228]	; (8004f7c <xPortStartScheduler+0x12c>)
 8004e98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	22ff      	movs	r2, #255	; 0xff
 8004ea6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	4b31      	ldr	r3, [pc, #196]	; (8004f80 <xPortStartScheduler+0x130>)
 8004ebc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ebe:	4b31      	ldr	r3, [pc, #196]	; (8004f84 <xPortStartScheduler+0x134>)
 8004ec0:	2207      	movs	r2, #7
 8004ec2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ec4:	e009      	b.n	8004eda <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004ec6:	4b2f      	ldr	r3, [pc, #188]	; (8004f84 <xPortStartScheduler+0x134>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	4a2d      	ldr	r2, [pc, #180]	; (8004f84 <xPortStartScheduler+0x134>)
 8004ece:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ed0:	78fb      	ldrb	r3, [r7, #3]
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004eda:	78fb      	ldrb	r3, [r7, #3]
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ee2:	2b80      	cmp	r3, #128	; 0x80
 8004ee4:	d0ef      	beq.n	8004ec6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004ee6:	4b27      	ldr	r3, [pc, #156]	; (8004f84 <xPortStartScheduler+0x134>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f1c3 0307 	rsb	r3, r3, #7
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d00a      	beq.n	8004f08 <xPortStartScheduler+0xb8>
	__asm volatile
 8004ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	60bb      	str	r3, [r7, #8]
}
 8004f04:	bf00      	nop
 8004f06:	e7fe      	b.n	8004f06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f08:	4b1e      	ldr	r3, [pc, #120]	; (8004f84 <xPortStartScheduler+0x134>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	021b      	lsls	r3, r3, #8
 8004f0e:	4a1d      	ldr	r2, [pc, #116]	; (8004f84 <xPortStartScheduler+0x134>)
 8004f10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f12:	4b1c      	ldr	r3, [pc, #112]	; (8004f84 <xPortStartScheduler+0x134>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004f1a:	4a1a      	ldr	r2, [pc, #104]	; (8004f84 <xPortStartScheduler+0x134>)
 8004f1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	b2da      	uxtb	r2, r3
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f26:	4b18      	ldr	r3, [pc, #96]	; (8004f88 <xPortStartScheduler+0x138>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a17      	ldr	r2, [pc, #92]	; (8004f88 <xPortStartScheduler+0x138>)
 8004f2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004f32:	4b15      	ldr	r3, [pc, #84]	; (8004f88 <xPortStartScheduler+0x138>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a14      	ldr	r2, [pc, #80]	; (8004f88 <xPortStartScheduler+0x138>)
 8004f38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004f3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004f3e:	f000 f8dd 	bl	80050fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f42:	4b12      	ldr	r3, [pc, #72]	; (8004f8c <xPortStartScheduler+0x13c>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004f48:	f000 f8fc 	bl	8005144 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f4c:	4b10      	ldr	r3, [pc, #64]	; (8004f90 <xPortStartScheduler+0x140>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a0f      	ldr	r2, [pc, #60]	; (8004f90 <xPortStartScheduler+0x140>)
 8004f52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004f56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f58:	f7ff ff66 	bl	8004e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f5c:	f7fe ff1c 	bl	8003d98 <vTaskSwitchContext>
	prvTaskExitError();
 8004f60:	f7ff ff1e 	bl	8004da0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	e000ed00 	.word	0xe000ed00
 8004f74:	410fc271 	.word	0x410fc271
 8004f78:	410fc270 	.word	0x410fc270
 8004f7c:	e000e400 	.word	0xe000e400
 8004f80:	20001574 	.word	0x20001574
 8004f84:	20001578 	.word	0x20001578
 8004f88:	e000ed20 	.word	0xe000ed20
 8004f8c:	2000000c 	.word	0x2000000c
 8004f90:	e000ef34 	.word	0xe000ef34

08004f94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
	__asm volatile
 8004f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f9e:	f383 8811 	msr	BASEPRI, r3
 8004fa2:	f3bf 8f6f 	isb	sy
 8004fa6:	f3bf 8f4f 	dsb	sy
 8004faa:	607b      	str	r3, [r7, #4]
}
 8004fac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004fae:	4b0f      	ldr	r3, [pc, #60]	; (8004fec <vPortEnterCritical+0x58>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	4a0d      	ldr	r2, [pc, #52]	; (8004fec <vPortEnterCritical+0x58>)
 8004fb6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004fb8:	4b0c      	ldr	r3, [pc, #48]	; (8004fec <vPortEnterCritical+0x58>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d10f      	bne.n	8004fe0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004fc0:	4b0b      	ldr	r3, [pc, #44]	; (8004ff0 <vPortEnterCritical+0x5c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fce:	f383 8811 	msr	BASEPRI, r3
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	f3bf 8f4f 	dsb	sy
 8004fda:	603b      	str	r3, [r7, #0]
}
 8004fdc:	bf00      	nop
 8004fde:	e7fe      	b.n	8004fde <vPortEnterCritical+0x4a>
	}
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	2000000c 	.word	0x2000000c
 8004ff0:	e000ed04 	.word	0xe000ed04

08004ff4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004ffa:	4b12      	ldr	r3, [pc, #72]	; (8005044 <vPortExitCritical+0x50>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10a      	bne.n	8005018 <vPortExitCritical+0x24>
	__asm volatile
 8005002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005006:	f383 8811 	msr	BASEPRI, r3
 800500a:	f3bf 8f6f 	isb	sy
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	607b      	str	r3, [r7, #4]
}
 8005014:	bf00      	nop
 8005016:	e7fe      	b.n	8005016 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005018:	4b0a      	ldr	r3, [pc, #40]	; (8005044 <vPortExitCritical+0x50>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3b01      	subs	r3, #1
 800501e:	4a09      	ldr	r2, [pc, #36]	; (8005044 <vPortExitCritical+0x50>)
 8005020:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005022:	4b08      	ldr	r3, [pc, #32]	; (8005044 <vPortExitCritical+0x50>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d105      	bne.n	8005036 <vPortExitCritical+0x42>
 800502a:	2300      	movs	r3, #0
 800502c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	f383 8811 	msr	BASEPRI, r3
}
 8005034:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005036:	bf00      	nop
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	2000000c 	.word	0x2000000c
	...

08005050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005050:	f3ef 8009 	mrs	r0, PSP
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	4b15      	ldr	r3, [pc, #84]	; (80050b0 <pxCurrentTCBConst>)
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	f01e 0f10 	tst.w	lr, #16
 8005060:	bf08      	it	eq
 8005062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800506a:	6010      	str	r0, [r2, #0]
 800506c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005070:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005074:	f380 8811 	msr	BASEPRI, r0
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f7fe fe8a 	bl	8003d98 <vTaskSwitchContext>
 8005084:	f04f 0000 	mov.w	r0, #0
 8005088:	f380 8811 	msr	BASEPRI, r0
 800508c:	bc09      	pop	{r0, r3}
 800508e:	6819      	ldr	r1, [r3, #0]
 8005090:	6808      	ldr	r0, [r1, #0]
 8005092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005096:	f01e 0f10 	tst.w	lr, #16
 800509a:	bf08      	it	eq
 800509c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80050a0:	f380 8809 	msr	PSP, r0
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	f3af 8000 	nop.w

080050b0 <pxCurrentTCBConst>:
 80050b0:	20000f48 	.word	0x20000f48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80050b4:	bf00      	nop
 80050b6:	bf00      	nop

080050b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
	__asm volatile
 80050be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	607b      	str	r3, [r7, #4]
}
 80050d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80050d2:	f7fe fda7 	bl	8003c24 <xTaskIncrementTick>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050dc:	4b06      	ldr	r3, [pc, #24]	; (80050f8 <xPortSysTickHandler+0x40>)
 80050de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	2300      	movs	r3, #0
 80050e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	f383 8811 	msr	BASEPRI, r3
}
 80050ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80050f0:	bf00      	nop
 80050f2:	3708      	adds	r7, #8
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	e000ed04 	.word	0xe000ed04

080050fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005100:	4b0b      	ldr	r3, [pc, #44]	; (8005130 <vPortSetupTimerInterrupt+0x34>)
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005106:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <vPortSetupTimerInterrupt+0x38>)
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800510c:	4b0a      	ldr	r3, [pc, #40]	; (8005138 <vPortSetupTimerInterrupt+0x3c>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a0a      	ldr	r2, [pc, #40]	; (800513c <vPortSetupTimerInterrupt+0x40>)
 8005112:	fba2 2303 	umull	r2, r3, r2, r3
 8005116:	099b      	lsrs	r3, r3, #6
 8005118:	4a09      	ldr	r2, [pc, #36]	; (8005140 <vPortSetupTimerInterrupt+0x44>)
 800511a:	3b01      	subs	r3, #1
 800511c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800511e:	4b04      	ldr	r3, [pc, #16]	; (8005130 <vPortSetupTimerInterrupt+0x34>)
 8005120:	2207      	movs	r2, #7
 8005122:	601a      	str	r2, [r3, #0]
}
 8005124:	bf00      	nop
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	e000e010 	.word	0xe000e010
 8005134:	e000e018 	.word	0xe000e018
 8005138:	20000018 	.word	0x20000018
 800513c:	10624dd3 	.word	0x10624dd3
 8005140:	e000e014 	.word	0xe000e014

08005144 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005144:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005154 <vPortEnableVFP+0x10>
 8005148:	6801      	ldr	r1, [r0, #0]
 800514a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800514e:	6001      	str	r1, [r0, #0]
 8005150:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005152:	bf00      	nop
 8005154:	e000ed88 	.word	0xe000ed88

08005158 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800515e:	f3ef 8305 	mrs	r3, IPSR
 8005162:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2b0f      	cmp	r3, #15
 8005168:	d914      	bls.n	8005194 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800516a:	4a17      	ldr	r2, [pc, #92]	; (80051c8 <vPortValidateInterruptPriority+0x70>)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	4413      	add	r3, r2
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005174:	4b15      	ldr	r3, [pc, #84]	; (80051cc <vPortValidateInterruptPriority+0x74>)
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	7afa      	ldrb	r2, [r7, #11]
 800517a:	429a      	cmp	r2, r3
 800517c:	d20a      	bcs.n	8005194 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	607b      	str	r3, [r7, #4]
}
 8005190:	bf00      	nop
 8005192:	e7fe      	b.n	8005192 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005194:	4b0e      	ldr	r3, [pc, #56]	; (80051d0 <vPortValidateInterruptPriority+0x78>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800519c:	4b0d      	ldr	r3, [pc, #52]	; (80051d4 <vPortValidateInterruptPriority+0x7c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d90a      	bls.n	80051ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80051a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a8:	f383 8811 	msr	BASEPRI, r3
 80051ac:	f3bf 8f6f 	isb	sy
 80051b0:	f3bf 8f4f 	dsb	sy
 80051b4:	603b      	str	r3, [r7, #0]
}
 80051b6:	bf00      	nop
 80051b8:	e7fe      	b.n	80051b8 <vPortValidateInterruptPriority+0x60>
	}
 80051ba:	bf00      	nop
 80051bc:	3714      	adds	r7, #20
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	e000e3f0 	.word	0xe000e3f0
 80051cc:	20001574 	.word	0x20001574
 80051d0:	e000ed0c 	.word	0xe000ed0c
 80051d4:	20001578 	.word	0x20001578

080051d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08a      	sub	sp, #40	; 0x28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80051e0:	2300      	movs	r3, #0
 80051e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80051e4:	f7fe fc50 	bl	8003a88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80051e8:	4b5b      	ldr	r3, [pc, #364]	; (8005358 <pvPortMalloc+0x180>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d101      	bne.n	80051f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80051f0:	f000 f920 	bl	8005434 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80051f4:	4b59      	ldr	r3, [pc, #356]	; (800535c <pvPortMalloc+0x184>)
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f040 8093 	bne.w	8005328 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d01d      	beq.n	8005244 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005208:	2208      	movs	r2, #8
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4413      	add	r3, r2
 800520e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	2b00      	cmp	r3, #0
 8005218:	d014      	beq.n	8005244 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f023 0307 	bic.w	r3, r3, #7
 8005220:	3308      	adds	r3, #8
 8005222:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f003 0307 	and.w	r3, r3, #7
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00a      	beq.n	8005244 <pvPortMalloc+0x6c>
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	617b      	str	r3, [r7, #20]
}
 8005240:	bf00      	nop
 8005242:	e7fe      	b.n	8005242 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d06e      	beq.n	8005328 <pvPortMalloc+0x150>
 800524a:	4b45      	ldr	r3, [pc, #276]	; (8005360 <pvPortMalloc+0x188>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	429a      	cmp	r2, r3
 8005252:	d869      	bhi.n	8005328 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005254:	4b43      	ldr	r3, [pc, #268]	; (8005364 <pvPortMalloc+0x18c>)
 8005256:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005258:	4b42      	ldr	r3, [pc, #264]	; (8005364 <pvPortMalloc+0x18c>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800525e:	e004      	b.n	800526a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005262:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800526a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	429a      	cmp	r2, r3
 8005272:	d903      	bls.n	800527c <pvPortMalloc+0xa4>
 8005274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f1      	bne.n	8005260 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800527c:	4b36      	ldr	r3, [pc, #216]	; (8005358 <pvPortMalloc+0x180>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005282:	429a      	cmp	r2, r3
 8005284:	d050      	beq.n	8005328 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2208      	movs	r2, #8
 800528c:	4413      	add	r3, r2
 800528e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	1ad2      	subs	r2, r2, r3
 80052a0:	2308      	movs	r3, #8
 80052a2:	005b      	lsls	r3, r3, #1
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d91f      	bls.n	80052e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80052a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4413      	add	r3, r2
 80052ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	f003 0307 	and.w	r3, r3, #7
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00a      	beq.n	80052d0 <pvPortMalloc+0xf8>
	__asm volatile
 80052ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052be:	f383 8811 	msr	BASEPRI, r3
 80052c2:	f3bf 8f6f 	isb	sy
 80052c6:	f3bf 8f4f 	dsb	sy
 80052ca:	613b      	str	r3, [r7, #16]
}
 80052cc:	bf00      	nop
 80052ce:	e7fe      	b.n	80052ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80052d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	1ad2      	subs	r2, r2, r3
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80052dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80052e2:	69b8      	ldr	r0, [r7, #24]
 80052e4:	f000 f908 	bl	80054f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80052e8:	4b1d      	ldr	r3, [pc, #116]	; (8005360 <pvPortMalloc+0x188>)
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	4a1b      	ldr	r2, [pc, #108]	; (8005360 <pvPortMalloc+0x188>)
 80052f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80052f6:	4b1a      	ldr	r3, [pc, #104]	; (8005360 <pvPortMalloc+0x188>)
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	4b1b      	ldr	r3, [pc, #108]	; (8005368 <pvPortMalloc+0x190>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d203      	bcs.n	800530a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005302:	4b17      	ldr	r3, [pc, #92]	; (8005360 <pvPortMalloc+0x188>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a18      	ldr	r2, [pc, #96]	; (8005368 <pvPortMalloc+0x190>)
 8005308:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	4b13      	ldr	r3, [pc, #76]	; (800535c <pvPortMalloc+0x184>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	431a      	orrs	r2, r3
 8005314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005316:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800531e:	4b13      	ldr	r3, [pc, #76]	; (800536c <pvPortMalloc+0x194>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3301      	adds	r3, #1
 8005324:	4a11      	ldr	r2, [pc, #68]	; (800536c <pvPortMalloc+0x194>)
 8005326:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005328:	f7fe fbbc 	bl	8003aa4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	f003 0307 	and.w	r3, r3, #7
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00a      	beq.n	800534c <pvPortMalloc+0x174>
	__asm volatile
 8005336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	60fb      	str	r3, [r7, #12]
}
 8005348:	bf00      	nop
 800534a:	e7fe      	b.n	800534a <pvPortMalloc+0x172>
	return pvReturn;
 800534c:	69fb      	ldr	r3, [r7, #28]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3728      	adds	r7, #40	; 0x28
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	2000213c 	.word	0x2000213c
 800535c:	20002150 	.word	0x20002150
 8005360:	20002140 	.word	0x20002140
 8005364:	20002134 	.word	0x20002134
 8005368:	20002144 	.word	0x20002144
 800536c:	20002148 	.word	0x20002148

08005370 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d04d      	beq.n	800541e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005382:	2308      	movs	r3, #8
 8005384:	425b      	negs	r3, r3
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	4413      	add	r3, r2
 800538a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	4b24      	ldr	r3, [pc, #144]	; (8005428 <vPortFree+0xb8>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4013      	ands	r3, r2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10a      	bne.n	80053b4 <vPortFree+0x44>
	__asm volatile
 800539e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a2:	f383 8811 	msr	BASEPRI, r3
 80053a6:	f3bf 8f6f 	isb	sy
 80053aa:	f3bf 8f4f 	dsb	sy
 80053ae:	60fb      	str	r3, [r7, #12]
}
 80053b0:	bf00      	nop
 80053b2:	e7fe      	b.n	80053b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00a      	beq.n	80053d2 <vPortFree+0x62>
	__asm volatile
 80053bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c0:	f383 8811 	msr	BASEPRI, r3
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	60bb      	str	r3, [r7, #8]
}
 80053ce:	bf00      	nop
 80053d0:	e7fe      	b.n	80053d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	4b14      	ldr	r3, [pc, #80]	; (8005428 <vPortFree+0xb8>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4013      	ands	r3, r2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d01e      	beq.n	800541e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d11a      	bne.n	800541e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	4b0e      	ldr	r3, [pc, #56]	; (8005428 <vPortFree+0xb8>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	43db      	mvns	r3, r3
 80053f2:	401a      	ands	r2, r3
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80053f8:	f7fe fb46 	bl	8003a88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	4b0a      	ldr	r3, [pc, #40]	; (800542c <vPortFree+0xbc>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4413      	add	r3, r2
 8005406:	4a09      	ldr	r2, [pc, #36]	; (800542c <vPortFree+0xbc>)
 8005408:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800540a:	6938      	ldr	r0, [r7, #16]
 800540c:	f000 f874 	bl	80054f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005410:	4b07      	ldr	r3, [pc, #28]	; (8005430 <vPortFree+0xc0>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3301      	adds	r3, #1
 8005416:	4a06      	ldr	r2, [pc, #24]	; (8005430 <vPortFree+0xc0>)
 8005418:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800541a:	f7fe fb43 	bl	8003aa4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800541e:	bf00      	nop
 8005420:	3718      	adds	r7, #24
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	20002150 	.word	0x20002150
 800542c:	20002140 	.word	0x20002140
 8005430:	2000214c 	.word	0x2000214c

08005434 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800543a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800543e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005440:	4b27      	ldr	r3, [pc, #156]	; (80054e0 <prvHeapInit+0xac>)
 8005442:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f003 0307 	and.w	r3, r3, #7
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00c      	beq.n	8005468 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	3307      	adds	r3, #7
 8005452:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f023 0307 	bic.w	r3, r3, #7
 800545a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	4a1f      	ldr	r2, [pc, #124]	; (80054e0 <prvHeapInit+0xac>)
 8005464:	4413      	add	r3, r2
 8005466:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800546c:	4a1d      	ldr	r2, [pc, #116]	; (80054e4 <prvHeapInit+0xb0>)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005472:	4b1c      	ldr	r3, [pc, #112]	; (80054e4 <prvHeapInit+0xb0>)
 8005474:	2200      	movs	r2, #0
 8005476:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	68ba      	ldr	r2, [r7, #8]
 800547c:	4413      	add	r3, r2
 800547e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005480:	2208      	movs	r2, #8
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	1a9b      	subs	r3, r3, r2
 8005486:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f023 0307 	bic.w	r3, r3, #7
 800548e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	4a15      	ldr	r2, [pc, #84]	; (80054e8 <prvHeapInit+0xb4>)
 8005494:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005496:	4b14      	ldr	r3, [pc, #80]	; (80054e8 <prvHeapInit+0xb4>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2200      	movs	r2, #0
 800549c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800549e:	4b12      	ldr	r3, [pc, #72]	; (80054e8 <prvHeapInit+0xb4>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2200      	movs	r2, #0
 80054a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	1ad2      	subs	r2, r2, r3
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80054b4:	4b0c      	ldr	r3, [pc, #48]	; (80054e8 <prvHeapInit+0xb4>)
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	4a0a      	ldr	r2, [pc, #40]	; (80054ec <prvHeapInit+0xb8>)
 80054c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	4a09      	ldr	r2, [pc, #36]	; (80054f0 <prvHeapInit+0xbc>)
 80054ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80054cc:	4b09      	ldr	r3, [pc, #36]	; (80054f4 <prvHeapInit+0xc0>)
 80054ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80054d2:	601a      	str	r2, [r3, #0]
}
 80054d4:	bf00      	nop
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	2000157c 	.word	0x2000157c
 80054e4:	20002134 	.word	0x20002134
 80054e8:	2000213c 	.word	0x2000213c
 80054ec:	20002144 	.word	0x20002144
 80054f0:	20002140 	.word	0x20002140
 80054f4:	20002150 	.word	0x20002150

080054f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005500:	4b28      	ldr	r3, [pc, #160]	; (80055a4 <prvInsertBlockIntoFreeList+0xac>)
 8005502:	60fb      	str	r3, [r7, #12]
 8005504:	e002      	b.n	800550c <prvInsertBlockIntoFreeList+0x14>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	429a      	cmp	r2, r3
 8005514:	d8f7      	bhi.n	8005506 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	4413      	add	r3, r2
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	429a      	cmp	r2, r3
 8005526:	d108      	bne.n	800553a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	685a      	ldr	r2, [r3, #4]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	441a      	add	r2, r3
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	441a      	add	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	429a      	cmp	r2, r3
 800554c:	d118      	bne.n	8005580 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	4b15      	ldr	r3, [pc, #84]	; (80055a8 <prvInsertBlockIntoFreeList+0xb0>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	429a      	cmp	r2, r3
 8005558:	d00d      	beq.n	8005576 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	441a      	add	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	601a      	str	r2, [r3, #0]
 8005574:	e008      	b.n	8005588 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005576:	4b0c      	ldr	r3, [pc, #48]	; (80055a8 <prvInsertBlockIntoFreeList+0xb0>)
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	e003      	b.n	8005588 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	429a      	cmp	r2, r3
 800558e:	d002      	beq.n	8005596 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005596:	bf00      	nop
 8005598:	3714      	adds	r7, #20
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	20002134 	.word	0x20002134
 80055a8:	2000213c 	.word	0x2000213c

080055ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80055b6:	2003      	movs	r0, #3
 80055b8:	f000 f970 	bl	800589c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80055bc:	2000      	movs	r0, #0
 80055be:	f000 f80d 	bl	80055dc <HAL_InitTick>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d002      	beq.n	80055ce <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	71fb      	strb	r3, [r7, #7]
 80055cc:	e001      	b.n	80055d2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80055ce:	f004 f885 	bl	80096dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80055d2:	79fb      	ldrb	r3, [r7, #7]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80055e4:	2300      	movs	r3, #0
 80055e6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80055e8:	4b17      	ldr	r3, [pc, #92]	; (8005648 <HAL_InitTick+0x6c>)
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d023      	beq.n	8005638 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80055f0:	4b16      	ldr	r3, [pc, #88]	; (800564c <HAL_InitTick+0x70>)
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	4b14      	ldr	r3, [pc, #80]	; (8005648 <HAL_InitTick+0x6c>)
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	4619      	mov	r1, r3
 80055fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8005602:	fbb2 f3f3 	udiv	r3, r2, r3
 8005606:	4618      	mov	r0, r3
 8005608:	f000 f98b 	bl	8005922 <HAL_SYSTICK_Config>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10f      	bne.n	8005632 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b0f      	cmp	r3, #15
 8005616:	d809      	bhi.n	800562c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005618:	2200      	movs	r2, #0
 800561a:	6879      	ldr	r1, [r7, #4]
 800561c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005620:	f000 f947 	bl	80058b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005624:	4a0a      	ldr	r2, [pc, #40]	; (8005650 <HAL_InitTick+0x74>)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6013      	str	r3, [r2, #0]
 800562a:	e007      	b.n	800563c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	73fb      	strb	r3, [r7, #15]
 8005630:	e004      	b.n	800563c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	73fb      	strb	r3, [r7, #15]
 8005636:	e001      	b.n	800563c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800563c:	7bfb      	ldrb	r3, [r7, #15]
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	20000014 	.word	0x20000014
 800564c:	20000018 	.word	0x20000018
 8005650:	20000010 	.word	0x20000010

08005654 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
  return uwTick;
 8005658:	4b03      	ldr	r3, [pc, #12]	; (8005668 <HAL_GetTick+0x14>)
 800565a:	681b      	ldr	r3, [r3, #0]
}
 800565c:	4618      	mov	r0, r3
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	20002154 	.word	0x20002154

0800566c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005674:	f7ff ffee 	bl	8005654 <HAL_GetTick>
 8005678:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005684:	d005      	beq.n	8005692 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005686:	4b0a      	ldr	r3, [pc, #40]	; (80056b0 <HAL_Delay+0x44>)
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	461a      	mov	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	4413      	add	r3, r2
 8005690:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005692:	bf00      	nop
 8005694:	f7ff ffde 	bl	8005654 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d8f7      	bhi.n	8005694 <HAL_Delay+0x28>
  {
  }
}
 80056a4:	bf00      	nop
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	20000014 	.word	0x20000014

080056b4 <__NVIC_SetPriorityGrouping>:
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f003 0307 	and.w	r3, r3, #7
 80056c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056c4:	4b0c      	ldr	r3, [pc, #48]	; (80056f8 <__NVIC_SetPriorityGrouping+0x44>)
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80056d0:	4013      	ands	r3, r2
 80056d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80056e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056e6:	4a04      	ldr	r2, [pc, #16]	; (80056f8 <__NVIC_SetPriorityGrouping+0x44>)
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	60d3      	str	r3, [r2, #12]
}
 80056ec:	bf00      	nop
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	e000ed00 	.word	0xe000ed00

080056fc <__NVIC_GetPriorityGrouping>:
{
 80056fc:	b480      	push	{r7}
 80056fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005700:	4b04      	ldr	r3, [pc, #16]	; (8005714 <__NVIC_GetPriorityGrouping+0x18>)
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	0a1b      	lsrs	r3, r3, #8
 8005706:	f003 0307 	and.w	r3, r3, #7
}
 800570a:	4618      	mov	r0, r3
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr
 8005714:	e000ed00 	.word	0xe000ed00

08005718 <__NVIC_EnableIRQ>:
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	4603      	mov	r3, r0
 8005720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005726:	2b00      	cmp	r3, #0
 8005728:	db0b      	blt.n	8005742 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800572a:	79fb      	ldrb	r3, [r7, #7]
 800572c:	f003 021f 	and.w	r2, r3, #31
 8005730:	4907      	ldr	r1, [pc, #28]	; (8005750 <__NVIC_EnableIRQ+0x38>)
 8005732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005736:	095b      	lsrs	r3, r3, #5
 8005738:	2001      	movs	r0, #1
 800573a:	fa00 f202 	lsl.w	r2, r0, r2
 800573e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005742:	bf00      	nop
 8005744:	370c      	adds	r7, #12
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	e000e100 	.word	0xe000e100

08005754 <__NVIC_DisableIRQ>:
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	4603      	mov	r3, r0
 800575c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800575e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005762:	2b00      	cmp	r3, #0
 8005764:	db12      	blt.n	800578c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005766:	79fb      	ldrb	r3, [r7, #7]
 8005768:	f003 021f 	and.w	r2, r3, #31
 800576c:	490a      	ldr	r1, [pc, #40]	; (8005798 <__NVIC_DisableIRQ+0x44>)
 800576e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005772:	095b      	lsrs	r3, r3, #5
 8005774:	2001      	movs	r0, #1
 8005776:	fa00 f202 	lsl.w	r2, r0, r2
 800577a:	3320      	adds	r3, #32
 800577c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005780:	f3bf 8f4f 	dsb	sy
}
 8005784:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005786:	f3bf 8f6f 	isb	sy
}
 800578a:	bf00      	nop
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr
 8005798:	e000e100 	.word	0xe000e100

0800579c <__NVIC_SetPriority>:
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	4603      	mov	r3, r0
 80057a4:	6039      	str	r1, [r7, #0]
 80057a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	db0a      	blt.n	80057c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	b2da      	uxtb	r2, r3
 80057b4:	490c      	ldr	r1, [pc, #48]	; (80057e8 <__NVIC_SetPriority+0x4c>)
 80057b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ba:	0112      	lsls	r2, r2, #4
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	440b      	add	r3, r1
 80057c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80057c4:	e00a      	b.n	80057dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	4908      	ldr	r1, [pc, #32]	; (80057ec <__NVIC_SetPriority+0x50>)
 80057cc:	79fb      	ldrb	r3, [r7, #7]
 80057ce:	f003 030f 	and.w	r3, r3, #15
 80057d2:	3b04      	subs	r3, #4
 80057d4:	0112      	lsls	r2, r2, #4
 80057d6:	b2d2      	uxtb	r2, r2
 80057d8:	440b      	add	r3, r1
 80057da:	761a      	strb	r2, [r3, #24]
}
 80057dc:	bf00      	nop
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr
 80057e8:	e000e100 	.word	0xe000e100
 80057ec:	e000ed00 	.word	0xe000ed00

080057f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b089      	sub	sp, #36	; 0x24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f003 0307 	and.w	r3, r3, #7
 8005802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	f1c3 0307 	rsb	r3, r3, #7
 800580a:	2b04      	cmp	r3, #4
 800580c:	bf28      	it	cs
 800580e:	2304      	movcs	r3, #4
 8005810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	3304      	adds	r3, #4
 8005816:	2b06      	cmp	r3, #6
 8005818:	d902      	bls.n	8005820 <NVIC_EncodePriority+0x30>
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	3b03      	subs	r3, #3
 800581e:	e000      	b.n	8005822 <NVIC_EncodePriority+0x32>
 8005820:	2300      	movs	r3, #0
 8005822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005824:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	43da      	mvns	r2, r3
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	401a      	ands	r2, r3
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005838:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	fa01 f303 	lsl.w	r3, r1, r3
 8005842:	43d9      	mvns	r1, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005848:	4313      	orrs	r3, r2
         );
}
 800584a:	4618      	mov	r0, r3
 800584c:	3724      	adds	r7, #36	; 0x24
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
	...

08005858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3b01      	subs	r3, #1
 8005864:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005868:	d301      	bcc.n	800586e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800586a:	2301      	movs	r3, #1
 800586c:	e00f      	b.n	800588e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800586e:	4a0a      	ldr	r2, [pc, #40]	; (8005898 <SysTick_Config+0x40>)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	3b01      	subs	r3, #1
 8005874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005876:	210f      	movs	r1, #15
 8005878:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800587c:	f7ff ff8e 	bl	800579c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005880:	4b05      	ldr	r3, [pc, #20]	; (8005898 <SysTick_Config+0x40>)
 8005882:	2200      	movs	r2, #0
 8005884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005886:	4b04      	ldr	r3, [pc, #16]	; (8005898 <SysTick_Config+0x40>)
 8005888:	2207      	movs	r2, #7
 800588a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	e000e010 	.word	0xe000e010

0800589c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f7ff ff05 	bl	80056b4 <__NVIC_SetPriorityGrouping>
}
 80058aa:	bf00      	nop
 80058ac:	3708      	adds	r7, #8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b086      	sub	sp, #24
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	4603      	mov	r3, r0
 80058ba:	60b9      	str	r1, [r7, #8]
 80058bc:	607a      	str	r2, [r7, #4]
 80058be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80058c0:	2300      	movs	r3, #0
 80058c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80058c4:	f7ff ff1a 	bl	80056fc <__NVIC_GetPriorityGrouping>
 80058c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	68b9      	ldr	r1, [r7, #8]
 80058ce:	6978      	ldr	r0, [r7, #20]
 80058d0:	f7ff ff8e 	bl	80057f0 <NVIC_EncodePriority>
 80058d4:	4602      	mov	r2, r0
 80058d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058da:	4611      	mov	r1, r2
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff ff5d 	bl	800579c <__NVIC_SetPriority>
}
 80058e2:	bf00      	nop
 80058e4:	3718      	adds	r7, #24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b082      	sub	sp, #8
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	4603      	mov	r3, r0
 80058f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff ff0d 	bl	8005718 <__NVIC_EnableIRQ>
}
 80058fe:	bf00      	nop
 8005900:	3708      	adds	r7, #8
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b082      	sub	sp, #8
 800590a:	af00      	add	r7, sp, #0
 800590c:	4603      	mov	r3, r0
 800590e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005914:	4618      	mov	r0, r3
 8005916:	f7ff ff1d 	bl	8005754 <__NVIC_DisableIRQ>
}
 800591a:	bf00      	nop
 800591c:	3708      	adds	r7, #8
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b082      	sub	sp, #8
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7ff ff94 	bl	8005858 <SysTick_Config>
 8005930:	4603      	mov	r3, r0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
	...

0800593c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e098      	b.n	8005a80 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	4b4d      	ldr	r3, [pc, #308]	; (8005a8c <HAL_DMA_Init+0x150>)
 8005956:	429a      	cmp	r2, r3
 8005958:	d80f      	bhi.n	800597a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	4b4b      	ldr	r3, [pc, #300]	; (8005a90 <HAL_DMA_Init+0x154>)
 8005962:	4413      	add	r3, r2
 8005964:	4a4b      	ldr	r2, [pc, #300]	; (8005a94 <HAL_DMA_Init+0x158>)
 8005966:	fba2 2303 	umull	r2, r3, r2, r3
 800596a:	091b      	lsrs	r3, r3, #4
 800596c:	009a      	lsls	r2, r3, #2
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a48      	ldr	r2, [pc, #288]	; (8005a98 <HAL_DMA_Init+0x15c>)
 8005976:	641a      	str	r2, [r3, #64]	; 0x40
 8005978:	e00e      	b.n	8005998 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	461a      	mov	r2, r3
 8005980:	4b46      	ldr	r3, [pc, #280]	; (8005a9c <HAL_DMA_Init+0x160>)
 8005982:	4413      	add	r3, r2
 8005984:	4a43      	ldr	r2, [pc, #268]	; (8005a94 <HAL_DMA_Init+0x158>)
 8005986:	fba2 2303 	umull	r2, r3, r2, r3
 800598a:	091b      	lsrs	r3, r3, #4
 800598c:	009a      	lsls	r2, r3, #2
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a42      	ldr	r2, [pc, #264]	; (8005aa0 <HAL_DMA_Init+0x164>)
 8005996:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80059ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80059bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	4313      	orrs	r3, r2
 80059e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059f2:	d039      	beq.n	8005a68 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f8:	4a27      	ldr	r2, [pc, #156]	; (8005a98 <HAL_DMA_Init+0x15c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d11a      	bne.n	8005a34 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80059fe:	4b29      	ldr	r3, [pc, #164]	; (8005aa4 <HAL_DMA_Init+0x168>)
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a06:	f003 031c 	and.w	r3, r3, #28
 8005a0a:	210f      	movs	r1, #15
 8005a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a10:	43db      	mvns	r3, r3
 8005a12:	4924      	ldr	r1, [pc, #144]	; (8005aa4 <HAL_DMA_Init+0x168>)
 8005a14:	4013      	ands	r3, r2
 8005a16:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005a18:	4b22      	ldr	r3, [pc, #136]	; (8005aa4 <HAL_DMA_Init+0x168>)
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6859      	ldr	r1, [r3, #4]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a24:	f003 031c 	and.w	r3, r3, #28
 8005a28:	fa01 f303 	lsl.w	r3, r1, r3
 8005a2c:	491d      	ldr	r1, [pc, #116]	; (8005aa4 <HAL_DMA_Init+0x168>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	600b      	str	r3, [r1, #0]
 8005a32:	e019      	b.n	8005a68 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005a34:	4b1c      	ldr	r3, [pc, #112]	; (8005aa8 <HAL_DMA_Init+0x16c>)
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a3c:	f003 031c 	and.w	r3, r3, #28
 8005a40:	210f      	movs	r1, #15
 8005a42:	fa01 f303 	lsl.w	r3, r1, r3
 8005a46:	43db      	mvns	r3, r3
 8005a48:	4917      	ldr	r1, [pc, #92]	; (8005aa8 <HAL_DMA_Init+0x16c>)
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005a4e:	4b16      	ldr	r3, [pc, #88]	; (8005aa8 <HAL_DMA_Init+0x16c>)
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6859      	ldr	r1, [r3, #4]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a5a:	f003 031c 	and.w	r3, r3, #28
 8005a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a62:	4911      	ldr	r1, [pc, #68]	; (8005aa8 <HAL_DMA_Init+0x16c>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3714      	adds	r7, #20
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	40020407 	.word	0x40020407
 8005a90:	bffdfff8 	.word	0xbffdfff8
 8005a94:	cccccccd 	.word	0xcccccccd
 8005a98:	40020000 	.word	0x40020000
 8005a9c:	bffdfbf8 	.word	0xbffdfbf8
 8005aa0:	40020400 	.word	0x40020400
 8005aa4:	400200a8 	.word	0x400200a8
 8005aa8:	400204a8 	.word	0x400204a8

08005aac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
 8005ab8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <HAL_DMA_Start_IT+0x20>
 8005ac8:	2302      	movs	r3, #2
 8005aca:	e04b      	b.n	8005b64 <HAL_DMA_Start_IT+0xb8>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d13a      	bne.n	8005b56 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f022 0201 	bic.w	r2, r2, #1
 8005afc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 f969 	bl	8005ddc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d008      	beq.n	8005b24 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f042 020e 	orr.w	r2, r2, #14
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	e00f      	b.n	8005b44 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 0204 	bic.w	r2, r2, #4
 8005b32:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f042 020a 	orr.w	r2, r2, #10
 8005b42:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f042 0201 	orr.w	r2, r2, #1
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	e005      	b.n	8005b62 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005b5e:	2302      	movs	r3, #2
 8005b60:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3718      	adds	r7, #24
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b74:	2300      	movs	r3, #0
 8005b76:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b02      	cmp	r3, #2
 8005b82:	d005      	beq.n	8005b90 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2204      	movs	r2, #4
 8005b88:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	73fb      	strb	r3, [r7, #15]
 8005b8e:	e029      	b.n	8005be4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f022 020e 	bic.w	r2, r2, #14
 8005b9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0201 	bic.w	r2, r2, #1
 8005bae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb4:	f003 021c 	and.w	r2, r3, #28
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8005bc2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d003      	beq.n	8005be4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	4798      	blx	r3
    }
  }
  return status;
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b084      	sub	sp, #16
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c0a:	f003 031c 	and.w	r3, r3, #28
 8005c0e:	2204      	movs	r2, #4
 8005c10:	409a      	lsls	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	4013      	ands	r3, r2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d026      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x7a>
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	f003 0304 	and.w	r3, r3, #4
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d021      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d107      	bne.n	8005c42 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f022 0204 	bic.w	r2, r2, #4
 8005c40:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c46:	f003 021c 	and.w	r2, r3, #28
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4e:	2104      	movs	r1, #4
 8005c50:	fa01 f202 	lsl.w	r2, r1, r2
 8005c54:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d071      	beq.n	8005d42 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005c66:	e06c      	b.n	8005d42 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c6c:	f003 031c 	and.w	r3, r3, #28
 8005c70:	2202      	movs	r2, #2
 8005c72:	409a      	lsls	r2, r3
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4013      	ands	r3, r2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d02e      	beq.n	8005cda <HAL_DMA_IRQHandler+0xec>
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d029      	beq.n	8005cda <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 0320 	and.w	r3, r3, #32
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d10b      	bne.n	8005cac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 020a 	bic.w	r2, r2, #10
 8005ca2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb0:	f003 021c 	and.w	r2, r3, #28
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb8:	2102      	movs	r1, #2
 8005cba:	fa01 f202 	lsl.w	r2, r1, r2
 8005cbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d038      	beq.n	8005d42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005cd8:	e033      	b.n	8005d42 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cde:	f003 031c 	and.w	r3, r3, #28
 8005ce2:	2208      	movs	r2, #8
 8005ce4:	409a      	lsls	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d02a      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x156>
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f003 0308 	and.w	r3, r3, #8
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d025      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f022 020e 	bic.w	r2, r2, #14
 8005d06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d0c:	f003 021c 	and.w	r2, r3, #28
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d14:	2101      	movs	r1, #1
 8005d16:	fa01 f202 	lsl.w	r2, r1, r2
 8005d1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d004      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005d42:	bf00      	nop
 8005d44:	bf00      	nop
}
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	460b      	mov	r3, r1
 8005d56:	607a      	str	r2, [r7, #4]
 8005d58:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d101      	bne.n	8005d6c <HAL_DMA_RegisterCallback+0x20>
 8005d68:	2302      	movs	r3, #2
 8005d6a:	e031      	b.n	8005dd0 <HAL_DMA_RegisterCallback+0x84>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d120      	bne.n	8005dc2 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8005d80:	7afb      	ldrb	r3, [r7, #11]
 8005d82:	2b03      	cmp	r3, #3
 8005d84:	d81a      	bhi.n	8005dbc <HAL_DMA_RegisterCallback+0x70>
 8005d86:	a201      	add	r2, pc, #4	; (adr r2, 8005d8c <HAL_DMA_RegisterCallback+0x40>)
 8005d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8c:	08005d9d 	.word	0x08005d9d
 8005d90:	08005da5 	.word	0x08005da5
 8005d94:	08005dad 	.word	0x08005dad
 8005d98:	08005db5 	.word	0x08005db5
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8005da2:	e010      	b.n	8005dc6 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 8005daa:	e00c      	b.n	8005dc6 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8005db2:	e008      	b.n	8005dc6 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8005dba:	e004      	b.n	8005dc6 <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	75fb      	strb	r3, [r7, #23]
           break;
 8005dc0:	e001      	b.n	8005dc6 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8005dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
 8005de8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dee:	f003 021c 	and.w	r2, r3, #28
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df6:	2101      	movs	r1, #1
 8005df8:	fa01 f202 	lsl.w	r2, r1, r2
 8005dfc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	2b10      	cmp	r3, #16
 8005e0c:	d108      	bne.n	8005e20 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005e1e:	e007      	b.n	8005e30 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68ba      	ldr	r2, [r7, #8]
 8005e26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	60da      	str	r2, [r3, #12]
}
 8005e30:	bf00      	nop
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e4a:	e154      	b.n	80060f6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	2101      	movs	r1, #1
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	fa01 f303 	lsl.w	r3, r1, r3
 8005e58:	4013      	ands	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f000 8146 	beq.w	80060f0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f003 0303 	and.w	r3, r3, #3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d005      	beq.n	8005e7c <HAL_GPIO_Init+0x40>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f003 0303 	and.w	r3, r3, #3
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d130      	bne.n	8005ede <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	2203      	movs	r2, #3
 8005e88:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8c:	43db      	mvns	r3, r3
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	4013      	ands	r3, r2
 8005e92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	68da      	ldr	r2, [r3, #12]
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eba:	43db      	mvns	r3, r3
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	091b      	lsrs	r3, r3, #4
 8005ec8:	f003 0201 	and.w	r2, r3, #1
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	2b03      	cmp	r3, #3
 8005ee8:	d017      	beq.n	8005f1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	43db      	mvns	r3, r3
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4013      	ands	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	693a      	ldr	r2, [r7, #16]
 8005f18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	f003 0303 	and.w	r3, r3, #3
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d123      	bne.n	8005f6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	08da      	lsrs	r2, r3, #3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	3208      	adds	r2, #8
 8005f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	f003 0307 	and.w	r3, r3, #7
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	220f      	movs	r2, #15
 8005f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f42:	43db      	mvns	r3, r3
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	4013      	ands	r3, r2
 8005f48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	691a      	ldr	r2, [r3, #16]
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f003 0307 	and.w	r3, r3, #7
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	08da      	lsrs	r2, r3, #3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	3208      	adds	r2, #8
 8005f68:	6939      	ldr	r1, [r7, #16]
 8005f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	2203      	movs	r2, #3
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4013      	ands	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f003 0203 	and.w	r2, r3, #3
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	005b      	lsls	r3, r3, #1
 8005f92:	fa02 f303 	lsl.w	r3, r2, r3
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f000 80a0 	beq.w	80060f0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fb0:	4b58      	ldr	r3, [pc, #352]	; (8006114 <HAL_GPIO_Init+0x2d8>)
 8005fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fb4:	4a57      	ldr	r2, [pc, #348]	; (8006114 <HAL_GPIO_Init+0x2d8>)
 8005fb6:	f043 0301 	orr.w	r3, r3, #1
 8005fba:	6613      	str	r3, [r2, #96]	; 0x60
 8005fbc:	4b55      	ldr	r3, [pc, #340]	; (8006114 <HAL_GPIO_Init+0x2d8>)
 8005fbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	60bb      	str	r3, [r7, #8]
 8005fc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005fc8:	4a53      	ldr	r2, [pc, #332]	; (8006118 <HAL_GPIO_Init+0x2dc>)
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	089b      	lsrs	r3, r3, #2
 8005fce:	3302      	adds	r3, #2
 8005fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f003 0303 	and.w	r3, r3, #3
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	220f      	movs	r2, #15
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	4013      	ands	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005ff2:	d019      	beq.n	8006028 <HAL_GPIO_Init+0x1ec>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a49      	ldr	r2, [pc, #292]	; (800611c <HAL_GPIO_Init+0x2e0>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d013      	beq.n	8006024 <HAL_GPIO_Init+0x1e8>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a48      	ldr	r2, [pc, #288]	; (8006120 <HAL_GPIO_Init+0x2e4>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d00d      	beq.n	8006020 <HAL_GPIO_Init+0x1e4>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a47      	ldr	r2, [pc, #284]	; (8006124 <HAL_GPIO_Init+0x2e8>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d007      	beq.n	800601c <HAL_GPIO_Init+0x1e0>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a46      	ldr	r2, [pc, #280]	; (8006128 <HAL_GPIO_Init+0x2ec>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d101      	bne.n	8006018 <HAL_GPIO_Init+0x1dc>
 8006014:	2304      	movs	r3, #4
 8006016:	e008      	b.n	800602a <HAL_GPIO_Init+0x1ee>
 8006018:	2307      	movs	r3, #7
 800601a:	e006      	b.n	800602a <HAL_GPIO_Init+0x1ee>
 800601c:	2303      	movs	r3, #3
 800601e:	e004      	b.n	800602a <HAL_GPIO_Init+0x1ee>
 8006020:	2302      	movs	r3, #2
 8006022:	e002      	b.n	800602a <HAL_GPIO_Init+0x1ee>
 8006024:	2301      	movs	r3, #1
 8006026:	e000      	b.n	800602a <HAL_GPIO_Init+0x1ee>
 8006028:	2300      	movs	r3, #0
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	f002 0203 	and.w	r2, r2, #3
 8006030:	0092      	lsls	r2, r2, #2
 8006032:	4093      	lsls	r3, r2
 8006034:	693a      	ldr	r2, [r7, #16]
 8006036:	4313      	orrs	r3, r2
 8006038:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800603a:	4937      	ldr	r1, [pc, #220]	; (8006118 <HAL_GPIO_Init+0x2dc>)
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	089b      	lsrs	r3, r3, #2
 8006040:	3302      	adds	r3, #2
 8006042:	693a      	ldr	r2, [r7, #16]
 8006044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006048:	4b38      	ldr	r3, [pc, #224]	; (800612c <HAL_GPIO_Init+0x2f0>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	43db      	mvns	r3, r3
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4013      	ands	r3, r2
 8006056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d003      	beq.n	800606c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	4313      	orrs	r3, r2
 800606a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800606c:	4a2f      	ldr	r2, [pc, #188]	; (800612c <HAL_GPIO_Init+0x2f0>)
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006072:	4b2e      	ldr	r3, [pc, #184]	; (800612c <HAL_GPIO_Init+0x2f0>)
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	43db      	mvns	r3, r3
 800607c:	693a      	ldr	r2, [r7, #16]
 800607e:	4013      	ands	r3, r2
 8006080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d003      	beq.n	8006096 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006096:	4a25      	ldr	r2, [pc, #148]	; (800612c <HAL_GPIO_Init+0x2f0>)
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800609c:	4b23      	ldr	r3, [pc, #140]	; (800612c <HAL_GPIO_Init+0x2f0>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	43db      	mvns	r3, r3
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	4013      	ands	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d003      	beq.n	80060c0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	4313      	orrs	r3, r2
 80060be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80060c0:	4a1a      	ldr	r2, [pc, #104]	; (800612c <HAL_GPIO_Init+0x2f0>)
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80060c6:	4b19      	ldr	r3, [pc, #100]	; (800612c <HAL_GPIO_Init+0x2f0>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	43db      	mvns	r3, r3
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4013      	ands	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80060ea:	4a10      	ldr	r2, [pc, #64]	; (800612c <HAL_GPIO_Init+0x2f0>)
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	3301      	adds	r3, #1
 80060f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006100:	2b00      	cmp	r3, #0
 8006102:	f47f aea3 	bne.w	8005e4c <HAL_GPIO_Init+0x10>
  }
}
 8006106:	bf00      	nop
 8006108:	bf00      	nop
 800610a:	371c      	adds	r7, #28
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	40021000 	.word	0x40021000
 8006118:	40010000 	.word	0x40010000
 800611c:	48000400 	.word	0x48000400
 8006120:	48000800 	.word	0x48000800
 8006124:	48000c00 	.word	0x48000c00
 8006128:	48001000 	.word	0x48001000
 800612c:	40010400 	.word	0x40010400

08006130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	460b      	mov	r3, r1
 800613a:	807b      	strh	r3, [r7, #2]
 800613c:	4613      	mov	r3, r2
 800613e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006140:	787b      	ldrb	r3, [r7, #1]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006146:	887a      	ldrh	r2, [r7, #2]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800614c:	e002      	b.n	8006154 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800614e:	887a      	ldrh	r2, [r7, #2]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	4603      	mov	r3, r0
 8006168:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800616a:	4b08      	ldr	r3, [pc, #32]	; (800618c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800616c:	695a      	ldr	r2, [r3, #20]
 800616e:	88fb      	ldrh	r3, [r7, #6]
 8006170:	4013      	ands	r3, r2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d006      	beq.n	8006184 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006176:	4a05      	ldr	r2, [pc, #20]	; (800618c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006178:	88fb      	ldrh	r3, [r7, #6]
 800617a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800617c:	88fb      	ldrh	r3, [r7, #6]
 800617e:	4618      	mov	r0, r3
 8006180:	f000 f806 	bl	8006190 <HAL_GPIO_EXTI_Callback>
  }
}
 8006184:	bf00      	nop
 8006186:	3708      	adds	r7, #8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	40010400 	.word	0x40010400

08006190 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	4603      	mov	r3, r0
 8006198:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800619a:	bf00      	nop
 800619c:	370c      	adds	r7, #12
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
	...

080061a8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061ac:	4b05      	ldr	r3, [pc, #20]	; (80061c4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a04      	ldr	r2, [pc, #16]	; (80061c4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80061b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061b6:	6013      	str	r3, [r2, #0]
}
 80061b8:	bf00      	nop
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	40007000 	.word	0x40007000

080061c8 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 80061d0:	4b2b      	ldr	r3, [pc, #172]	; (8006280 <HAL_PWR_ConfigPVD+0xb8>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f023 020e 	bic.w	r2, r3, #14
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4928      	ldr	r1, [pc, #160]	; (8006280 <HAL_PWR_ConfigPVD+0xb8>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 80061e2:	4b28      	ldr	r3, [pc, #160]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	4a27      	ldr	r2, [pc, #156]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 80061e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061ec:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 80061ee:	4b25      	ldr	r3, [pc, #148]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a24      	ldr	r2, [pc, #144]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 80061f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061f8:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 80061fa:	4b22      	ldr	r3, [pc, #136]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	4a21      	ldr	r2, [pc, #132]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006204:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8006206:	4b1f      	ldr	r3, [pc, #124]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	4a1e      	ldr	r2, [pc, #120]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 800620c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006210:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d005      	beq.n	800622a <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 800621e:	4b19      	ldr	r3, [pc, #100]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a18      	ldr	r2, [pc, #96]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006228:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d005      	beq.n	8006242 <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8006236:	4b13      	ldr	r3, [pc, #76]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	4a12      	ldr	r2, [pc, #72]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 800623c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006240:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	2b00      	cmp	r3, #0
 800624c:	d005      	beq.n	800625a <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 800624e:	4b0d      	ldr	r3, [pc, #52]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	4a0c      	ldr	r2, [pc, #48]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006258:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d005      	beq.n	8006272 <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8006266:	4b07      	ldr	r3, [pc, #28]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	4a06      	ldr	r2, [pc, #24]	; (8006284 <HAL_PWR_ConfigPVD+0xbc>)
 800626c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006270:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 8006272:	2300      	movs	r3, #0
}
 8006274:	4618      	mov	r0, r3
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr
 8006280:	40007000 	.word	0x40007000
 8006284:	40010400 	.word	0x40010400

08006288 <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8006288:	b480      	push	{r7}
 800628a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 800628c:	4b05      	ldr	r3, [pc, #20]	; (80062a4 <HAL_PWR_EnablePVD+0x1c>)
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	4a04      	ldr	r2, [pc, #16]	; (80062a4 <HAL_PWR_EnablePVD+0x1c>)
 8006292:	f043 0301 	orr.w	r3, r3, #1
 8006296:	6053      	str	r3, [r2, #4]
}
 8006298:	bf00      	nop
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	40007000 	.word	0x40007000

080062a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80062a8:	b480      	push	{r7}
 80062aa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80062ac:	4b04      	ldr	r3, [pc, #16]	; (80062c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40007000 	.word	0x40007000

080062c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062d2:	d130      	bne.n	8006336 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80062d4:	4b23      	ldr	r3, [pc, #140]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80062dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062e0:	d038      	beq.n	8006354 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80062e2:	4b20      	ldr	r3, [pc, #128]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80062ea:	4a1e      	ldr	r2, [pc, #120]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062f0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80062f2:	4b1d      	ldr	r3, [pc, #116]	; (8006368 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2232      	movs	r2, #50	; 0x32
 80062f8:	fb02 f303 	mul.w	r3, r2, r3
 80062fc:	4a1b      	ldr	r2, [pc, #108]	; (800636c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80062fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006302:	0c9b      	lsrs	r3, r3, #18
 8006304:	3301      	adds	r3, #1
 8006306:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006308:	e002      	b.n	8006310 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	3b01      	subs	r3, #1
 800630e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006310:	4b14      	ldr	r3, [pc, #80]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006318:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800631c:	d102      	bne.n	8006324 <HAL_PWREx_ControlVoltageScaling+0x60>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d1f2      	bne.n	800630a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006324:	4b0f      	ldr	r3, [pc, #60]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006326:	695b      	ldr	r3, [r3, #20]
 8006328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800632c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006330:	d110      	bne.n	8006354 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e00f      	b.n	8006356 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006336:	4b0b      	ldr	r3, [pc, #44]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800633e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006342:	d007      	beq.n	8006354 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006344:	4b07      	ldr	r3, [pc, #28]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800634c:	4a05      	ldr	r2, [pc, #20]	; (8006364 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800634e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006352:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	40007000 	.word	0x40007000
 8006368:	20000018 	.word	0x20000018
 800636c:	431bde83 	.word	0x431bde83

08006370 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b088      	sub	sp, #32
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d102      	bne.n	8006384 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	f000 bc02 	b.w	8006b88 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006384:	4b96      	ldr	r3, [pc, #600]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f003 030c 	and.w	r3, r3, #12
 800638c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800638e:	4b94      	ldr	r3, [pc, #592]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	f003 0303 	and.w	r3, r3, #3
 8006396:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0310 	and.w	r3, r3, #16
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80e4 	beq.w	800656e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d007      	beq.n	80063bc <HAL_RCC_OscConfig+0x4c>
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	2b0c      	cmp	r3, #12
 80063b0:	f040 808b 	bne.w	80064ca <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	f040 8087 	bne.w	80064ca <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80063bc:	4b88      	ldr	r3, [pc, #544]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0302 	and.w	r3, r3, #2
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d005      	beq.n	80063d4 <HAL_RCC_OscConfig+0x64>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e3d9      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a1a      	ldr	r2, [r3, #32]
 80063d8:	4b81      	ldr	r3, [pc, #516]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d004      	beq.n	80063ee <HAL_RCC_OscConfig+0x7e>
 80063e4:	4b7e      	ldr	r3, [pc, #504]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063ec:	e005      	b.n	80063fa <HAL_RCC_OscConfig+0x8a>
 80063ee:	4b7c      	ldr	r3, [pc, #496]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80063f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063f4:	091b      	lsrs	r3, r3, #4
 80063f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d223      	bcs.n	8006446 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	4618      	mov	r0, r3
 8006404:	f000 fd54 	bl	8006eb0 <RCC_SetFlashLatencyFromMSIRange>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d001      	beq.n	8006412 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e3ba      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006412:	4b73      	ldr	r3, [pc, #460]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a72      	ldr	r2, [pc, #456]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006418:	f043 0308 	orr.w	r3, r3, #8
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	4b70      	ldr	r3, [pc, #448]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	496d      	ldr	r1, [pc, #436]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800642c:	4313      	orrs	r3, r2
 800642e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006430:	4b6b      	ldr	r3, [pc, #428]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	69db      	ldr	r3, [r3, #28]
 800643c:	021b      	lsls	r3, r3, #8
 800643e:	4968      	ldr	r1, [pc, #416]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006440:	4313      	orrs	r3, r2
 8006442:	604b      	str	r3, [r1, #4]
 8006444:	e025      	b.n	8006492 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006446:	4b66      	ldr	r3, [pc, #408]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a65      	ldr	r2, [pc, #404]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800644c:	f043 0308 	orr.w	r3, r3, #8
 8006450:	6013      	str	r3, [r2, #0]
 8006452:	4b63      	ldr	r3, [pc, #396]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	4960      	ldr	r1, [pc, #384]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006460:	4313      	orrs	r3, r2
 8006462:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006464:	4b5e      	ldr	r3, [pc, #376]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	021b      	lsls	r3, r3, #8
 8006472:	495b      	ldr	r1, [pc, #364]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006474:	4313      	orrs	r3, r2
 8006476:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d109      	bne.n	8006492 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fd14 	bl	8006eb0 <RCC_SetFlashLatencyFromMSIRange>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e37a      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006492:	f000 fc81 	bl	8006d98 <HAL_RCC_GetSysClockFreq>
 8006496:	4602      	mov	r2, r0
 8006498:	4b51      	ldr	r3, [pc, #324]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	091b      	lsrs	r3, r3, #4
 800649e:	f003 030f 	and.w	r3, r3, #15
 80064a2:	4950      	ldr	r1, [pc, #320]	; (80065e4 <HAL_RCC_OscConfig+0x274>)
 80064a4:	5ccb      	ldrb	r3, [r1, r3]
 80064a6:	f003 031f 	and.w	r3, r3, #31
 80064aa:	fa22 f303 	lsr.w	r3, r2, r3
 80064ae:	4a4e      	ldr	r2, [pc, #312]	; (80065e8 <HAL_RCC_OscConfig+0x278>)
 80064b0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80064b2:	4b4e      	ldr	r3, [pc, #312]	; (80065ec <HAL_RCC_OscConfig+0x27c>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff f890 	bl	80055dc <HAL_InitTick>
 80064bc:	4603      	mov	r3, r0
 80064be:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d052      	beq.n	800656c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
 80064c8:	e35e      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	699b      	ldr	r3, [r3, #24]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d032      	beq.n	8006538 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80064d2:	4b43      	ldr	r3, [pc, #268]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a42      	ldr	r2, [pc, #264]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80064d8:	f043 0301 	orr.w	r3, r3, #1
 80064dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80064de:	f7ff f8b9 	bl	8005654 <HAL_GetTick>
 80064e2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80064e4:	e008      	b.n	80064f8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80064e6:	f7ff f8b5 	bl	8005654 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e347      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80064f8:	4b39      	ldr	r3, [pc, #228]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0f0      	beq.n	80064e6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006504:	4b36      	ldr	r3, [pc, #216]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a35      	ldr	r2, [pc, #212]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800650a:	f043 0308 	orr.w	r3, r3, #8
 800650e:	6013      	str	r3, [r2, #0]
 8006510:	4b33      	ldr	r3, [pc, #204]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a1b      	ldr	r3, [r3, #32]
 800651c:	4930      	ldr	r1, [pc, #192]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800651e:	4313      	orrs	r3, r2
 8006520:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006522:	4b2f      	ldr	r3, [pc, #188]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	021b      	lsls	r3, r3, #8
 8006530:	492b      	ldr	r1, [pc, #172]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006532:	4313      	orrs	r3, r2
 8006534:	604b      	str	r3, [r1, #4]
 8006536:	e01a      	b.n	800656e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006538:	4b29      	ldr	r3, [pc, #164]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a28      	ldr	r2, [pc, #160]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800653e:	f023 0301 	bic.w	r3, r3, #1
 8006542:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006544:	f7ff f886 	bl	8005654 <HAL_GetTick>
 8006548:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800654a:	e008      	b.n	800655e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800654c:	f7ff f882 	bl	8005654 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	2b02      	cmp	r3, #2
 8006558:	d901      	bls.n	800655e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e314      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800655e:	4b20      	ldr	r3, [pc, #128]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0302 	and.w	r3, r3, #2
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1f0      	bne.n	800654c <HAL_RCC_OscConfig+0x1dc>
 800656a:	e000      	b.n	800656e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800656c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b00      	cmp	r3, #0
 8006578:	d073      	beq.n	8006662 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	2b08      	cmp	r3, #8
 800657e:	d005      	beq.n	800658c <HAL_RCC_OscConfig+0x21c>
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	2b0c      	cmp	r3, #12
 8006584:	d10e      	bne.n	80065a4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	2b03      	cmp	r3, #3
 800658a:	d10b      	bne.n	80065a4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800658c:	4b14      	ldr	r3, [pc, #80]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006594:	2b00      	cmp	r3, #0
 8006596:	d063      	beq.n	8006660 <HAL_RCC_OscConfig+0x2f0>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d15f      	bne.n	8006660 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e2f1      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065ac:	d106      	bne.n	80065bc <HAL_RCC_OscConfig+0x24c>
 80065ae:	4b0c      	ldr	r3, [pc, #48]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a0b      	ldr	r2, [pc, #44]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80065b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065b8:	6013      	str	r3, [r2, #0]
 80065ba:	e025      	b.n	8006608 <HAL_RCC_OscConfig+0x298>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065c4:	d114      	bne.n	80065f0 <HAL_RCC_OscConfig+0x280>
 80065c6:	4b06      	ldr	r3, [pc, #24]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a05      	ldr	r2, [pc, #20]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80065cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	4b03      	ldr	r3, [pc, #12]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a02      	ldr	r2, [pc, #8]	; (80065e0 <HAL_RCC_OscConfig+0x270>)
 80065d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065dc:	6013      	str	r3, [r2, #0]
 80065de:	e013      	b.n	8006608 <HAL_RCC_OscConfig+0x298>
 80065e0:	40021000 	.word	0x40021000
 80065e4:	0800b1c8 	.word	0x0800b1c8
 80065e8:	20000018 	.word	0x20000018
 80065ec:	20000010 	.word	0x20000010
 80065f0:	4ba0      	ldr	r3, [pc, #640]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a9f      	ldr	r2, [pc, #636]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80065f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065fa:	6013      	str	r3, [r2, #0]
 80065fc:	4b9d      	ldr	r3, [pc, #628]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a9c      	ldr	r2, [pc, #624]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006606:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d013      	beq.n	8006638 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006610:	f7ff f820 	bl	8005654 <HAL_GetTick>
 8006614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006616:	e008      	b.n	800662a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006618:	f7ff f81c 	bl	8005654 <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	2b64      	cmp	r3, #100	; 0x64
 8006624:	d901      	bls.n	800662a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e2ae      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800662a:	4b92      	ldr	r3, [pc, #584]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0f0      	beq.n	8006618 <HAL_RCC_OscConfig+0x2a8>
 8006636:	e014      	b.n	8006662 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006638:	f7ff f80c 	bl	8005654 <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006640:	f7ff f808 	bl	8005654 <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b64      	cmp	r3, #100	; 0x64
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e29a      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006652:	4b88      	ldr	r3, [pc, #544]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1f0      	bne.n	8006640 <HAL_RCC_OscConfig+0x2d0>
 800665e:	e000      	b.n	8006662 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006660:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d060      	beq.n	8006730 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	2b04      	cmp	r3, #4
 8006672:	d005      	beq.n	8006680 <HAL_RCC_OscConfig+0x310>
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	2b0c      	cmp	r3, #12
 8006678:	d119      	bne.n	80066ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2b02      	cmp	r3, #2
 800667e:	d116      	bne.n	80066ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006680:	4b7c      	ldr	r3, [pc, #496]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006688:	2b00      	cmp	r3, #0
 800668a:	d005      	beq.n	8006698 <HAL_RCC_OscConfig+0x328>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e277      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006698:	4b76      	ldr	r3, [pc, #472]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	691b      	ldr	r3, [r3, #16]
 80066a4:	061b      	lsls	r3, r3, #24
 80066a6:	4973      	ldr	r1, [pc, #460]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80066a8:	4313      	orrs	r3, r2
 80066aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066ac:	e040      	b.n	8006730 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d023      	beq.n	80066fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066b6:	4b6f      	ldr	r3, [pc, #444]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a6e      	ldr	r2, [pc, #440]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80066bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066c2:	f7fe ffc7 	bl	8005654 <HAL_GetTick>
 80066c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066c8:	e008      	b.n	80066dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066ca:	f7fe ffc3 	bl	8005654 <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d901      	bls.n	80066dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e255      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066dc:	4b65      	ldr	r3, [pc, #404]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d0f0      	beq.n	80066ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066e8:	4b62      	ldr	r3, [pc, #392]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	061b      	lsls	r3, r3, #24
 80066f6:	495f      	ldr	r1, [pc, #380]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	604b      	str	r3, [r1, #4]
 80066fc:	e018      	b.n	8006730 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066fe:	4b5d      	ldr	r3, [pc, #372]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a5c      	ldr	r2, [pc, #368]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006704:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006708:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800670a:	f7fe ffa3 	bl	8005654 <HAL_GetTick>
 800670e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006710:	e008      	b.n	8006724 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006712:	f7fe ff9f 	bl	8005654 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	2b02      	cmp	r3, #2
 800671e:	d901      	bls.n	8006724 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e231      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006724:	4b53      	ldr	r3, [pc, #332]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1f0      	bne.n	8006712 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0308 	and.w	r3, r3, #8
 8006738:	2b00      	cmp	r3, #0
 800673a:	d03c      	beq.n	80067b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d01c      	beq.n	800677e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006744:	4b4b      	ldr	r3, [pc, #300]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006746:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800674a:	4a4a      	ldr	r2, [pc, #296]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 800674c:	f043 0301 	orr.w	r3, r3, #1
 8006750:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006754:	f7fe ff7e 	bl	8005654 <HAL_GetTick>
 8006758:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800675a:	e008      	b.n	800676e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800675c:	f7fe ff7a 	bl	8005654 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d901      	bls.n	800676e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e20c      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800676e:	4b41      	ldr	r3, [pc, #260]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006774:	f003 0302 	and.w	r3, r3, #2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d0ef      	beq.n	800675c <HAL_RCC_OscConfig+0x3ec>
 800677c:	e01b      	b.n	80067b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800677e:	4b3d      	ldr	r3, [pc, #244]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006780:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006784:	4a3b      	ldr	r2, [pc, #236]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006786:	f023 0301 	bic.w	r3, r3, #1
 800678a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800678e:	f7fe ff61 	bl	8005654 <HAL_GetTick>
 8006792:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006794:	e008      	b.n	80067a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006796:	f7fe ff5d 	bl	8005654 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	1ad3      	subs	r3, r2, r3
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d901      	bls.n	80067a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e1ef      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067a8:	4b32      	ldr	r3, [pc, #200]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80067aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1ef      	bne.n	8006796 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0304 	and.w	r3, r3, #4
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f000 80a6 	beq.w	8006910 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067c4:	2300      	movs	r3, #0
 80067c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80067c8:	4b2a      	ldr	r3, [pc, #168]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80067ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d10d      	bne.n	80067f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067d4:	4b27      	ldr	r3, [pc, #156]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80067d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d8:	4a26      	ldr	r2, [pc, #152]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80067da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067de:	6593      	str	r3, [r2, #88]	; 0x58
 80067e0:	4b24      	ldr	r3, [pc, #144]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 80067e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067e8:	60bb      	str	r3, [r7, #8]
 80067ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067ec:	2301      	movs	r3, #1
 80067ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067f0:	4b21      	ldr	r3, [pc, #132]	; (8006878 <HAL_RCC_OscConfig+0x508>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d118      	bne.n	800682e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067fc:	4b1e      	ldr	r3, [pc, #120]	; (8006878 <HAL_RCC_OscConfig+0x508>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a1d      	ldr	r2, [pc, #116]	; (8006878 <HAL_RCC_OscConfig+0x508>)
 8006802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006806:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006808:	f7fe ff24 	bl	8005654 <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800680e:	e008      	b.n	8006822 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006810:	f7fe ff20 	bl	8005654 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b02      	cmp	r3, #2
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e1b2      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006822:	4b15      	ldr	r3, [pc, #84]	; (8006878 <HAL_RCC_OscConfig+0x508>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0f0      	beq.n	8006810 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d108      	bne.n	8006848 <HAL_RCC_OscConfig+0x4d8>
 8006836:	4b0f      	ldr	r3, [pc, #60]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800683c:	4a0d      	ldr	r2, [pc, #52]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 800683e:	f043 0301 	orr.w	r3, r3, #1
 8006842:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006846:	e029      	b.n	800689c <HAL_RCC_OscConfig+0x52c>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	2b05      	cmp	r3, #5
 800684e:	d115      	bne.n	800687c <HAL_RCC_OscConfig+0x50c>
 8006850:	4b08      	ldr	r3, [pc, #32]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006856:	4a07      	ldr	r2, [pc, #28]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006858:	f043 0304 	orr.w	r3, r3, #4
 800685c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006860:	4b04      	ldr	r3, [pc, #16]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006866:	4a03      	ldr	r2, [pc, #12]	; (8006874 <HAL_RCC_OscConfig+0x504>)
 8006868:	f043 0301 	orr.w	r3, r3, #1
 800686c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006870:	e014      	b.n	800689c <HAL_RCC_OscConfig+0x52c>
 8006872:	bf00      	nop
 8006874:	40021000 	.word	0x40021000
 8006878:	40007000 	.word	0x40007000
 800687c:	4b9a      	ldr	r3, [pc, #616]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 800687e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006882:	4a99      	ldr	r2, [pc, #612]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006884:	f023 0301 	bic.w	r3, r3, #1
 8006888:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800688c:	4b96      	ldr	r3, [pc, #600]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 800688e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006892:	4a95      	ldr	r2, [pc, #596]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006894:	f023 0304 	bic.w	r3, r3, #4
 8006898:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d016      	beq.n	80068d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a4:	f7fe fed6 	bl	8005654 <HAL_GetTick>
 80068a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068aa:	e00a      	b.n	80068c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068ac:	f7fe fed2 	bl	8005654 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d901      	bls.n	80068c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e162      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068c2:	4b89      	ldr	r3, [pc, #548]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 80068c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d0ed      	beq.n	80068ac <HAL_RCC_OscConfig+0x53c>
 80068d0:	e015      	b.n	80068fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068d2:	f7fe febf 	bl	8005654 <HAL_GetTick>
 80068d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80068d8:	e00a      	b.n	80068f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068da:	f7fe febb 	bl	8005654 <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d901      	bls.n	80068f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e14b      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80068f0:	4b7d      	ldr	r3, [pc, #500]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 80068f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1ed      	bne.n	80068da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068fe:	7ffb      	ldrb	r3, [r7, #31]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d105      	bne.n	8006910 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006904:	4b78      	ldr	r3, [pc, #480]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006908:	4a77      	ldr	r2, [pc, #476]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 800690a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800690e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0320 	and.w	r3, r3, #32
 8006918:	2b00      	cmp	r3, #0
 800691a:	d03c      	beq.n	8006996 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006920:	2b00      	cmp	r3, #0
 8006922:	d01c      	beq.n	800695e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006924:	4b70      	ldr	r3, [pc, #448]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006926:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800692a:	4a6f      	ldr	r2, [pc, #444]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 800692c:	f043 0301 	orr.w	r3, r3, #1
 8006930:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006934:	f7fe fe8e 	bl	8005654 <HAL_GetTick>
 8006938:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800693a:	e008      	b.n	800694e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800693c:	f7fe fe8a 	bl	8005654 <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	2b02      	cmp	r3, #2
 8006948:	d901      	bls.n	800694e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e11c      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800694e:	4b66      	ldr	r3, [pc, #408]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006950:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006954:	f003 0302 	and.w	r3, r3, #2
 8006958:	2b00      	cmp	r3, #0
 800695a:	d0ef      	beq.n	800693c <HAL_RCC_OscConfig+0x5cc>
 800695c:	e01b      	b.n	8006996 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800695e:	4b62      	ldr	r3, [pc, #392]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006960:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006964:	4a60      	ldr	r2, [pc, #384]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006966:	f023 0301 	bic.w	r3, r3, #1
 800696a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800696e:	f7fe fe71 	bl	8005654 <HAL_GetTick>
 8006972:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006974:	e008      	b.n	8006988 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006976:	f7fe fe6d 	bl	8005654 <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	2b02      	cmp	r3, #2
 8006982:	d901      	bls.n	8006988 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e0ff      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006988:	4b57      	ldr	r3, [pc, #348]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 800698a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1ef      	bne.n	8006976 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800699a:	2b00      	cmp	r3, #0
 800699c:	f000 80f3 	beq.w	8006b86 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	f040 80c9 	bne.w	8006b3c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80069aa:	4b4f      	ldr	r3, [pc, #316]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	f003 0203 	and.w	r2, r3, #3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d12c      	bne.n	8006a18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c8:	3b01      	subs	r3, #1
 80069ca:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d123      	bne.n	8006a18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069da:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80069dc:	429a      	cmp	r2, r3
 80069de:	d11b      	bne.n	8006a18 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ea:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d113      	bne.n	8006a18 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069fa:	085b      	lsrs	r3, r3, #1
 80069fc:	3b01      	subs	r3, #1
 80069fe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d109      	bne.n	8006a18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0e:	085b      	lsrs	r3, r3, #1
 8006a10:	3b01      	subs	r3, #1
 8006a12:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d06b      	beq.n	8006af0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006a18:	69bb      	ldr	r3, [r7, #24]
 8006a1a:	2b0c      	cmp	r3, #12
 8006a1c:	d062      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006a1e:	4b32      	ldr	r3, [pc, #200]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d001      	beq.n	8006a2e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e0ac      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006a2e:	4b2e      	ldr	r3, [pc, #184]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a2d      	ldr	r2, [pc, #180]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006a34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a38:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006a3a:	f7fe fe0b 	bl	8005654 <HAL_GetTick>
 8006a3e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a40:	e008      	b.n	8006a54 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a42:	f7fe fe07 	bl	8005654 <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d901      	bls.n	8006a54 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	e099      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a54:	4b24      	ldr	r3, [pc, #144]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1f0      	bne.n	8006a42 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a60:	4b21      	ldr	r3, [pc, #132]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006a62:	68da      	ldr	r2, [r3, #12]
 8006a64:	4b21      	ldr	r3, [pc, #132]	; (8006aec <HAL_RCC_OscConfig+0x77c>)
 8006a66:	4013      	ands	r3, r2
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006a70:	3a01      	subs	r2, #1
 8006a72:	0112      	lsls	r2, r2, #4
 8006a74:	4311      	orrs	r1, r2
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006a7a:	0212      	lsls	r2, r2, #8
 8006a7c:	4311      	orrs	r1, r2
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006a82:	0852      	lsrs	r2, r2, #1
 8006a84:	3a01      	subs	r2, #1
 8006a86:	0552      	lsls	r2, r2, #21
 8006a88:	4311      	orrs	r1, r2
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006a8e:	0852      	lsrs	r2, r2, #1
 8006a90:	3a01      	subs	r2, #1
 8006a92:	0652      	lsls	r2, r2, #25
 8006a94:	4311      	orrs	r1, r2
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a9a:	06d2      	lsls	r2, r2, #27
 8006a9c:	430a      	orrs	r2, r1
 8006a9e:	4912      	ldr	r1, [pc, #72]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006aa4:	4b10      	ldr	r3, [pc, #64]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a0f      	ldr	r2, [pc, #60]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006aaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006aae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006ab0:	4b0d      	ldr	r3, [pc, #52]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	4a0c      	ldr	r2, [pc, #48]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006ab6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006aba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006abc:	f7fe fdca 	bl	8005654 <HAL_GetTick>
 8006ac0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ac2:	e008      	b.n	8006ad6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ac4:	f7fe fdc6 	bl	8005654 <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d901      	bls.n	8006ad6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006ad2:	2303      	movs	r3, #3
 8006ad4:	e058      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ad6:	4b04      	ldr	r3, [pc, #16]	; (8006ae8 <HAL_RCC_OscConfig+0x778>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d0f0      	beq.n	8006ac4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006ae2:	e050      	b.n	8006b86 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e04f      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
 8006ae8:	40021000 	.word	0x40021000
 8006aec:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006af0:	4b27      	ldr	r3, [pc, #156]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d144      	bne.n	8006b86 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006afc:	4b24      	ldr	r3, [pc, #144]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a23      	ldr	r2, [pc, #140]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b06:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006b08:	4b21      	ldr	r3, [pc, #132]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	4a20      	ldr	r2, [pc, #128]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b12:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006b14:	f7fe fd9e 	bl	8005654 <HAL_GetTick>
 8006b18:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b1a:	e008      	b.n	8006b2e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b1c:	f7fe fd9a 	bl	8005654 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e02c      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b2e:	4b18      	ldr	r3, [pc, #96]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d0f0      	beq.n	8006b1c <HAL_RCC_OscConfig+0x7ac>
 8006b3a:	e024      	b.n	8006b86 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	2b0c      	cmp	r3, #12
 8006b40:	d01f      	beq.n	8006b82 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b42:	4b13      	ldr	r3, [pc, #76]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a12      	ldr	r2, [pc, #72]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4e:	f7fe fd81 	bl	8005654 <HAL_GetTick>
 8006b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b54:	e008      	b.n	8006b68 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b56:	f7fe fd7d 	bl	8005654 <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e00f      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b68:	4b09      	ldr	r3, [pc, #36]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1f0      	bne.n	8006b56 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006b74:	4b06      	ldr	r3, [pc, #24]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b76:	68da      	ldr	r2, [r3, #12]
 8006b78:	4905      	ldr	r1, [pc, #20]	; (8006b90 <HAL_RCC_OscConfig+0x820>)
 8006b7a:	4b06      	ldr	r3, [pc, #24]	; (8006b94 <HAL_RCC_OscConfig+0x824>)
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	60cb      	str	r3, [r1, #12]
 8006b80:	e001      	b.n	8006b86 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e000      	b.n	8006b88 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3720      	adds	r7, #32
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	40021000 	.word	0x40021000
 8006b94:	feeefffc 	.word	0xfeeefffc

08006b98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d101      	bne.n	8006bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e0e7      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006bac:	4b75      	ldr	r3, [pc, #468]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0307 	and.w	r3, r3, #7
 8006bb4:	683a      	ldr	r2, [r7, #0]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d910      	bls.n	8006bdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bba:	4b72      	ldr	r3, [pc, #456]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f023 0207 	bic.w	r2, r3, #7
 8006bc2:	4970      	ldr	r1, [pc, #448]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bca:	4b6e      	ldr	r3, [pc, #440]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0307 	and.w	r3, r3, #7
 8006bd2:	683a      	ldr	r2, [r7, #0]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d001      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e0cf      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0302 	and.w	r3, r3, #2
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d010      	beq.n	8006c0a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	689a      	ldr	r2, [r3, #8]
 8006bec:	4b66      	ldr	r3, [pc, #408]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d908      	bls.n	8006c0a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bf8:	4b63      	ldr	r3, [pc, #396]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	4960      	ldr	r1, [pc, #384]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d04c      	beq.n	8006cb0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	2b03      	cmp	r3, #3
 8006c1c:	d107      	bne.n	8006c2e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c1e:	4b5a      	ldr	r3, [pc, #360]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d121      	bne.n	8006c6e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e0a6      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	2b02      	cmp	r3, #2
 8006c34:	d107      	bne.n	8006c46 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c36:	4b54      	ldr	r3, [pc, #336]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d115      	bne.n	8006c6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e09a      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d107      	bne.n	8006c5e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006c4e:	4b4e      	ldr	r3, [pc, #312]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0302 	and.w	r3, r3, #2
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d109      	bne.n	8006c6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e08e      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c5e:	4b4a      	ldr	r3, [pc, #296]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d101      	bne.n	8006c6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e086      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c6e:	4b46      	ldr	r3, [pc, #280]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f023 0203 	bic.w	r2, r3, #3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	4943      	ldr	r1, [pc, #268]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c80:	f7fe fce8 	bl	8005654 <HAL_GetTick>
 8006c84:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c86:	e00a      	b.n	8006c9e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c88:	f7fe fce4 	bl	8005654 <HAL_GetTick>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d901      	bls.n	8006c9e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e06e      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c9e:	4b3a      	ldr	r3, [pc, #232]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f003 020c 	and.w	r2, r3, #12
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d1eb      	bne.n	8006c88 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 0302 	and.w	r3, r3, #2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d010      	beq.n	8006cde <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	4b31      	ldr	r3, [pc, #196]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d208      	bcs.n	8006cde <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ccc:	4b2e      	ldr	r3, [pc, #184]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	492b      	ldr	r1, [pc, #172]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006cde:	4b29      	ldr	r3, [pc, #164]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0307 	and.w	r3, r3, #7
 8006ce6:	683a      	ldr	r2, [r7, #0]
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d210      	bcs.n	8006d0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cec:	4b25      	ldr	r3, [pc, #148]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f023 0207 	bic.w	r2, r3, #7
 8006cf4:	4923      	ldr	r1, [pc, #140]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cfc:	4b21      	ldr	r3, [pc, #132]	; (8006d84 <HAL_RCC_ClockConfig+0x1ec>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 0307 	and.w	r3, r3, #7
 8006d04:	683a      	ldr	r2, [r7, #0]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d001      	beq.n	8006d0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e036      	b.n	8006d7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 0304 	and.w	r3, r3, #4
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d008      	beq.n	8006d2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d1a:	4b1b      	ldr	r3, [pc, #108]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	4918      	ldr	r1, [pc, #96]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 0308 	and.w	r3, r3, #8
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d009      	beq.n	8006d4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d38:	4b13      	ldr	r3, [pc, #76]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	00db      	lsls	r3, r3, #3
 8006d46:	4910      	ldr	r1, [pc, #64]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d4c:	f000 f824 	bl	8006d98 <HAL_RCC_GetSysClockFreq>
 8006d50:	4602      	mov	r2, r0
 8006d52:	4b0d      	ldr	r3, [pc, #52]	; (8006d88 <HAL_RCC_ClockConfig+0x1f0>)
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	091b      	lsrs	r3, r3, #4
 8006d58:	f003 030f 	and.w	r3, r3, #15
 8006d5c:	490b      	ldr	r1, [pc, #44]	; (8006d8c <HAL_RCC_ClockConfig+0x1f4>)
 8006d5e:	5ccb      	ldrb	r3, [r1, r3]
 8006d60:	f003 031f 	and.w	r3, r3, #31
 8006d64:	fa22 f303 	lsr.w	r3, r2, r3
 8006d68:	4a09      	ldr	r2, [pc, #36]	; (8006d90 <HAL_RCC_ClockConfig+0x1f8>)
 8006d6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006d6c:	4b09      	ldr	r3, [pc, #36]	; (8006d94 <HAL_RCC_ClockConfig+0x1fc>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4618      	mov	r0, r3
 8006d72:	f7fe fc33 	bl	80055dc <HAL_InitTick>
 8006d76:	4603      	mov	r3, r0
 8006d78:	72fb      	strb	r3, [r7, #11]

  return status;
 8006d7a:	7afb      	ldrb	r3, [r7, #11]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	40022000 	.word	0x40022000
 8006d88:	40021000 	.word	0x40021000
 8006d8c:	0800b1c8 	.word	0x0800b1c8
 8006d90:	20000018 	.word	0x20000018
 8006d94:	20000010 	.word	0x20000010

08006d98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b089      	sub	sp, #36	; 0x24
 8006d9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	61fb      	str	r3, [r7, #28]
 8006da2:	2300      	movs	r3, #0
 8006da4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006da6:	4b3e      	ldr	r3, [pc, #248]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f003 030c 	and.w	r3, r3, #12
 8006dae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006db0:	4b3b      	ldr	r3, [pc, #236]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	f003 0303 	and.w	r3, r3, #3
 8006db8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d005      	beq.n	8006dcc <HAL_RCC_GetSysClockFreq+0x34>
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	2b0c      	cmp	r3, #12
 8006dc4:	d121      	bne.n	8006e0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d11e      	bne.n	8006e0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006dcc:	4b34      	ldr	r3, [pc, #208]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 0308 	and.w	r3, r3, #8
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d107      	bne.n	8006de8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006dd8:	4b31      	ldr	r3, [pc, #196]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006dde:	0a1b      	lsrs	r3, r3, #8
 8006de0:	f003 030f 	and.w	r3, r3, #15
 8006de4:	61fb      	str	r3, [r7, #28]
 8006de6:	e005      	b.n	8006df4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006de8:	4b2d      	ldr	r3, [pc, #180]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	091b      	lsrs	r3, r3, #4
 8006dee:	f003 030f 	and.w	r3, r3, #15
 8006df2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006df4:	4a2b      	ldr	r2, [pc, #172]	; (8006ea4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dfc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d10d      	bne.n	8006e20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006e04:	69fb      	ldr	r3, [r7, #28]
 8006e06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006e08:	e00a      	b.n	8006e20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	2b04      	cmp	r3, #4
 8006e0e:	d102      	bne.n	8006e16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006e10:	4b25      	ldr	r3, [pc, #148]	; (8006ea8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006e12:	61bb      	str	r3, [r7, #24]
 8006e14:	e004      	b.n	8006e20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	2b08      	cmp	r3, #8
 8006e1a:	d101      	bne.n	8006e20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006e1c:	4b23      	ldr	r3, [pc, #140]	; (8006eac <HAL_RCC_GetSysClockFreq+0x114>)
 8006e1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	2b0c      	cmp	r3, #12
 8006e24:	d134      	bne.n	8006e90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e26:	4b1e      	ldr	r3, [pc, #120]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	f003 0303 	and.w	r3, r3, #3
 8006e2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d003      	beq.n	8006e3e <HAL_RCC_GetSysClockFreq+0xa6>
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b03      	cmp	r3, #3
 8006e3a:	d003      	beq.n	8006e44 <HAL_RCC_GetSysClockFreq+0xac>
 8006e3c:	e005      	b.n	8006e4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006e3e:	4b1a      	ldr	r3, [pc, #104]	; (8006ea8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006e40:	617b      	str	r3, [r7, #20]
      break;
 8006e42:	e005      	b.n	8006e50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006e44:	4b19      	ldr	r3, [pc, #100]	; (8006eac <HAL_RCC_GetSysClockFreq+0x114>)
 8006e46:	617b      	str	r3, [r7, #20]
      break;
 8006e48:	e002      	b.n	8006e50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	617b      	str	r3, [r7, #20]
      break;
 8006e4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e50:	4b13      	ldr	r3, [pc, #76]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	091b      	lsrs	r3, r3, #4
 8006e56:	f003 0307 	and.w	r3, r3, #7
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006e5e:	4b10      	ldr	r3, [pc, #64]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	0a1b      	lsrs	r3, r3, #8
 8006e64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	fb03 f202 	mul.w	r2, r3, r2
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e76:	4b0a      	ldr	r3, [pc, #40]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	0e5b      	lsrs	r3, r3, #25
 8006e7c:	f003 0303 	and.w	r3, r3, #3
 8006e80:	3301      	adds	r3, #1
 8006e82:	005b      	lsls	r3, r3, #1
 8006e84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006e90:	69bb      	ldr	r3, [r7, #24]
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3724      	adds	r7, #36	; 0x24
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	40021000 	.word	0x40021000
 8006ea4:	0800b1d8 	.word	0x0800b1d8
 8006ea8:	00f42400 	.word	0x00f42400
 8006eac:	02dc6c00 	.word	0x02dc6c00

08006eb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006eb8:	2300      	movs	r3, #0
 8006eba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006ebc:	4b2a      	ldr	r3, [pc, #168]	; (8006f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d003      	beq.n	8006ed0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006ec8:	f7ff f9ee 	bl	80062a8 <HAL_PWREx_GetVoltageRange>
 8006ecc:	6178      	str	r0, [r7, #20]
 8006ece:	e014      	b.n	8006efa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006ed0:	4b25      	ldr	r3, [pc, #148]	; (8006f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ed4:	4a24      	ldr	r2, [pc, #144]	; (8006f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006eda:	6593      	str	r3, [r2, #88]	; 0x58
 8006edc:	4b22      	ldr	r3, [pc, #136]	; (8006f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ee4:	60fb      	str	r3, [r7, #12]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006ee8:	f7ff f9de 	bl	80062a8 <HAL_PWREx_GetVoltageRange>
 8006eec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006eee:	4b1e      	ldr	r3, [pc, #120]	; (8006f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ef2:	4a1d      	ldr	r2, [pc, #116]	; (8006f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ef4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ef8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f00:	d10b      	bne.n	8006f1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2b80      	cmp	r3, #128	; 0x80
 8006f06:	d919      	bls.n	8006f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2ba0      	cmp	r3, #160	; 0xa0
 8006f0c:	d902      	bls.n	8006f14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006f0e:	2302      	movs	r3, #2
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	e013      	b.n	8006f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006f14:	2301      	movs	r3, #1
 8006f16:	613b      	str	r3, [r7, #16]
 8006f18:	e010      	b.n	8006f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2b80      	cmp	r3, #128	; 0x80
 8006f1e:	d902      	bls.n	8006f26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006f20:	2303      	movs	r3, #3
 8006f22:	613b      	str	r3, [r7, #16]
 8006f24:	e00a      	b.n	8006f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2b80      	cmp	r3, #128	; 0x80
 8006f2a:	d102      	bne.n	8006f32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	613b      	str	r3, [r7, #16]
 8006f30:	e004      	b.n	8006f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2b70      	cmp	r3, #112	; 0x70
 8006f36:	d101      	bne.n	8006f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006f38:	2301      	movs	r3, #1
 8006f3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006f3c:	4b0b      	ldr	r3, [pc, #44]	; (8006f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f023 0207 	bic.w	r2, r3, #7
 8006f44:	4909      	ldr	r1, [pc, #36]	; (8006f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006f4c:	4b07      	ldr	r3, [pc, #28]	; (8006f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f003 0307 	and.w	r3, r3, #7
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d001      	beq.n	8006f5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e000      	b.n	8006f60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3718      	adds	r7, #24
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	40021000 	.word	0x40021000
 8006f6c:	40022000 	.word	0x40022000

08006f70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f78:	2300      	movs	r3, #0
 8006f7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d031      	beq.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006f94:	d01a      	beq.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006f96:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006f9a:	d814      	bhi.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d009      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006fa0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006fa4:	d10f      	bne.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006fa6:	4b5d      	ldr	r3, [pc, #372]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	4a5c      	ldr	r2, [pc, #368]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fb0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006fb2:	e00c      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3304      	adds	r3, #4
 8006fb8:	2100      	movs	r1, #0
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f000 f9f0 	bl	80073a0 <RCCEx_PLLSAI1_Config>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006fc4:	e003      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	74fb      	strb	r3, [r7, #19]
      break;
 8006fca:	e000      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006fcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fce:	7cfb      	ldrb	r3, [r7, #19]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10b      	bne.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006fd4:	4b51      	ldr	r3, [pc, #324]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fda:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe2:	494e      	ldr	r1, [pc, #312]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006fea:	e001      	b.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fec:	7cfb      	ldrb	r3, [r7, #19]
 8006fee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f000 809e 	beq.w	800713a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ffe:	2300      	movs	r3, #0
 8007000:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007002:	4b46      	ldr	r3, [pc, #280]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d101      	bne.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800700e:	2301      	movs	r3, #1
 8007010:	e000      	b.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007012:	2300      	movs	r3, #0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00d      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007018:	4b40      	ldr	r3, [pc, #256]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800701a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800701c:	4a3f      	ldr	r2, [pc, #252]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800701e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007022:	6593      	str	r3, [r2, #88]	; 0x58
 8007024:	4b3d      	ldr	r3, [pc, #244]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007028:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800702c:	60bb      	str	r3, [r7, #8]
 800702e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007030:	2301      	movs	r3, #1
 8007032:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007034:	4b3a      	ldr	r3, [pc, #232]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a39      	ldr	r2, [pc, #228]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800703a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800703e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007040:	f7fe fb08 	bl	8005654 <HAL_GetTick>
 8007044:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007046:	e009      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007048:	f7fe fb04 	bl	8005654 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	2b02      	cmp	r3, #2
 8007054:	d902      	bls.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007056:	2303      	movs	r3, #3
 8007058:	74fb      	strb	r3, [r7, #19]
        break;
 800705a:	e005      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800705c:	4b30      	ldr	r3, [pc, #192]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007064:	2b00      	cmp	r3, #0
 8007066:	d0ef      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007068:	7cfb      	ldrb	r3, [r7, #19]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d15a      	bne.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800706e:	4b2b      	ldr	r3, [pc, #172]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007074:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007078:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d01e      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	429a      	cmp	r2, r3
 8007088:	d019      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800708a:	4b24      	ldr	r3, [pc, #144]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800708c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007090:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007094:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007096:	4b21      	ldr	r3, [pc, #132]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800709c:	4a1f      	ldr	r2, [pc, #124]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800709e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070a6:	4b1d      	ldr	r3, [pc, #116]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ac:	4a1b      	ldr	r2, [pc, #108]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80070b6:	4a19      	ldr	r2, [pc, #100]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d016      	beq.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070c8:	f7fe fac4 	bl	8005654 <HAL_GetTick>
 80070cc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070ce:	e00b      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070d0:	f7fe fac0 	bl	8005654 <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	f241 3288 	movw	r2, #5000	; 0x1388
 80070de:	4293      	cmp	r3, r2
 80070e0:	d902      	bls.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	74fb      	strb	r3, [r7, #19]
            break;
 80070e6:	e006      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070e8:	4b0c      	ldr	r3, [pc, #48]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ee:	f003 0302 	and.w	r3, r3, #2
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0ec      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80070f6:	7cfb      	ldrb	r3, [r7, #19]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10b      	bne.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070fc:	4b07      	ldr	r3, [pc, #28]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007102:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800710a:	4904      	ldr	r1, [pc, #16]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800710c:	4313      	orrs	r3, r2
 800710e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007112:	e009      	b.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007114:	7cfb      	ldrb	r3, [r7, #19]
 8007116:	74bb      	strb	r3, [r7, #18]
 8007118:	e006      	b.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800711a:	bf00      	nop
 800711c:	40021000 	.word	0x40021000
 8007120:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007124:	7cfb      	ldrb	r3, [r7, #19]
 8007126:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007128:	7c7b      	ldrb	r3, [r7, #17]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d105      	bne.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800712e:	4b9b      	ldr	r3, [pc, #620]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007132:	4a9a      	ldr	r2, [pc, #616]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007134:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007138:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 0301 	and.w	r3, r3, #1
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007146:	4b95      	ldr	r3, [pc, #596]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800714c:	f023 0203 	bic.w	r2, r3, #3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a1b      	ldr	r3, [r3, #32]
 8007154:	4991      	ldr	r1, [pc, #580]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007156:	4313      	orrs	r3, r2
 8007158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0302 	and.w	r3, r3, #2
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00a      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007168:	4b8c      	ldr	r3, [pc, #560]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800716a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800716e:	f023 020c 	bic.w	r2, r3, #12
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007176:	4989      	ldr	r1, [pc, #548]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007178:	4313      	orrs	r3, r2
 800717a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0304 	and.w	r3, r3, #4
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800718a:	4b84      	ldr	r3, [pc, #528]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800718c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007190:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007198:	4980      	ldr	r1, [pc, #512]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800719a:	4313      	orrs	r3, r2
 800719c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0320 	and.w	r3, r3, #32
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00a      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80071ac:	4b7b      	ldr	r3, [pc, #492]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ba:	4978      	ldr	r1, [pc, #480]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071bc:	4313      	orrs	r3, r2
 80071be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071ce:	4b73      	ldr	r3, [pc, #460]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071d4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071dc:	496f      	ldr	r1, [pc, #444]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071de:	4313      	orrs	r3, r2
 80071e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00a      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80071f0:	4b6a      	ldr	r3, [pc, #424]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fe:	4967      	ldr	r1, [pc, #412]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007200:	4313      	orrs	r3, r2
 8007202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007212:	4b62      	ldr	r3, [pc, #392]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007218:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007220:	495e      	ldr	r1, [pc, #376]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007222:	4313      	orrs	r3, r2
 8007224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00a      	beq.n	800724a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007234:	4b59      	ldr	r3, [pc, #356]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800723a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007242:	4956      	ldr	r1, [pc, #344]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007244:	4313      	orrs	r3, r2
 8007246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00a      	beq.n	800726c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007256:	4b51      	ldr	r3, [pc, #324]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800725c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007264:	494d      	ldr	r1, [pc, #308]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007266:	4313      	orrs	r3, r2
 8007268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d028      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007278:	4b48      	ldr	r3, [pc, #288]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800727a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800727e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007286:	4945      	ldr	r1, [pc, #276]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007288:	4313      	orrs	r3, r2
 800728a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007292:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007296:	d106      	bne.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007298:	4b40      	ldr	r3, [pc, #256]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	4a3f      	ldr	r2, [pc, #252]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800729e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072a2:	60d3      	str	r3, [r2, #12]
 80072a4:	e011      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80072ae:	d10c      	bne.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	3304      	adds	r3, #4
 80072b4:	2101      	movs	r1, #1
 80072b6:	4618      	mov	r0, r3
 80072b8:	f000 f872 	bl	80073a0 <RCCEx_PLLSAI1_Config>
 80072bc:	4603      	mov	r3, r0
 80072be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80072c0:	7cfb      	ldrb	r3, [r7, #19]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d001      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80072c6:	7cfb      	ldrb	r3, [r7, #19]
 80072c8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d028      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80072d6:	4b31      	ldr	r3, [pc, #196]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80072d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072e4:	492d      	ldr	r1, [pc, #180]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80072e6:	4313      	orrs	r3, r2
 80072e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072f4:	d106      	bne.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072f6:	4b29      	ldr	r3, [pc, #164]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	4a28      	ldr	r2, [pc, #160]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80072fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007300:	60d3      	str	r3, [r2, #12]
 8007302:	e011      	b.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007308:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800730c:	d10c      	bne.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	3304      	adds	r3, #4
 8007312:	2101      	movs	r1, #1
 8007314:	4618      	mov	r0, r3
 8007316:	f000 f843 	bl	80073a0 <RCCEx_PLLSAI1_Config>
 800731a:	4603      	mov	r3, r0
 800731c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800731e:	7cfb      	ldrb	r3, [r7, #19]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d001      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8007324:	7cfb      	ldrb	r3, [r7, #19]
 8007326:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d01c      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007334:	4b19      	ldr	r3, [pc, #100]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800733a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007342:	4916      	ldr	r1, [pc, #88]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007344:	4313      	orrs	r3, r2
 8007346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800734e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007352:	d10c      	bne.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3304      	adds	r3, #4
 8007358:	2102      	movs	r1, #2
 800735a:	4618      	mov	r0, r3
 800735c:	f000 f820 	bl	80073a0 <RCCEx_PLLSAI1_Config>
 8007360:	4603      	mov	r3, r0
 8007362:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007364:	7cfb      	ldrb	r3, [r7, #19]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d001      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 800736a:	7cfb      	ldrb	r3, [r7, #19]
 800736c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00a      	beq.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800737a:	4b08      	ldr	r3, [pc, #32]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800737c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007380:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007388:	4904      	ldr	r1, [pc, #16]	; (800739c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800738a:	4313      	orrs	r3, r2
 800738c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007390:	7cbb      	ldrb	r3, [r7, #18]
}
 8007392:	4618      	mov	r0, r3
 8007394:	3718      	adds	r7, #24
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	40021000 	.word	0x40021000

080073a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80073ae:	4b74      	ldr	r3, [pc, #464]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	f003 0303 	and.w	r3, r3, #3
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d018      	beq.n	80073ec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80073ba:	4b71      	ldr	r3, [pc, #452]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	f003 0203 	and.w	r2, r3, #3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d10d      	bne.n	80073e6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
       ||
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d009      	beq.n	80073e6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80073d2:	4b6b      	ldr	r3, [pc, #428]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	091b      	lsrs	r3, r3, #4
 80073d8:	f003 0307 	and.w	r3, r3, #7
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	685b      	ldr	r3, [r3, #4]
       ||
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d047      	beq.n	8007476 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	73fb      	strb	r3, [r7, #15]
 80073ea:	e044      	b.n	8007476 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b03      	cmp	r3, #3
 80073f2:	d018      	beq.n	8007426 <RCCEx_PLLSAI1_Config+0x86>
 80073f4:	2b03      	cmp	r3, #3
 80073f6:	d825      	bhi.n	8007444 <RCCEx_PLLSAI1_Config+0xa4>
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d002      	beq.n	8007402 <RCCEx_PLLSAI1_Config+0x62>
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d009      	beq.n	8007414 <RCCEx_PLLSAI1_Config+0x74>
 8007400:	e020      	b.n	8007444 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007402:	4b5f      	ldr	r3, [pc, #380]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0302 	and.w	r3, r3, #2
 800740a:	2b00      	cmp	r3, #0
 800740c:	d11d      	bne.n	800744a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007412:	e01a      	b.n	800744a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007414:	4b5a      	ldr	r3, [pc, #360]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800741c:	2b00      	cmp	r3, #0
 800741e:	d116      	bne.n	800744e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007424:	e013      	b.n	800744e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007426:	4b56      	ldr	r3, [pc, #344]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10f      	bne.n	8007452 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007432:	4b53      	ldr	r3, [pc, #332]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d109      	bne.n	8007452 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007442:	e006      	b.n	8007452 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	73fb      	strb	r3, [r7, #15]
      break;
 8007448:	e004      	b.n	8007454 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800744a:	bf00      	nop
 800744c:	e002      	b.n	8007454 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800744e:	bf00      	nop
 8007450:	e000      	b.n	8007454 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007452:	bf00      	nop
    }

    if(status == HAL_OK)
 8007454:	7bfb      	ldrb	r3, [r7, #15]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d10d      	bne.n	8007476 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800745a:	4b49      	ldr	r3, [pc, #292]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6819      	ldr	r1, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	3b01      	subs	r3, #1
 800746c:	011b      	lsls	r3, r3, #4
 800746e:	430b      	orrs	r3, r1
 8007470:	4943      	ldr	r1, [pc, #268]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007472:	4313      	orrs	r3, r2
 8007474:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007476:	7bfb      	ldrb	r3, [r7, #15]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d17c      	bne.n	8007576 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800747c:	4b40      	ldr	r3, [pc, #256]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a3f      	ldr	r2, [pc, #252]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007482:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007486:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007488:	f7fe f8e4 	bl	8005654 <HAL_GetTick>
 800748c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800748e:	e009      	b.n	80074a4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007490:	f7fe f8e0 	bl	8005654 <HAL_GetTick>
 8007494:	4602      	mov	r2, r0
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	2b02      	cmp	r3, #2
 800749c:	d902      	bls.n	80074a4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	73fb      	strb	r3, [r7, #15]
        break;
 80074a2:	e005      	b.n	80074b0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80074a4:	4b36      	ldr	r3, [pc, #216]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1ef      	bne.n	8007490 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80074b0:	7bfb      	ldrb	r3, [r7, #15]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d15f      	bne.n	8007576 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d110      	bne.n	80074de <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80074bc:	4b30      	ldr	r3, [pc, #192]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80074c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	6892      	ldr	r2, [r2, #8]
 80074cc:	0211      	lsls	r1, r2, #8
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	68d2      	ldr	r2, [r2, #12]
 80074d2:	06d2      	lsls	r2, r2, #27
 80074d4:	430a      	orrs	r2, r1
 80074d6:	492a      	ldr	r1, [pc, #168]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074d8:	4313      	orrs	r3, r2
 80074da:	610b      	str	r3, [r1, #16]
 80074dc:	e027      	b.n	800752e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d112      	bne.n	800750a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80074e4:	4b26      	ldr	r3, [pc, #152]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074e6:	691b      	ldr	r3, [r3, #16]
 80074e8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80074ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	6892      	ldr	r2, [r2, #8]
 80074f4:	0211      	lsls	r1, r2, #8
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	6912      	ldr	r2, [r2, #16]
 80074fa:	0852      	lsrs	r2, r2, #1
 80074fc:	3a01      	subs	r2, #1
 80074fe:	0552      	lsls	r2, r2, #21
 8007500:	430a      	orrs	r2, r1
 8007502:	491f      	ldr	r1, [pc, #124]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007504:	4313      	orrs	r3, r2
 8007506:	610b      	str	r3, [r1, #16]
 8007508:	e011      	b.n	800752e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800750a:	4b1d      	ldr	r3, [pc, #116]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007512:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	6892      	ldr	r2, [r2, #8]
 800751a:	0211      	lsls	r1, r2, #8
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	6952      	ldr	r2, [r2, #20]
 8007520:	0852      	lsrs	r2, r2, #1
 8007522:	3a01      	subs	r2, #1
 8007524:	0652      	lsls	r2, r2, #25
 8007526:	430a      	orrs	r2, r1
 8007528:	4915      	ldr	r1, [pc, #84]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 800752a:	4313      	orrs	r3, r2
 800752c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800752e:	4b14      	ldr	r3, [pc, #80]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a13      	ldr	r2, [pc, #76]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007534:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007538:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800753a:	f7fe f88b 	bl	8005654 <HAL_GetTick>
 800753e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007540:	e009      	b.n	8007556 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007542:	f7fe f887 	bl	8005654 <HAL_GetTick>
 8007546:	4602      	mov	r2, r0
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	2b02      	cmp	r3, #2
 800754e:	d902      	bls.n	8007556 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	73fb      	strb	r3, [r7, #15]
          break;
 8007554:	e005      	b.n	8007562 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007556:	4b0a      	ldr	r3, [pc, #40]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d0ef      	beq.n	8007542 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007562:	7bfb      	ldrb	r3, [r7, #15]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d106      	bne.n	8007576 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007568:	4b05      	ldr	r3, [pc, #20]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 800756a:	691a      	ldr	r2, [r3, #16]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	699b      	ldr	r3, [r3, #24]
 8007570:	4903      	ldr	r1, [pc, #12]	; (8007580 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007572:	4313      	orrs	r3, r2
 8007574:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007576:	7bfb      	ldrb	r3, [r7, #15]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3710      	adds	r7, #16
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}
 8007580:	40021000 	.word	0x40021000

08007584 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d06c      	beq.n	8007670 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800759c:	b2db      	uxtb	r3, r3
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d106      	bne.n	80075b0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f002 f8c8 	bl	8009740 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	22ca      	movs	r2, #202	; 0xca
 80075be:	625a      	str	r2, [r3, #36]	; 0x24
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2253      	movs	r2, #83	; 0x53
 80075c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f87c 	bl	80076c6 <RTC_EnterInitMode>
 80075ce:	4603      	mov	r3, r0
 80075d0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80075d2:	7bfb      	ldrb	r3, [r7, #15]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d14b      	bne.n	8007670 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	6812      	ldr	r2, [r2, #0]
 80075e2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80075e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075ea:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	6899      	ldr	r1, [r3, #8]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	685a      	ldr	r2, [r3, #4]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	431a      	orrs	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	699b      	ldr	r3, [r3, #24]
 8007600:	431a      	orrs	r2, r3
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	430a      	orrs	r2, r1
 8007608:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	68d2      	ldr	r2, [r2, #12]
 8007612:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6919      	ldr	r1, [r3, #16]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	041a      	lsls	r2, r3, #16
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	430a      	orrs	r2, r1
 8007626:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 f87f 	bl	800772c <RTC_ExitInitMode>
 800762e:	4603      	mov	r3, r0
 8007630:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007632:	7bfb      	ldrb	r3, [r7, #15]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d11b      	bne.n	8007670 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f022 0203 	bic.w	r2, r2, #3
 8007646:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	69da      	ldr	r2, [r3, #28]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	431a      	orrs	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	430a      	orrs	r2, r1
 800765e:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	22ff      	movs	r2, #255	; 0xff
 8007666:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8007670:	7bfb      	ldrb	r3, [r7, #15]
}
 8007672:	4618      	mov	r0, r3
 8007674:	3710      	adds	r7, #16
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800767a:	b580      	push	{r7, lr}
 800767c:	b084      	sub	sp, #16
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68da      	ldr	r2, [r3, #12]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007690:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007692:	f7fd ffdf 	bl	8005654 <HAL_GetTick>
 8007696:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007698:	e009      	b.n	80076ae <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800769a:	f7fd ffdb 	bl	8005654 <HAL_GetTick>
 800769e:	4602      	mov	r2, r0
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076a8:	d901      	bls.n	80076ae <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e007      	b.n	80076be <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	f003 0320 	and.w	r3, r3, #32
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d0ee      	beq.n	800769a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3710      	adds	r7, #16
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b084      	sub	sp, #16
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076ce:	2300      	movs	r3, #0
 80076d0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d120      	bne.n	8007722 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076e8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80076ea:	f7fd ffb3 	bl	8005654 <HAL_GetTick>
 80076ee:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80076f0:	e00d      	b.n	800770e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80076f2:	f7fd ffaf 	bl	8005654 <HAL_GetTick>
 80076f6:	4602      	mov	r2, r0
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	1ad3      	subs	r3, r2, r3
 80076fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007700:	d905      	bls.n	800770e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2203      	movs	r2, #3
 800770a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <RTC_EnterInitMode+0x5c>
 800771c:	7bfb      	ldrb	r3, [r7, #15]
 800771e:	2b03      	cmp	r3, #3
 8007720:	d1e7      	bne.n	80076f2 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007722:	7bfb      	ldrb	r3, [r7, #15]
}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007734:	2300      	movs	r3, #0
 8007736:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007738:	4b1a      	ldr	r3, [pc, #104]	; (80077a4 <RTC_ExitInitMode+0x78>)
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	4a19      	ldr	r2, [pc, #100]	; (80077a4 <RTC_ExitInitMode+0x78>)
 800773e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007742:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007744:	4b17      	ldr	r3, [pc, #92]	; (80077a4 <RTC_ExitInitMode+0x78>)
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f003 0320 	and.w	r3, r3, #32
 800774c:	2b00      	cmp	r3, #0
 800774e:	d10c      	bne.n	800776a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f7ff ff92 	bl	800767a <HAL_RTC_WaitForSynchro>
 8007756:	4603      	mov	r3, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d01e      	beq.n	800779a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2203      	movs	r2, #3
 8007760:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	73fb      	strb	r3, [r7, #15]
 8007768:	e017      	b.n	800779a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800776a:	4b0e      	ldr	r3, [pc, #56]	; (80077a4 <RTC_ExitInitMode+0x78>)
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	4a0d      	ldr	r2, [pc, #52]	; (80077a4 <RTC_ExitInitMode+0x78>)
 8007770:	f023 0320 	bic.w	r3, r3, #32
 8007774:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f7ff ff7f 	bl	800767a <HAL_RTC_WaitForSynchro>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d005      	beq.n	800778e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2203      	movs	r2, #3
 8007786:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800778e:	4b05      	ldr	r3, [pc, #20]	; (80077a4 <RTC_ExitInitMode+0x78>)
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	4a04      	ldr	r2, [pc, #16]	; (80077a4 <RTC_ExitInitMode+0x78>)
 8007794:	f043 0320 	orr.w	r3, r3, #32
 8007798:	6093      	str	r3, [r2, #8]
  }

  return status;
 800779a:	7bfb      	ldrb	r3, [r7, #15]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	40002800 	.word	0x40002800

080077a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e049      	b.n	800784e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d106      	bne.n	80077d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f001 ffd2 	bl	8009778 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2202      	movs	r2, #2
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	3304      	adds	r3, #4
 80077e4:	4619      	mov	r1, r3
 80077e6:	4610      	mov	r0, r2
 80077e8:	f000 fe2e 	bl	8008448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3708      	adds	r7, #8
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b082      	sub	sp, #8
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d101      	bne.n	8007868 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e049      	b.n	80078fc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800786e:	b2db      	uxtb	r3, r3
 8007870:	2b00      	cmp	r3, #0
 8007872:	d106      	bne.n	8007882 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f002 f875 	bl	800996c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	3304      	adds	r3, #4
 8007892:	4619      	mov	r1, r3
 8007894:	4610      	mov	r0, r2
 8007896:	f000 fdd7 	bl	8008448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2201      	movs	r2, #1
 80078a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2201      	movs	r2, #1
 80078b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2201      	movs	r2, #1
 80078c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2201      	movs	r2, #1
 80078ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3708      	adds	r7, #8
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]
 8007910:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d109      	bne.n	8007930 <HAL_TIM_PWM_Start_DMA+0x2c>
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007922:	b2db      	uxtb	r3, r3
 8007924:	2b02      	cmp	r3, #2
 8007926:	bf0c      	ite	eq
 8007928:	2301      	moveq	r3, #1
 800792a:	2300      	movne	r3, #0
 800792c:	b2db      	uxtb	r3, r3
 800792e:	e03c      	b.n	80079aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	2b04      	cmp	r3, #4
 8007934:	d109      	bne.n	800794a <HAL_TIM_PWM_Start_DMA+0x46>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b02      	cmp	r3, #2
 8007940:	bf0c      	ite	eq
 8007942:	2301      	moveq	r3, #1
 8007944:	2300      	movne	r3, #0
 8007946:	b2db      	uxtb	r3, r3
 8007948:	e02f      	b.n	80079aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	2b08      	cmp	r3, #8
 800794e:	d109      	bne.n	8007964 <HAL_TIM_PWM_Start_DMA+0x60>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2b02      	cmp	r3, #2
 800795a:	bf0c      	ite	eq
 800795c:	2301      	moveq	r3, #1
 800795e:	2300      	movne	r3, #0
 8007960:	b2db      	uxtb	r3, r3
 8007962:	e022      	b.n	80079aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	2b0c      	cmp	r3, #12
 8007968:	d109      	bne.n	800797e <HAL_TIM_PWM_Start_DMA+0x7a>
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007970:	b2db      	uxtb	r3, r3
 8007972:	2b02      	cmp	r3, #2
 8007974:	bf0c      	ite	eq
 8007976:	2301      	moveq	r3, #1
 8007978:	2300      	movne	r3, #0
 800797a:	b2db      	uxtb	r3, r3
 800797c:	e015      	b.n	80079aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	2b10      	cmp	r3, #16
 8007982:	d109      	bne.n	8007998 <HAL_TIM_PWM_Start_DMA+0x94>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800798a:	b2db      	uxtb	r3, r3
 800798c:	2b02      	cmp	r3, #2
 800798e:	bf0c      	ite	eq
 8007990:	2301      	moveq	r3, #1
 8007992:	2300      	movne	r3, #0
 8007994:	b2db      	uxtb	r3, r3
 8007996:	e008      	b.n	80079aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	bf0c      	ite	eq
 80079a4:	2301      	moveq	r3, #1
 80079a6:	2300      	movne	r3, #0
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d001      	beq.n	80079b2 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80079ae:	2302      	movs	r3, #2
 80079b0:	e18d      	b.n	8007cce <HAL_TIM_PWM_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d109      	bne.n	80079cc <HAL_TIM_PWM_Start_DMA+0xc8>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	bf0c      	ite	eq
 80079c4:	2301      	moveq	r3, #1
 80079c6:	2300      	movne	r3, #0
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	e03c      	b.n	8007a46 <HAL_TIM_PWM_Start_DMA+0x142>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2b04      	cmp	r3, #4
 80079d0:	d109      	bne.n	80079e6 <HAL_TIM_PWM_Start_DMA+0xe2>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b01      	cmp	r3, #1
 80079dc:	bf0c      	ite	eq
 80079de:	2301      	moveq	r3, #1
 80079e0:	2300      	movne	r3, #0
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	e02f      	b.n	8007a46 <HAL_TIM_PWM_Start_DMA+0x142>
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	2b08      	cmp	r3, #8
 80079ea:	d109      	bne.n	8007a00 <HAL_TIM_PWM_Start_DMA+0xfc>
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	bf0c      	ite	eq
 80079f8:	2301      	moveq	r3, #1
 80079fa:	2300      	movne	r3, #0
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	e022      	b.n	8007a46 <HAL_TIM_PWM_Start_DMA+0x142>
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	2b0c      	cmp	r3, #12
 8007a04:	d109      	bne.n	8007a1a <HAL_TIM_PWM_Start_DMA+0x116>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	bf0c      	ite	eq
 8007a12:	2301      	moveq	r3, #1
 8007a14:	2300      	movne	r3, #0
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	e015      	b.n	8007a46 <HAL_TIM_PWM_Start_DMA+0x142>
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	2b10      	cmp	r3, #16
 8007a1e:	d109      	bne.n	8007a34 <HAL_TIM_PWM_Start_DMA+0x130>
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	bf0c      	ite	eq
 8007a2c:	2301      	moveq	r3, #1
 8007a2e:	2300      	movne	r3, #0
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	e008      	b.n	8007a46 <HAL_TIM_PWM_Start_DMA+0x142>
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007a3a:	b2db      	uxtb	r3, r3
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	bf0c      	ite	eq
 8007a40:	2301      	moveq	r3, #1
 8007a42:	2300      	movne	r3, #0
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d034      	beq.n	8007ab4 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d002      	beq.n	8007a56 <HAL_TIM_PWM_Start_DMA+0x152>
 8007a50:	887b      	ldrh	r3, [r7, #2]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d101      	bne.n	8007a5a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	e139      	b.n	8007cce <HAL_TIM_PWM_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d104      	bne.n	8007a6a <HAL_TIM_PWM_Start_DMA+0x166>
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2202      	movs	r2, #2
 8007a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a68:	e026      	b.n	8007ab8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2b04      	cmp	r3, #4
 8007a6e:	d104      	bne.n	8007a7a <HAL_TIM_PWM_Start_DMA+0x176>
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2202      	movs	r2, #2
 8007a74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a78:	e01e      	b.n	8007ab8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2b08      	cmp	r3, #8
 8007a7e:	d104      	bne.n	8007a8a <HAL_TIM_PWM_Start_DMA+0x186>
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2202      	movs	r2, #2
 8007a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a88:	e016      	b.n	8007ab8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	2b0c      	cmp	r3, #12
 8007a8e:	d104      	bne.n	8007a9a <HAL_TIM_PWM_Start_DMA+0x196>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2202      	movs	r2, #2
 8007a94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007a98:	e00e      	b.n	8007ab8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	2b10      	cmp	r3, #16
 8007a9e:	d104      	bne.n	8007aaa <HAL_TIM_PWM_Start_DMA+0x1a6>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007aa8:	e006      	b.n	8007ab8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2202      	movs	r2, #2
 8007aae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ab2:	e001      	b.n	8007ab8 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e10a      	b.n	8007cce <HAL_TIM_PWM_Start_DMA+0x3ca>
  }

  switch (Channel)
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	2b0c      	cmp	r3, #12
 8007abc:	f200 80ae 	bhi.w	8007c1c <HAL_TIM_PWM_Start_DMA+0x318>
 8007ac0:	a201      	add	r2, pc, #4	; (adr r2, 8007ac8 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8007ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac6:	bf00      	nop
 8007ac8:	08007afd 	.word	0x08007afd
 8007acc:	08007c1d 	.word	0x08007c1d
 8007ad0:	08007c1d 	.word	0x08007c1d
 8007ad4:	08007c1d 	.word	0x08007c1d
 8007ad8:	08007b45 	.word	0x08007b45
 8007adc:	08007c1d 	.word	0x08007c1d
 8007ae0:	08007c1d 	.word	0x08007c1d
 8007ae4:	08007c1d 	.word	0x08007c1d
 8007ae8:	08007b8d 	.word	0x08007b8d
 8007aec:	08007c1d 	.word	0x08007c1d
 8007af0:	08007c1d 	.word	0x08007c1d
 8007af4:	08007c1d 	.word	0x08007c1d
 8007af8:	08007bd5 	.word	0x08007bd5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b00:	4a75      	ldr	r2, [pc, #468]	; (8007cd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007b02:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b08:	4a74      	ldr	r2, [pc, #464]	; (8007cdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007b0a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b10:	4a73      	ldr	r2, [pc, #460]	; (8007ce0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007b12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007b18:	6879      	ldr	r1, [r7, #4]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	3334      	adds	r3, #52	; 0x34
 8007b20:	461a      	mov	r2, r3
 8007b22:	887b      	ldrh	r3, [r7, #2]
 8007b24:	f7fd ffc2 	bl	8005aac <HAL_DMA_Start_IT>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d001      	beq.n	8007b32 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e0cd      	b.n	8007cce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	68da      	ldr	r2, [r3, #12]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b40:	60da      	str	r2, [r3, #12]
      break;
 8007b42:	e06e      	b.n	8007c22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b48:	4a63      	ldr	r2, [pc, #396]	; (8007cd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007b4a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b50:	4a62      	ldr	r2, [pc, #392]	; (8007cdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007b52:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b58:	4a61      	ldr	r2, [pc, #388]	; (8007ce0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007b5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007b60:	6879      	ldr	r1, [r7, #4]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	3338      	adds	r3, #56	; 0x38
 8007b68:	461a      	mov	r2, r3
 8007b6a:	887b      	ldrh	r3, [r7, #2]
 8007b6c:	f7fd ff9e 	bl	8005aac <HAL_DMA_Start_IT>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e0a9      	b.n	8007cce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68da      	ldr	r2, [r3, #12]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b88:	60da      	str	r2, [r3, #12]
      break;
 8007b8a:	e04a      	b.n	8007c22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b90:	4a51      	ldr	r2, [pc, #324]	; (8007cd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007b92:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b98:	4a50      	ldr	r2, [pc, #320]	; (8007cdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007b9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba0:	4a4f      	ldr	r2, [pc, #316]	; (8007ce0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007ba2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007ba8:	6879      	ldr	r1, [r7, #4]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	333c      	adds	r3, #60	; 0x3c
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	887b      	ldrh	r3, [r7, #2]
 8007bb4:	f7fd ff7a 	bl	8005aac <HAL_DMA_Start_IT>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d001      	beq.n	8007bc2 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e085      	b.n	8007cce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	68da      	ldr	r2, [r3, #12]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007bd0:	60da      	str	r2, [r3, #12]
      break;
 8007bd2:	e026      	b.n	8007c22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd8:	4a3f      	ldr	r2, [pc, #252]	; (8007cd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007bda:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be0:	4a3e      	ldr	r2, [pc, #248]	; (8007cdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007be2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be8:	4a3d      	ldr	r2, [pc, #244]	; (8007ce0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007bea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007bf0:	6879      	ldr	r1, [r7, #4]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	3340      	adds	r3, #64	; 0x40
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	887b      	ldrh	r3, [r7, #2]
 8007bfc:	f7fd ff56 	bl	8005aac <HAL_DMA_Start_IT>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d001      	beq.n	8007c0a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e061      	b.n	8007cce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68da      	ldr	r2, [r3, #12]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007c18:	60da      	str	r2, [r3, #12]
      break;
 8007c1a:	e002      	b.n	8007c22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8007c20:	bf00      	nop
  }

  if (status == HAL_OK)
 8007c22:	7dfb      	ldrb	r3, [r7, #23]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d151      	bne.n	8007ccc <HAL_TIM_PWM_Start_DMA+0x3c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	68b9      	ldr	r1, [r7, #8]
 8007c30:	4618      	mov	r0, r3
 8007c32:	f000 ff85 	bl	8008b40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a2a      	ldr	r2, [pc, #168]	; (8007ce4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d009      	beq.n	8007c54 <HAL_TIM_PWM_Start_DMA+0x350>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a28      	ldr	r2, [pc, #160]	; (8007ce8 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d004      	beq.n	8007c54 <HAL_TIM_PWM_Start_DMA+0x350>
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a27      	ldr	r2, [pc, #156]	; (8007cec <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d101      	bne.n	8007c58 <HAL_TIM_PWM_Start_DMA+0x354>
 8007c54:	2301      	movs	r3, #1
 8007c56:	e000      	b.n	8007c5a <HAL_TIM_PWM_Start_DMA+0x356>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d007      	beq.n	8007c6e <HAL_TIM_PWM_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a1c      	ldr	r2, [pc, #112]	; (8007ce4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d009      	beq.n	8007c8c <HAL_TIM_PWM_Start_DMA+0x388>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c80:	d004      	beq.n	8007c8c <HAL_TIM_PWM_Start_DMA+0x388>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a18      	ldr	r2, [pc, #96]	; (8007ce8 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d115      	bne.n	8007cb8 <HAL_TIM_PWM_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	689a      	ldr	r2, [r3, #8]
 8007c92:	4b17      	ldr	r3, [pc, #92]	; (8007cf0 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8007c94:	4013      	ands	r3, r2
 8007c96:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	2b06      	cmp	r3, #6
 8007c9c:	d015      	beq.n	8007cca <HAL_TIM_PWM_Start_DMA+0x3c6>
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ca4:	d011      	beq.n	8007cca <HAL_TIM_PWM_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f042 0201 	orr.w	r2, r2, #1
 8007cb4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cb6:	e008      	b.n	8007cca <HAL_TIM_PWM_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f042 0201 	orr.w	r2, r2, #1
 8007cc6:	601a      	str	r2, [r3, #0]
 8007cc8:	e000      	b.n	8007ccc <HAL_TIM_PWM_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cca:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3718      	adds	r7, #24
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	bf00      	nop
 8007cd8:	08008339 	.word	0x08008339
 8007cdc:	080083e1 	.word	0x080083e1
 8007ce0:	080082a7 	.word	0x080082a7
 8007ce4:	40012c00 	.word	0x40012c00
 8007ce8:	40014000 	.word	0x40014000
 8007cec:	40014400 	.word	0x40014400
 8007cf0:	00010007 	.word	0x00010007

08007cf4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b0c      	cmp	r3, #12
 8007d06:	d855      	bhi.n	8007db4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8007d08:	a201      	add	r2, pc, #4	; (adr r2, 8007d10 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8007d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d0e:	bf00      	nop
 8007d10:	08007d45 	.word	0x08007d45
 8007d14:	08007db5 	.word	0x08007db5
 8007d18:	08007db5 	.word	0x08007db5
 8007d1c:	08007db5 	.word	0x08007db5
 8007d20:	08007d61 	.word	0x08007d61
 8007d24:	08007db5 	.word	0x08007db5
 8007d28:	08007db5 	.word	0x08007db5
 8007d2c:	08007db5 	.word	0x08007db5
 8007d30:	08007d7d 	.word	0x08007d7d
 8007d34:	08007db5 	.word	0x08007db5
 8007d38:	08007db5 	.word	0x08007db5
 8007d3c:	08007db5 	.word	0x08007db5
 8007d40:	08007d99 	.word	0x08007d99
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68da      	ldr	r2, [r3, #12]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007d52:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f7fd ff07 	bl	8005b6c <HAL_DMA_Abort_IT>
      break;
 8007d5e:	e02c      	b.n	8007dba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68da      	ldr	r2, [r3, #12]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d6e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d74:	4618      	mov	r0, r3
 8007d76:	f7fd fef9 	bl	8005b6c <HAL_DMA_Abort_IT>
      break;
 8007d7a:	e01e      	b.n	8007dba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68da      	ldr	r2, [r3, #12]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d8a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fd feeb 	bl	8005b6c <HAL_DMA_Abort_IT>
      break;
 8007d96:	e010      	b.n	8007dba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68da      	ldr	r2, [r3, #12]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007da6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7fd fedd 	bl	8005b6c <HAL_DMA_Abort_IT>
      break;
 8007db2:	e002      	b.n	8007dba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	73fb      	strb	r3, [r7, #15]
      break;
 8007db8:	bf00      	nop
  }

  if (status == HAL_OK)
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d176      	bne.n	8007eae <HAL_TIM_PWM_Stop_DMA+0x1ba>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	6839      	ldr	r1, [r7, #0]
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f000 feb9 	bl	8008b40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a39      	ldr	r2, [pc, #228]	; (8007eb8 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d009      	beq.n	8007dec <HAL_TIM_PWM_Stop_DMA+0xf8>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a37      	ldr	r2, [pc, #220]	; (8007ebc <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d004      	beq.n	8007dec <HAL_TIM_PWM_Stop_DMA+0xf8>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a36      	ldr	r2, [pc, #216]	; (8007ec0 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d101      	bne.n	8007df0 <HAL_TIM_PWM_Stop_DMA+0xfc>
 8007dec:	2301      	movs	r3, #1
 8007dee:	e000      	b.n	8007df2 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007df0:	2300      	movs	r3, #0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d017      	beq.n	8007e26 <HAL_TIM_PWM_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	6a1a      	ldr	r2, [r3, #32]
 8007dfc:	f241 1311 	movw	r3, #4369	; 0x1111
 8007e00:	4013      	ands	r3, r2
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d10f      	bne.n	8007e26 <HAL_TIM_PWM_Stop_DMA+0x132>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	6a1a      	ldr	r2, [r3, #32]
 8007e0c:	f240 4344 	movw	r3, #1092	; 0x444
 8007e10:	4013      	ands	r3, r2
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d107      	bne.n	8007e26 <HAL_TIM_PWM_Stop_DMA+0x132>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007e24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	6a1a      	ldr	r2, [r3, #32]
 8007e2c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007e30:	4013      	ands	r3, r2
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10f      	bne.n	8007e56 <HAL_TIM_PWM_Stop_DMA+0x162>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	6a1a      	ldr	r2, [r3, #32]
 8007e3c:	f240 4344 	movw	r3, #1092	; 0x444
 8007e40:	4013      	ands	r3, r2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d107      	bne.n	8007e56 <HAL_TIM_PWM_Stop_DMA+0x162>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f022 0201 	bic.w	r2, r2, #1
 8007e54:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d104      	bne.n	8007e66 <HAL_TIM_PWM_Stop_DMA+0x172>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e64:	e023      	b.n	8007eae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2b04      	cmp	r3, #4
 8007e6a:	d104      	bne.n	8007e76 <HAL_TIM_PWM_Stop_DMA+0x182>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e74:	e01b      	b.n	8007eae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	2b08      	cmp	r3, #8
 8007e7a:	d104      	bne.n	8007e86 <HAL_TIM_PWM_Stop_DMA+0x192>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e84:	e013      	b.n	8007eae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	2b0c      	cmp	r3, #12
 8007e8a:	d104      	bne.n	8007e96 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e94:	e00b      	b.n	8007eae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	2b10      	cmp	r3, #16
 8007e9a:	d104      	bne.n	8007ea6 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ea4:	e003      	b.n	8007eae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8007eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}
 8007eb8:	40012c00 	.word	0x40012c00
 8007ebc:	40014000 	.word	0x40014000
 8007ec0:	40014400 	.word	0x40014400

08007ec4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b086      	sub	sp, #24
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d101      	bne.n	8007ee2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007ede:	2302      	movs	r3, #2
 8007ee0:	e0ff      	b.n	80080e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2b14      	cmp	r3, #20
 8007eee:	f200 80f0 	bhi.w	80080d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007ef2:	a201      	add	r2, pc, #4	; (adr r2, 8007ef8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef8:	08007f4d 	.word	0x08007f4d
 8007efc:	080080d3 	.word	0x080080d3
 8007f00:	080080d3 	.word	0x080080d3
 8007f04:	080080d3 	.word	0x080080d3
 8007f08:	08007f8d 	.word	0x08007f8d
 8007f0c:	080080d3 	.word	0x080080d3
 8007f10:	080080d3 	.word	0x080080d3
 8007f14:	080080d3 	.word	0x080080d3
 8007f18:	08007fcf 	.word	0x08007fcf
 8007f1c:	080080d3 	.word	0x080080d3
 8007f20:	080080d3 	.word	0x080080d3
 8007f24:	080080d3 	.word	0x080080d3
 8007f28:	0800800f 	.word	0x0800800f
 8007f2c:	080080d3 	.word	0x080080d3
 8007f30:	080080d3 	.word	0x080080d3
 8007f34:	080080d3 	.word	0x080080d3
 8007f38:	08008051 	.word	0x08008051
 8007f3c:	080080d3 	.word	0x080080d3
 8007f40:	080080d3 	.word	0x080080d3
 8007f44:	080080d3 	.word	0x080080d3
 8007f48:	08008091 	.word	0x08008091
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68b9      	ldr	r1, [r7, #8]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 fadc 	bl	8008510 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	699a      	ldr	r2, [r3, #24]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f042 0208 	orr.w	r2, r2, #8
 8007f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	699a      	ldr	r2, [r3, #24]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f022 0204 	bic.w	r2, r2, #4
 8007f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6999      	ldr	r1, [r3, #24]
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	691a      	ldr	r2, [r3, #16]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	430a      	orrs	r2, r1
 8007f88:	619a      	str	r2, [r3, #24]
      break;
 8007f8a:	e0a5      	b.n	80080d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	68b9      	ldr	r1, [r7, #8]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f000 fb38 	bl	8008608 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	699a      	ldr	r2, [r3, #24]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007fa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	699a      	ldr	r2, [r3, #24]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6999      	ldr	r1, [r3, #24]
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	691b      	ldr	r3, [r3, #16]
 8007fc2:	021a      	lsls	r2, r3, #8
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	430a      	orrs	r2, r1
 8007fca:	619a      	str	r2, [r3, #24]
      break;
 8007fcc:	e084      	b.n	80080d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	68b9      	ldr	r1, [r7, #8]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f000 fb91 	bl	80086fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	69da      	ldr	r2, [r3, #28]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f042 0208 	orr.w	r2, r2, #8
 8007fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	69da      	ldr	r2, [r3, #28]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f022 0204 	bic.w	r2, r2, #4
 8007ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	69d9      	ldr	r1, [r3, #28]
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	691a      	ldr	r2, [r3, #16]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	430a      	orrs	r2, r1
 800800a:	61da      	str	r2, [r3, #28]
      break;
 800800c:	e064      	b.n	80080d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68b9      	ldr	r1, [r7, #8]
 8008014:	4618      	mov	r0, r3
 8008016:	f000 fbe9 	bl	80087ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	69da      	ldr	r2, [r3, #28]
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	69da      	ldr	r2, [r3, #28]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	69d9      	ldr	r1, [r3, #28]
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	021a      	lsls	r2, r3, #8
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	430a      	orrs	r2, r1
 800804c:	61da      	str	r2, [r3, #28]
      break;
 800804e:	e043      	b.n	80080d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	68b9      	ldr	r1, [r7, #8]
 8008056:	4618      	mov	r0, r3
 8008058:	f000 fc26 	bl	80088a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f042 0208 	orr.w	r2, r2, #8
 800806a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f022 0204 	bic.w	r2, r2, #4
 800807a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	691a      	ldr	r2, [r3, #16]
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	430a      	orrs	r2, r1
 800808c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800808e:	e023      	b.n	80080d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	68b9      	ldr	r1, [r7, #8]
 8008096:	4618      	mov	r0, r3
 8008098:	f000 fc5e 	bl	8008958 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080aa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	021a      	lsls	r2, r3, #8
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	430a      	orrs	r2, r1
 80080ce:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80080d0:	e002      	b.n	80080d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	75fb      	strb	r3, [r7, #23]
      break;
 80080d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80080e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3718      	adds	r7, #24
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop

080080ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080f6:	2300      	movs	r3, #0
 80080f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008100:	2b01      	cmp	r3, #1
 8008102:	d101      	bne.n	8008108 <HAL_TIM_ConfigClockSource+0x1c>
 8008104:	2302      	movs	r3, #2
 8008106:	e0b6      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x18a>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2202      	movs	r2, #2
 8008114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008126:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800812a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008132:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68ba      	ldr	r2, [r7, #8]
 800813a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008144:	d03e      	beq.n	80081c4 <HAL_TIM_ConfigClockSource+0xd8>
 8008146:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800814a:	f200 8087 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x170>
 800814e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008152:	f000 8086 	beq.w	8008262 <HAL_TIM_ConfigClockSource+0x176>
 8008156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800815a:	d87f      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x170>
 800815c:	2b70      	cmp	r3, #112	; 0x70
 800815e:	d01a      	beq.n	8008196 <HAL_TIM_ConfigClockSource+0xaa>
 8008160:	2b70      	cmp	r3, #112	; 0x70
 8008162:	d87b      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x170>
 8008164:	2b60      	cmp	r3, #96	; 0x60
 8008166:	d050      	beq.n	800820a <HAL_TIM_ConfigClockSource+0x11e>
 8008168:	2b60      	cmp	r3, #96	; 0x60
 800816a:	d877      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x170>
 800816c:	2b50      	cmp	r3, #80	; 0x50
 800816e:	d03c      	beq.n	80081ea <HAL_TIM_ConfigClockSource+0xfe>
 8008170:	2b50      	cmp	r3, #80	; 0x50
 8008172:	d873      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x170>
 8008174:	2b40      	cmp	r3, #64	; 0x40
 8008176:	d058      	beq.n	800822a <HAL_TIM_ConfigClockSource+0x13e>
 8008178:	2b40      	cmp	r3, #64	; 0x40
 800817a:	d86f      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x170>
 800817c:	2b30      	cmp	r3, #48	; 0x30
 800817e:	d064      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15e>
 8008180:	2b30      	cmp	r3, #48	; 0x30
 8008182:	d86b      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x170>
 8008184:	2b20      	cmp	r3, #32
 8008186:	d060      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15e>
 8008188:	2b20      	cmp	r3, #32
 800818a:	d867      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x170>
 800818c:	2b00      	cmp	r3, #0
 800818e:	d05c      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15e>
 8008190:	2b10      	cmp	r3, #16
 8008192:	d05a      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x15e>
 8008194:	e062      	b.n	800825c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6818      	ldr	r0, [r3, #0]
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	6899      	ldr	r1, [r3, #8]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685a      	ldr	r2, [r3, #4]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	f000 fcab 	bl	8008b00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80081b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	609a      	str	r2, [r3, #8]
      break;
 80081c2:	e04f      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6818      	ldr	r0, [r3, #0]
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	6899      	ldr	r1, [r3, #8]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	f000 fc94 	bl	8008b00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689a      	ldr	r2, [r3, #8]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80081e6:	609a      	str	r2, [r3, #8]
      break;
 80081e8:	e03c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6818      	ldr	r0, [r3, #0]
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	6859      	ldr	r1, [r3, #4]
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	461a      	mov	r2, r3
 80081f8:	f000 fc08 	bl	8008a0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2150      	movs	r1, #80	; 0x50
 8008202:	4618      	mov	r0, r3
 8008204:	f000 fc61 	bl	8008aca <TIM_ITRx_SetConfig>
      break;
 8008208:	e02c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6818      	ldr	r0, [r3, #0]
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	6859      	ldr	r1, [r3, #4]
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	461a      	mov	r2, r3
 8008218:	f000 fc27 	bl	8008a6a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2160      	movs	r1, #96	; 0x60
 8008222:	4618      	mov	r0, r3
 8008224:	f000 fc51 	bl	8008aca <TIM_ITRx_SetConfig>
      break;
 8008228:	e01c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6818      	ldr	r0, [r3, #0]
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	6859      	ldr	r1, [r3, #4]
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	461a      	mov	r2, r3
 8008238:	f000 fbe8 	bl	8008a0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2140      	movs	r1, #64	; 0x40
 8008242:	4618      	mov	r0, r3
 8008244:	f000 fc41 	bl	8008aca <TIM_ITRx_SetConfig>
      break;
 8008248:	e00c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4619      	mov	r1, r3
 8008254:	4610      	mov	r0, r2
 8008256:	f000 fc38 	bl	8008aca <TIM_ITRx_SetConfig>
      break;
 800825a:	e003      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	73fb      	strb	r3, [r7, #15]
      break;
 8008260:	e000      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008262:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008274:	7bfb      	ldrb	r3, [r7, #15]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3710      	adds	r7, #16
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}

0800827e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800827e:	b480      	push	{r7}
 8008280:	b083      	sub	sp, #12
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008286:	bf00      	nop
 8008288:	370c      	adds	r7, #12
 800828a:	46bd      	mov	sp, r7
 800828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008290:	4770      	bx	lr

08008292 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800829a:	bf00      	nop
 800829c:	370c      	adds	r7, #12
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr

080082a6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b084      	sub	sp, #16
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d107      	bne.n	80082ce <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2201      	movs	r2, #1
 80082c2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082cc:	e02a      	b.n	8008324 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d107      	bne.n	80082e8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2202      	movs	r2, #2
 80082dc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2201      	movs	r2, #1
 80082e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082e6:	e01d      	b.n	8008324 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d107      	bne.n	8008302 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2204      	movs	r2, #4
 80082f6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008300:	e010      	b.n	8008324 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	429a      	cmp	r2, r3
 800830a:	d107      	bne.n	800831c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2208      	movs	r2, #8
 8008310:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2201      	movs	r2, #1
 8008316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800831a:	e003      	b.n	8008324 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2201      	movs	r2, #1
 8008320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f7ff ffb4 	bl	8008292 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	771a      	strb	r2, [r3, #28]
}
 8008330:	bf00      	nop
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008344:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	429a      	cmp	r2, r3
 800834e:	d10b      	bne.n	8008368 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2201      	movs	r2, #1
 8008354:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	69db      	ldr	r3, [r3, #28]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d136      	bne.n	80083cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2201      	movs	r2, #1
 8008362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008366:	e031      	b.n	80083cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	429a      	cmp	r2, r3
 8008370:	d10b      	bne.n	800838a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2202      	movs	r2, #2
 8008376:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	69db      	ldr	r3, [r3, #28]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d125      	bne.n	80083cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008388:	e020      	b.n	80083cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	429a      	cmp	r2, r3
 8008392:	d10b      	bne.n	80083ac <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2204      	movs	r2, #4
 8008398:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	69db      	ldr	r3, [r3, #28]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d114      	bne.n	80083cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2201      	movs	r2, #1
 80083a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083aa:	e00f      	b.n	80083cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d10a      	bne.n	80083cc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2208      	movs	r2, #8
 80083ba:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d103      	bne.n	80083cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f001 fc43 	bl	8009c58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	771a      	strb	r2, [r3, #28]
  //g_tim_pwm_transfer_cmplt = true;

}
 80083d8:	bf00      	nop
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d103      	bne.n	8008400 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2201      	movs	r2, #1
 80083fc:	771a      	strb	r2, [r3, #28]
 80083fe:	e019      	b.n	8008434 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	429a      	cmp	r2, r3
 8008408:	d103      	bne.n	8008412 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2202      	movs	r2, #2
 800840e:	771a      	strb	r2, [r3, #28]
 8008410:	e010      	b.n	8008434 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	429a      	cmp	r2, r3
 800841a:	d103      	bne.n	8008424 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2204      	movs	r2, #4
 8008420:	771a      	strb	r2, [r3, #28]
 8008422:	e007      	b.n	8008434 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	429a      	cmp	r2, r3
 800842c:	d102      	bne.n	8008434 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2208      	movs	r2, #8
 8008432:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f7ff ff22 	bl	800827e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2200      	movs	r2, #0
 800843e:	771a      	strb	r2, [r3, #28]
}
 8008440:	bf00      	nop
 8008442:	3710      	adds	r7, #16
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008448:	b480      	push	{r7}
 800844a:	b085      	sub	sp, #20
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4a2a      	ldr	r2, [pc, #168]	; (8008504 <TIM_Base_SetConfig+0xbc>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d003      	beq.n	8008468 <TIM_Base_SetConfig+0x20>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008466:	d108      	bne.n	800847a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800846e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a21      	ldr	r2, [pc, #132]	; (8008504 <TIM_Base_SetConfig+0xbc>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d00b      	beq.n	800849a <TIM_Base_SetConfig+0x52>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008488:	d007      	beq.n	800849a <TIM_Base_SetConfig+0x52>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a1e      	ldr	r2, [pc, #120]	; (8008508 <TIM_Base_SetConfig+0xc0>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d003      	beq.n	800849a <TIM_Base_SetConfig+0x52>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a1d      	ldr	r2, [pc, #116]	; (800850c <TIM_Base_SetConfig+0xc4>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d108      	bne.n	80084ac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	695b      	ldr	r3, [r3, #20]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	689a      	ldr	r2, [r3, #8]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	4a0c      	ldr	r2, [pc, #48]	; (8008504 <TIM_Base_SetConfig+0xbc>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d007      	beq.n	80084e8 <TIM_Base_SetConfig+0xa0>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	4a0b      	ldr	r2, [pc, #44]	; (8008508 <TIM_Base_SetConfig+0xc0>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d003      	beq.n	80084e8 <TIM_Base_SetConfig+0xa0>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4a0a      	ldr	r2, [pc, #40]	; (800850c <TIM_Base_SetConfig+0xc4>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d103      	bne.n	80084f0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	691a      	ldr	r2, [r3, #16]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	615a      	str	r2, [r3, #20]
}
 80084f6:	bf00      	nop
 80084f8:	3714      	adds	r7, #20
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr
 8008502:	bf00      	nop
 8008504:	40012c00 	.word	0x40012c00
 8008508:	40014000 	.word	0x40014000
 800850c:	40014400 	.word	0x40014400

08008510 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008510:	b480      	push	{r7}
 8008512:	b087      	sub	sp, #28
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a1b      	ldr	r3, [r3, #32]
 800851e:	f023 0201 	bic.w	r2, r3, #1
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800853e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f023 0303 	bic.w	r3, r3, #3
 800854a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	68fa      	ldr	r2, [r7, #12]
 8008552:	4313      	orrs	r3, r2
 8008554:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f023 0302 	bic.w	r3, r3, #2
 800855c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	4313      	orrs	r3, r2
 8008566:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a24      	ldr	r2, [pc, #144]	; (80085fc <TIM_OC1_SetConfig+0xec>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d007      	beq.n	8008580 <TIM_OC1_SetConfig+0x70>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a23      	ldr	r2, [pc, #140]	; (8008600 <TIM_OC1_SetConfig+0xf0>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d003      	beq.n	8008580 <TIM_OC1_SetConfig+0x70>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a22      	ldr	r2, [pc, #136]	; (8008604 <TIM_OC1_SetConfig+0xf4>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d10c      	bne.n	800859a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f023 0308 	bic.w	r3, r3, #8
 8008586:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	4313      	orrs	r3, r2
 8008590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	f023 0304 	bic.w	r3, r3, #4
 8008598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a17      	ldr	r2, [pc, #92]	; (80085fc <TIM_OC1_SetConfig+0xec>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d007      	beq.n	80085b2 <TIM_OC1_SetConfig+0xa2>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a16      	ldr	r2, [pc, #88]	; (8008600 <TIM_OC1_SetConfig+0xf0>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d003      	beq.n	80085b2 <TIM_OC1_SetConfig+0xa2>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a15      	ldr	r2, [pc, #84]	; (8008604 <TIM_OC1_SetConfig+0xf4>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d111      	bne.n	80085d6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	693a      	ldr	r2, [r7, #16]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	693a      	ldr	r2, [r7, #16]
 80085da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685a      	ldr	r2, [r3, #4]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	697a      	ldr	r2, [r7, #20]
 80085ee:	621a      	str	r2, [r3, #32]
}
 80085f0:	bf00      	nop
 80085f2:	371c      	adds	r7, #28
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr
 80085fc:	40012c00 	.word	0x40012c00
 8008600:	40014000 	.word	0x40014000
 8008604:	40014400 	.word	0x40014400

08008608 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	f023 0210 	bic.w	r2, r3, #16
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a1b      	ldr	r3, [r3, #32]
 8008622:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	699b      	ldr	r3, [r3, #24]
 800862e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008636:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800863a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008642:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	021b      	lsls	r3, r3, #8
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	4313      	orrs	r3, r2
 800864e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	f023 0320 	bic.w	r3, r3, #32
 8008656:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	011b      	lsls	r3, r3, #4
 800865e:	697a      	ldr	r2, [r7, #20]
 8008660:	4313      	orrs	r3, r2
 8008662:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a22      	ldr	r2, [pc, #136]	; (80086f0 <TIM_OC2_SetConfig+0xe8>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d10d      	bne.n	8008688 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008672:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	011b      	lsls	r3, r3, #4
 800867a:	697a      	ldr	r2, [r7, #20]
 800867c:	4313      	orrs	r3, r2
 800867e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008686:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a19      	ldr	r2, [pc, #100]	; (80086f0 <TIM_OC2_SetConfig+0xe8>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d007      	beq.n	80086a0 <TIM_OC2_SetConfig+0x98>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a18      	ldr	r2, [pc, #96]	; (80086f4 <TIM_OC2_SetConfig+0xec>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d003      	beq.n	80086a0 <TIM_OC2_SetConfig+0x98>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a17      	ldr	r2, [pc, #92]	; (80086f8 <TIM_OC2_SetConfig+0xf0>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d113      	bne.n	80086c8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80086a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	693a      	ldr	r2, [r7, #16]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	699b      	ldr	r3, [r3, #24]
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	693a      	ldr	r2, [r7, #16]
 80086c4:	4313      	orrs	r3, r2
 80086c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	693a      	ldr	r2, [r7, #16]
 80086cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	68fa      	ldr	r2, [r7, #12]
 80086d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	685a      	ldr	r2, [r3, #4]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	697a      	ldr	r2, [r7, #20]
 80086e0:	621a      	str	r2, [r3, #32]
}
 80086e2:	bf00      	nop
 80086e4:	371c      	adds	r7, #28
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	40012c00 	.word	0x40012c00
 80086f4:	40014000 	.word	0x40014000
 80086f8:	40014400 	.word	0x40014400

080086fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b087      	sub	sp, #28
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6a1b      	ldr	r3, [r3, #32]
 800870a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a1b      	ldr	r3, [r3, #32]
 8008716:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	69db      	ldr	r3, [r3, #28]
 8008722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800872a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800872e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f023 0303 	bic.w	r3, r3, #3
 8008736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	4313      	orrs	r3, r2
 8008740:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008748:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	021b      	lsls	r3, r3, #8
 8008750:	697a      	ldr	r2, [r7, #20]
 8008752:	4313      	orrs	r3, r2
 8008754:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a21      	ldr	r2, [pc, #132]	; (80087e0 <TIM_OC3_SetConfig+0xe4>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d10d      	bne.n	800877a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008764:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	021b      	lsls	r3, r3, #8
 800876c:	697a      	ldr	r2, [r7, #20]
 800876e:	4313      	orrs	r3, r2
 8008770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a18      	ldr	r2, [pc, #96]	; (80087e0 <TIM_OC3_SetConfig+0xe4>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d007      	beq.n	8008792 <TIM_OC3_SetConfig+0x96>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a17      	ldr	r2, [pc, #92]	; (80087e4 <TIM_OC3_SetConfig+0xe8>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d003      	beq.n	8008792 <TIM_OC3_SetConfig+0x96>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a16      	ldr	r2, [pc, #88]	; (80087e8 <TIM_OC3_SetConfig+0xec>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d113      	bne.n	80087ba <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	695b      	ldr	r3, [r3, #20]
 80087a6:	011b      	lsls	r3, r3, #4
 80087a8:	693a      	ldr	r2, [r7, #16]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	699b      	ldr	r3, [r3, #24]
 80087b2:	011b      	lsls	r3, r3, #4
 80087b4:	693a      	ldr	r2, [r7, #16]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	68fa      	ldr	r2, [r7, #12]
 80087c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	685a      	ldr	r2, [r3, #4]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	697a      	ldr	r2, [r7, #20]
 80087d2:	621a      	str	r2, [r3, #32]
}
 80087d4:	bf00      	nop
 80087d6:	371c      	adds	r7, #28
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr
 80087e0:	40012c00 	.word	0x40012c00
 80087e4:	40014000 	.word	0x40014000
 80087e8:	40014400 	.word	0x40014400

080087ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b087      	sub	sp, #28
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a1b      	ldr	r3, [r3, #32]
 8008806:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	69db      	ldr	r3, [r3, #28]
 8008812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800881a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800881e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008826:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	021b      	lsls	r3, r3, #8
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	4313      	orrs	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800883a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	031b      	lsls	r3, r3, #12
 8008842:	693a      	ldr	r2, [r7, #16]
 8008844:	4313      	orrs	r3, r2
 8008846:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a14      	ldr	r2, [pc, #80]	; (800889c <TIM_OC4_SetConfig+0xb0>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d007      	beq.n	8008860 <TIM_OC4_SetConfig+0x74>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	4a13      	ldr	r2, [pc, #76]	; (80088a0 <TIM_OC4_SetConfig+0xb4>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d003      	beq.n	8008860 <TIM_OC4_SetConfig+0x74>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	4a12      	ldr	r2, [pc, #72]	; (80088a4 <TIM_OC4_SetConfig+0xb8>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d109      	bne.n	8008874 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008866:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	695b      	ldr	r3, [r3, #20]
 800886c:	019b      	lsls	r3, r3, #6
 800886e:	697a      	ldr	r2, [r7, #20]
 8008870:	4313      	orrs	r3, r2
 8008872:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	697a      	ldr	r2, [r7, #20]
 8008878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	685a      	ldr	r2, [r3, #4]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	621a      	str	r2, [r3, #32]
}
 800888e:	bf00      	nop
 8008890:	371c      	adds	r7, #28
 8008892:	46bd      	mov	sp, r7
 8008894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008898:	4770      	bx	lr
 800889a:	bf00      	nop
 800889c:	40012c00 	.word	0x40012c00
 80088a0:	40014000 	.word	0x40014000
 80088a4:	40014400 	.word	0x40014400

080088a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b087      	sub	sp, #28
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6a1b      	ldr	r3, [r3, #32]
 80088b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80088ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	689b      	ldr	r3, [r3, #8]
 80088f2:	041b      	lsls	r3, r3, #16
 80088f4:	693a      	ldr	r2, [r7, #16]
 80088f6:	4313      	orrs	r3, r2
 80088f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a13      	ldr	r2, [pc, #76]	; (800894c <TIM_OC5_SetConfig+0xa4>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d007      	beq.n	8008912 <TIM_OC5_SetConfig+0x6a>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a12      	ldr	r2, [pc, #72]	; (8008950 <TIM_OC5_SetConfig+0xa8>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d003      	beq.n	8008912 <TIM_OC5_SetConfig+0x6a>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a11      	ldr	r2, [pc, #68]	; (8008954 <TIM_OC5_SetConfig+0xac>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d109      	bne.n	8008926 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008918:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	695b      	ldr	r3, [r3, #20]
 800891e:	021b      	lsls	r3, r3, #8
 8008920:	697a      	ldr	r2, [r7, #20]
 8008922:	4313      	orrs	r3, r2
 8008924:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	697a      	ldr	r2, [r7, #20]
 800892a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	685a      	ldr	r2, [r3, #4]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	693a      	ldr	r2, [r7, #16]
 800893e:	621a      	str	r2, [r3, #32]
}
 8008940:	bf00      	nop
 8008942:	371c      	adds	r7, #28
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr
 800894c:	40012c00 	.word	0x40012c00
 8008950:	40014000 	.word	0x40014000
 8008954:	40014400 	.word	0x40014400

08008958 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008958:	b480      	push	{r7}
 800895a:	b087      	sub	sp, #28
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a1b      	ldr	r3, [r3, #32]
 8008966:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800897e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008986:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800898a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	021b      	lsls	r3, r3, #8
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	4313      	orrs	r3, r2
 8008996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800899e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	051b      	lsls	r3, r3, #20
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	4a14      	ldr	r2, [pc, #80]	; (8008a00 <TIM_OC6_SetConfig+0xa8>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d007      	beq.n	80089c4 <TIM_OC6_SetConfig+0x6c>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a13      	ldr	r2, [pc, #76]	; (8008a04 <TIM_OC6_SetConfig+0xac>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d003      	beq.n	80089c4 <TIM_OC6_SetConfig+0x6c>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a12      	ldr	r2, [pc, #72]	; (8008a08 <TIM_OC6_SetConfig+0xb0>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d109      	bne.n	80089d8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80089ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	029b      	lsls	r3, r3, #10
 80089d2:	697a      	ldr	r2, [r7, #20]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	693a      	ldr	r2, [r7, #16]
 80089f0:	621a      	str	r2, [r3, #32]
}
 80089f2:	bf00      	nop
 80089f4:	371c      	adds	r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	40012c00 	.word	0x40012c00
 8008a04:	40014000 	.word	0x40014000
 8008a08:	40014400 	.word	0x40014400

08008a0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b087      	sub	sp, #28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6a1b      	ldr	r3, [r3, #32]
 8008a1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6a1b      	ldr	r3, [r3, #32]
 8008a22:	f023 0201 	bic.w	r2, r3, #1
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	699b      	ldr	r3, [r3, #24]
 8008a2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	011b      	lsls	r3, r3, #4
 8008a3c:	693a      	ldr	r2, [r7, #16]
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	f023 030a 	bic.w	r3, r3, #10
 8008a48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a4a:	697a      	ldr	r2, [r7, #20]
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	693a      	ldr	r2, [r7, #16]
 8008a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	621a      	str	r2, [r3, #32]
}
 8008a5e:	bf00      	nop
 8008a60:	371c      	adds	r7, #28
 8008a62:	46bd      	mov	sp, r7
 8008a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a68:	4770      	bx	lr

08008a6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a6a:	b480      	push	{r7}
 8008a6c:	b087      	sub	sp, #28
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	60f8      	str	r0, [r7, #12]
 8008a72:	60b9      	str	r1, [r7, #8]
 8008a74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	6a1b      	ldr	r3, [r3, #32]
 8008a7a:	f023 0210 	bic.w	r2, r3, #16
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6a1b      	ldr	r3, [r3, #32]
 8008a8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008a94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	031b      	lsls	r3, r3, #12
 8008a9a:	697a      	ldr	r2, [r7, #20]
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008aa6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	011b      	lsls	r3, r3, #4
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	697a      	ldr	r2, [r7, #20]
 8008ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	693a      	ldr	r2, [r7, #16]
 8008abc:	621a      	str	r2, [r3, #32]
}
 8008abe:	bf00      	nop
 8008ac0:	371c      	adds	r7, #28
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr

08008aca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008aca:	b480      	push	{r7}
 8008acc:	b085      	sub	sp, #20
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
 8008ad2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ae0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	f043 0307 	orr.w	r3, r3, #7
 8008aec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	609a      	str	r2, [r3, #8]
}
 8008af4:	bf00      	nop
 8008af6:	3714      	adds	r7, #20
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b087      	sub	sp, #28
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	607a      	str	r2, [r7, #4]
 8008b0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	021a      	lsls	r2, r3, #8
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	431a      	orrs	r2, r3
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	697a      	ldr	r2, [r7, #20]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	609a      	str	r2, [r3, #8]
}
 8008b34:	bf00      	nop
 8008b36:	371c      	adds	r7, #28
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr

08008b40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b087      	sub	sp, #28
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	60f8      	str	r0, [r7, #12]
 8008b48:	60b9      	str	r1, [r7, #8]
 8008b4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	f003 031f 	and.w	r3, r3, #31
 8008b52:	2201      	movs	r2, #1
 8008b54:	fa02 f303 	lsl.w	r3, r2, r3
 8008b58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6a1a      	ldr	r2, [r3, #32]
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	43db      	mvns	r3, r3
 8008b62:	401a      	ands	r2, r3
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6a1a      	ldr	r2, [r3, #32]
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	f003 031f 	and.w	r3, r3, #31
 8008b72:	6879      	ldr	r1, [r7, #4]
 8008b74:	fa01 f303 	lsl.w	r3, r1, r3
 8008b78:	431a      	orrs	r2, r3
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	621a      	str	r2, [r3, #32]
}
 8008b7e:	bf00      	nop
 8008b80:	371c      	adds	r7, #28
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr
	...

08008b8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b085      	sub	sp, #20
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d101      	bne.n	8008ba4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	e04f      	b.n	8008c44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2202      	movs	r2, #2
 8008bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a21      	ldr	r2, [pc, #132]	; (8008c50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d108      	bne.n	8008be0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008bd4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	68fa      	ldr	r2, [r7, #12]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	68fa      	ldr	r2, [r7, #12]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a14      	ldr	r2, [pc, #80]	; (8008c50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d009      	beq.n	8008c18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c0c:	d004      	beq.n	8008c18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a10      	ldr	r2, [pc, #64]	; (8008c54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d10c      	bne.n	8008c32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	68ba      	ldr	r2, [r7, #8]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68ba      	ldr	r2, [r7, #8]
 8008c30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c42:	2300      	movs	r3, #0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3714      	adds	r7, #20
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr
 8008c50:	40012c00 	.word	0x40012c00
 8008c54:	40014000 	.word	0x40014000

08008c58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008c62:	2300      	movs	r3, #0
 8008c64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d101      	bne.n	8008c74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008c70:	2302      	movs	r3, #2
 8008c72:	e060      	b.n	8008d36 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	4313      	orrs	r3, r2
 8008c88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	691b      	ldr	r3, [r3, #16]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	695b      	ldr	r3, [r3, #20]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	699b      	ldr	r3, [r3, #24]
 8008ce8:	041b      	lsls	r3, r3, #16
 8008cea:	4313      	orrs	r3, r2
 8008cec:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a14      	ldr	r2, [pc, #80]	; (8008d44 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d115      	bne.n	8008d24 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d02:	051b      	lsls	r3, r3, #20
 8008d04:	4313      	orrs	r3, r2
 8008d06:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	69db      	ldr	r3, [r3, #28]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	6a1b      	ldr	r3, [r3, #32]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d34:	2300      	movs	r3, #0
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3714      	adds	r7, #20
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	40012c00 	.word	0x40012c00

08008d48 <board_init_common_rtc_init>:
volatile int datasentflag = 0;
uint32_t g_button_on_count[NUM_PUSH_BUTTONS] = {0};
bool button_press_state[NUM_PUSH_BUTTONS] = {false};

static void board_init_common_rtc_init(void)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	af00      	add	r7, sp, #0
    g_rtc_handle.Instance = RTC;
 8008d4c:	4b10      	ldr	r3, [pc, #64]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d4e:	4a11      	ldr	r2, [pc, #68]	; (8008d94 <board_init_common_rtc_init+0x4c>)
 8008d50:	601a      	str	r2, [r3, #0]
    g_rtc_handle.Init.HourFormat = RTC_HOURFORMAT_24;
 8008d52:	4b0f      	ldr	r3, [pc, #60]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d54:	2200      	movs	r2, #0
 8008d56:	605a      	str	r2, [r3, #4]
    g_rtc_handle.Init.AsynchPrediv = 127;
 8008d58:	4b0d      	ldr	r3, [pc, #52]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d5a:	227f      	movs	r2, #127	; 0x7f
 8008d5c:	609a      	str	r2, [r3, #8]
    g_rtc_handle.Init.SynchPrediv = 255;
 8008d5e:	4b0c      	ldr	r3, [pc, #48]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d60:	22ff      	movs	r2, #255	; 0xff
 8008d62:	60da      	str	r2, [r3, #12]
    g_rtc_handle.Init.OutPut = RTC_OUTPUT_DISABLE;
 8008d64:	4b0a      	ldr	r3, [pc, #40]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d66:	2200      	movs	r2, #0
 8008d68:	611a      	str	r2, [r3, #16]
    g_rtc_handle.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8008d6a:	4b09      	ldr	r3, [pc, #36]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	615a      	str	r2, [r3, #20]
    g_rtc_handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8008d70:	4b07      	ldr	r3, [pc, #28]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d72:	2200      	movs	r2, #0
 8008d74:	619a      	str	r2, [r3, #24]
    g_rtc_handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8008d76:	4b06      	ldr	r3, [pc, #24]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d78:	2200      	movs	r2, #0
 8008d7a:	61da      	str	r2, [r3, #28]
    if (HAL_RTC_Init(&g_rtc_handle) != HAL_OK) Error_Handler();
 8008d7c:	4804      	ldr	r0, [pc, #16]	; (8008d90 <board_init_common_rtc_init+0x48>)
 8008d7e:	f7fe fc01 	bl	8007584 <HAL_RTC_Init>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d001      	beq.n	8008d8c <board_init_common_rtc_init+0x44>
 8008d88:	f000 fbda 	bl	8009540 <Error_Handler>
}
 8008d8c:	bf00      	nop
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	200022c0 	.word	0x200022c0
 8008d94:	40002800 	.word	0x40002800

08008d98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b0ae      	sub	sp, #184	; 0xb8
 8008d9c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008d9e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008da2:	2244      	movs	r2, #68	; 0x44
 8008da4:	2100      	movs	r1, #0
 8008da6:	4618      	mov	r0, r3
 8008da8:	f001 f8fc 	bl	8009fa4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008dac:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008db0:	2200      	movs	r2, #0
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	605a      	str	r2, [r3, #4]
 8008db6:	609a      	str	r2, [r3, #8]
 8008db8:	60da      	str	r2, [r3, #12]
 8008dba:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008dbc:	1d3b      	adds	r3, r7, #4
 8008dbe:	225c      	movs	r2, #92	; 0x5c
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f001 f8ee 	bl	8009fa4 <memset>

    /** Configure LSE Drive Capability
    */
    HAL_PWR_EnableBkUpAccess();
 8008dc8:	f7fd f9ee 	bl	80061a8 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8008dcc:	4b26      	ldr	r3, [pc, #152]	; (8008e68 <SystemClock_Config+0xd0>)
 8008dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dd2:	4a25      	ldr	r2, [pc, #148]	; (8008e68 <SystemClock_Config+0xd0>)
 8008dd4:	f023 0318 	bic.w	r3, r3, #24
 8008dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8008ddc:	2305      	movs	r3, #5
 8008dde:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8008de0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008de4:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8008de6:	2301      	movs	r3, #1
 8008de8:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8008dea:	2300      	movs	r3, #0
 8008dec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8008df0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008df4:	4618      	mov	r0, r3
 8008df6:	f7fd fabb 	bl	8006370 <HAL_RCC_OscConfig>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d001      	beq.n	8008e04 <SystemClock_Config+0x6c>
 8008e00:	f000 fb9e 	bl	8009540 <Error_Handler>
    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008e04:	230f      	movs	r3, #15
 8008e06:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8008e08:	2302      	movs	r3, #2
 8008e0a:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008e10:	2300      	movs	r3, #0
 8008e12:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008e14:	2300      	movs	r3, #0
 8008e16:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 8008e18:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008e1c:	2102      	movs	r1, #2
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7fd feba 	bl	8006b98 <HAL_RCC_ClockConfig>
 8008e24:	4603      	mov	r3, r0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d001      	beq.n	8008e2e <SystemClock_Config+0x96>
 8008e2a:	f000 fb89 	bl	8009540 <Error_Handler>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8008e2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008e32:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8008e34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008e38:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 8008e3a:	1d3b      	adds	r3, r7, #4
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7fe f897 	bl	8006f70 <HAL_RCCEx_PeriphCLKConfig>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d001      	beq.n	8008e4c <SystemClock_Config+0xb4>
 8008e48:	f000 fb7a 	bl	8009540 <Error_Handler>
    /** Configure the main internal regulator output voltage
    */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) Error_Handler();
 8008e4c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008e50:	f7fd fa38 	bl	80062c4 <HAL_PWREx_ControlVoltageScaling>
 8008e54:	4603      	mov	r3, r0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d001      	beq.n	8008e5e <SystemClock_Config+0xc6>
 8008e5a:	f000 fb71 	bl	8009540 <Error_Handler>
}
 8008e5e:	bf00      	nop
 8008e60:	37b8      	adds	r7, #184	; 0xb8
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	40021000 	.word	0x40021000

08008e6c <board_init_common_timer_init>:


static void board_init_common_timer_init(timer_e timer)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b0a2      	sub	sp, #136	; 0x88
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	4603      	mov	r3, r0
 8008e74:	71fb      	strb	r3, [r7, #7]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e76:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	601a      	str	r2, [r3, #0]
 8008e7e:	605a      	str	r2, [r3, #4]
 8008e80:	609a      	str	r2, [r3, #8]
 8008e82:	60da      	str	r2, [r3, #12]
 8008e84:	611a      	str	r2, [r3, #16]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008e86:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	601a      	str	r2, [r3, #0]
 8008e8e:	605a      	str	r2, [r3, #4]
 8008e90:	609a      	str	r2, [r3, #8]
 8008e92:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008e94:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008e98:	2200      	movs	r2, #0
 8008e9a:	601a      	str	r2, [r3, #0]
 8008e9c:	605a      	str	r2, [r3, #4]
 8008e9e:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8008ea0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	601a      	str	r2, [r3, #0]
 8008ea8:	605a      	str	r2, [r3, #4]
 8008eaa:	609a      	str	r2, [r3, #8]
 8008eac:	60da      	str	r2, [r3, #12]
 8008eae:	611a      	str	r2, [r3, #16]
 8008eb0:	615a      	str	r2, [r3, #20]
 8008eb2:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008eb4:	f107 0310 	add.w	r3, r7, #16
 8008eb8:	222c      	movs	r2, #44	; 0x2c
 8008eba:	2100      	movs	r1, #0
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f001 f871 	bl	8009fa4 <memset>
    switch (timer)
 8008ec2:	79fb      	ldrb	r3, [r7, #7]
 8008ec4:	2b02      	cmp	r3, #2
 8008ec6:	f000 8153 	beq.w	8009170 <board_init_common_timer_init+0x304>
 8008eca:	2b02      	cmp	r3, #2
 8008ecc:	f300 81f5 	bgt.w	80092ba <board_init_common_timer_init+0x44e>
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d003      	beq.n	8008edc <board_init_common_timer_init+0x70>
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	f000 80bb 	beq.w	8009050 <board_init_common_timer_init+0x1e4>
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
            GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
            HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
        break;
        default:
        break;
 8008eda:	e1ee      	b.n	80092ba <board_init_common_timer_init+0x44e>
            g_tim1_handle.Instance = TIM1;
 8008edc:	4b9e      	ldr	r3, [pc, #632]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008ede:	4a9f      	ldr	r2, [pc, #636]	; (800915c <board_init_common_timer_init+0x2f0>)
 8008ee0:	601a      	str	r2, [r3, #0]
            g_tim1_handle.Init.Prescaler = 0;
 8008ee2:	4b9d      	ldr	r3, [pc, #628]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	605a      	str	r2, [r3, #4]
            g_tim1_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ee8:	4b9b      	ldr	r3, [pc, #620]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008eea:	2200      	movs	r2, #0
 8008eec:	609a      	str	r2, [r3, #8]
            g_tim1_handle.Init.Period = 60-1;
 8008eee:	4b9a      	ldr	r3, [pc, #616]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008ef0:	223b      	movs	r2, #59	; 0x3b
 8008ef2:	60da      	str	r2, [r3, #12]
            g_tim1_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ef4:	4b98      	ldr	r3, [pc, #608]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	611a      	str	r2, [r3, #16]
            g_tim1_handle.Init.RepetitionCounter = 0;
 8008efa:	4b97      	ldr	r3, [pc, #604]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008efc:	2200      	movs	r2, #0
 8008efe:	615a      	str	r2, [r3, #20]
            g_tim1_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008f00:	4b95      	ldr	r3, [pc, #596]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008f02:	2200      	movs	r2, #0
 8008f04:	619a      	str	r2, [r3, #24]
            if (HAL_TIM_Base_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 8008f06:	4894      	ldr	r0, [pc, #592]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008f08:	f7fe fc4e 	bl	80077a8 <HAL_TIM_Base_Init>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <board_init_common_timer_init+0xaa>
 8008f12:	f000 fb15 	bl	8009540 <Error_Handler>
            sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008f16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f1a:	667b      	str	r3, [r7, #100]	; 0x64
            if (HAL_TIM_ConfigClockSource(&g_tim1_handle, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8008f1c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008f20:	4619      	mov	r1, r3
 8008f22:	488d      	ldr	r0, [pc, #564]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008f24:	f7ff f8e2 	bl	80080ec <HAL_TIM_ConfigClockSource>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d001      	beq.n	8008f32 <board_init_common_timer_init+0xc6>
 8008f2e:	f000 fb07 	bl	8009540 <Error_Handler>
            if (HAL_TIM_PWM_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 8008f32:	4889      	ldr	r0, [pc, #548]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008f34:	f7fe fc8f 	bl	8007856 <HAL_TIM_PWM_Init>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d001      	beq.n	8008f42 <board_init_common_timer_init+0xd6>
 8008f3e:	f000 faff 	bl	8009540 <Error_Handler>
            sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008f42:	2300      	movs	r3, #0
 8008f44:	65bb      	str	r3, [r7, #88]	; 0x58
            sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008f46:	2300      	movs	r3, #0
 8008f48:	65fb      	str	r3, [r7, #92]	; 0x5c
            sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	663b      	str	r3, [r7, #96]	; 0x60
            if (HAL_TIMEx_MasterConfigSynchronization(&g_tim1_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 8008f4e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008f52:	4619      	mov	r1, r3
 8008f54:	4880      	ldr	r0, [pc, #512]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008f56:	f7ff fe19 	bl	8008b8c <HAL_TIMEx_MasterConfigSynchronization>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d001      	beq.n	8008f64 <board_init_common_timer_init+0xf8>
 8008f60:	f000 faee 	bl	8009540 <Error_Handler>
            sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008f64:	2360      	movs	r3, #96	; 0x60
 8008f66:	63fb      	str	r3, [r7, #60]	; 0x3c
            sConfigOC.Pulse = 0;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	643b      	str	r3, [r7, #64]	; 0x40
            sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	647b      	str	r3, [r7, #68]	; 0x44
            sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008f70:	2300      	movs	r3, #0
 8008f72:	64bb      	str	r3, [r7, #72]	; 0x48
            sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008f74:	2300      	movs	r3, #0
 8008f76:	64fb      	str	r3, [r7, #76]	; 0x4c
            sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	653b      	str	r3, [r7, #80]	; 0x50
            sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	657b      	str	r3, [r7, #84]	; 0x54
            if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8008f80:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008f84:	2200      	movs	r2, #0
 8008f86:	4619      	mov	r1, r3
 8008f88:	4873      	ldr	r0, [pc, #460]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008f8a:	f7fe ff9b 	bl	8007ec4 <HAL_TIM_PWM_ConfigChannel>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d001      	beq.n	8008f98 <board_init_common_timer_init+0x12c>
 8008f94:	f000 fad4 	bl	8009540 <Error_Handler>
            if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 8008f98:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008f9c:	2204      	movs	r2, #4
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	486d      	ldr	r0, [pc, #436]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008fa2:	f7fe ff8f 	bl	8007ec4 <HAL_TIM_PWM_ConfigChannel>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d001      	beq.n	8008fb0 <board_init_common_timer_init+0x144>
 8008fac:	f000 fac8 	bl	8009540 <Error_Handler>
            if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 8008fb0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008fb4:	2208      	movs	r2, #8
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	4867      	ldr	r0, [pc, #412]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8008fba:	f7fe ff83 	bl	8007ec4 <HAL_TIM_PWM_ConfigChannel>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d001      	beq.n	8008fc8 <board_init_common_timer_init+0x15c>
 8008fc4:	f000 fabc 	bl	8009540 <Error_Handler>
            sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	613b      	str	r3, [r7, #16]
            sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	617b      	str	r3, [r7, #20]
            sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	61bb      	str	r3, [r7, #24]
            sBreakDeadTimeConfig.DeadTime = 0;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	61fb      	str	r3, [r7, #28]
            sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	623b      	str	r3, [r7, #32]
            sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008fdc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008fe0:	627b      	str	r3, [r7, #36]	; 0x24
            sBreakDeadTimeConfig.BreakFilter = 0;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	62bb      	str	r3, [r7, #40]	; 0x28
            sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
            sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8008fea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008fee:	633b      	str	r3, [r7, #48]	; 0x30
            sBreakDeadTimeConfig.Break2Filter = 0;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	637b      	str	r3, [r7, #52]	; 0x34
            sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	63bb      	str	r3, [r7, #56]	; 0x38
            if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim1_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 8008ff8:	f107 0310 	add.w	r3, r7, #16
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	4856      	ldr	r0, [pc, #344]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8009000:	f7ff fe2a 	bl	8008c58 <HAL_TIMEx_ConfigBreakDeadTime>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d001      	beq.n	800900e <board_init_common_timer_init+0x1a2>
 800900a:	f000 fa99 	bl	8009540 <Error_Handler>
            HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_1);
 800900e:	2100      	movs	r1, #0
 8009010:	4851      	ldr	r0, [pc, #324]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8009012:	f7fe fe6f 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_2);
 8009016:	2104      	movs	r1, #4
 8009018:	484f      	ldr	r0, [pc, #316]	; (8009158 <board_init_common_timer_init+0x2ec>)
 800901a:	f7fe fe6b 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_3);
 800901e:	2108      	movs	r1, #8
 8009020:	484d      	ldr	r0, [pc, #308]	; (8009158 <board_init_common_timer_init+0x2ec>)
 8009022:	f7fe fe67 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            GPIO_InitStruct.Pin = PIN_TIM1_CH1|PIN_TIM1_CH2|PIN_TIM1_CH3;
 8009026:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800902a:	677b      	str	r3, [r7, #116]	; 0x74
            GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800902c:	2302      	movs	r3, #2
 800902e:	67bb      	str	r3, [r7, #120]	; 0x78
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009030:	2300      	movs	r3, #0
 8009032:	67fb      	str	r3, [r7, #124]	; 0x7c
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009034:	2300      	movs	r3, #0
 8009036:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800903a:	2301      	movs	r3, #1
 800903c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009040:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8009044:	4619      	mov	r1, r3
 8009046:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800904a:	f7fc fef7 	bl	8005e3c <HAL_GPIO_Init>
        break;
 800904e:	e135      	b.n	80092bc <board_init_common_timer_init+0x450>
            g_tim15_handle.Instance = TIM15;
 8009050:	4b43      	ldr	r3, [pc, #268]	; (8009160 <board_init_common_timer_init+0x2f4>)
 8009052:	4a44      	ldr	r2, [pc, #272]	; (8009164 <board_init_common_timer_init+0x2f8>)
 8009054:	601a      	str	r2, [r3, #0]
            g_tim15_handle.Init.Prescaler = 0;
 8009056:	4b42      	ldr	r3, [pc, #264]	; (8009160 <board_init_common_timer_init+0x2f4>)
 8009058:	2200      	movs	r2, #0
 800905a:	605a      	str	r2, [r3, #4]
            g_tim15_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800905c:	4b40      	ldr	r3, [pc, #256]	; (8009160 <board_init_common_timer_init+0x2f4>)
 800905e:	2200      	movs	r2, #0
 8009060:	609a      	str	r2, [r3, #8]
            g_tim15_handle.Init.Period = 60-1;
 8009062:	4b3f      	ldr	r3, [pc, #252]	; (8009160 <board_init_common_timer_init+0x2f4>)
 8009064:	223b      	movs	r2, #59	; 0x3b
 8009066:	60da      	str	r2, [r3, #12]
            g_tim15_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009068:	4b3d      	ldr	r3, [pc, #244]	; (8009160 <board_init_common_timer_init+0x2f4>)
 800906a:	2200      	movs	r2, #0
 800906c:	611a      	str	r2, [r3, #16]
            g_tim15_handle.Init.RepetitionCounter = 0;
 800906e:	4b3c      	ldr	r3, [pc, #240]	; (8009160 <board_init_common_timer_init+0x2f4>)
 8009070:	2200      	movs	r2, #0
 8009072:	615a      	str	r2, [r3, #20]
            g_tim15_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009074:	4b3a      	ldr	r3, [pc, #232]	; (8009160 <board_init_common_timer_init+0x2f4>)
 8009076:	2200      	movs	r2, #0
 8009078:	619a      	str	r2, [r3, #24]
            if (HAL_TIM_PWM_Init(&g_tim15_handle) != HAL_OK) Error_Handler();
 800907a:	4839      	ldr	r0, [pc, #228]	; (8009160 <board_init_common_timer_init+0x2f4>)
 800907c:	f7fe fbeb 	bl	8007856 <HAL_TIM_PWM_Init>
 8009080:	4603      	mov	r3, r0
 8009082:	2b00      	cmp	r3, #0
 8009084:	d001      	beq.n	800908a <board_init_common_timer_init+0x21e>
 8009086:	f000 fa5b 	bl	8009540 <Error_Handler>
            sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800908a:	2300      	movs	r3, #0
 800908c:	65bb      	str	r3, [r7, #88]	; 0x58
            sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800908e:	2300      	movs	r3, #0
 8009090:	663b      	str	r3, [r7, #96]	; 0x60
            if (HAL_TIMEx_MasterConfigSynchronization(&g_tim15_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 8009092:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8009096:	4619      	mov	r1, r3
 8009098:	4831      	ldr	r0, [pc, #196]	; (8009160 <board_init_common_timer_init+0x2f4>)
 800909a:	f7ff fd77 	bl	8008b8c <HAL_TIMEx_MasterConfigSynchronization>
 800909e:	4603      	mov	r3, r0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d001      	beq.n	80090a8 <board_init_common_timer_init+0x23c>
 80090a4:	f000 fa4c 	bl	8009540 <Error_Handler>
            sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80090a8:	2360      	movs	r3, #96	; 0x60
 80090aa:	63fb      	str	r3, [r7, #60]	; 0x3c
            sConfigOC.Pulse = 0;
 80090ac:	2300      	movs	r3, #0
 80090ae:	643b      	str	r3, [r7, #64]	; 0x40
            sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80090b0:	2300      	movs	r3, #0
 80090b2:	647b      	str	r3, [r7, #68]	; 0x44
            sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80090b4:	2300      	movs	r3, #0
 80090b6:	64bb      	str	r3, [r7, #72]	; 0x48
            sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80090b8:	2300      	movs	r3, #0
 80090ba:	64fb      	str	r3, [r7, #76]	; 0x4c
            sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80090bc:	2300      	movs	r3, #0
 80090be:	653b      	str	r3, [r7, #80]	; 0x50
            sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80090c0:	2300      	movs	r3, #0
 80090c2:	657b      	str	r3, [r7, #84]	; 0x54
            if (HAL_TIM_PWM_ConfigChannel(&g_tim15_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 80090c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80090c8:	2200      	movs	r2, #0
 80090ca:	4619      	mov	r1, r3
 80090cc:	4824      	ldr	r0, [pc, #144]	; (8009160 <board_init_common_timer_init+0x2f4>)
 80090ce:	f7fe fef9 	bl	8007ec4 <HAL_TIM_PWM_ConfigChannel>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d001      	beq.n	80090dc <board_init_common_timer_init+0x270>
 80090d8:	f000 fa32 	bl	8009540 <Error_Handler>
            sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80090dc:	2300      	movs	r3, #0
 80090de:	613b      	str	r3, [r7, #16]
            sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80090e0:	2300      	movs	r3, #0
 80090e2:	617b      	str	r3, [r7, #20]
            sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80090e4:	2300      	movs	r3, #0
 80090e6:	61bb      	str	r3, [r7, #24]
            sBreakDeadTimeConfig.DeadTime = 0;
 80090e8:	2300      	movs	r3, #0
 80090ea:	61fb      	str	r3, [r7, #28]
            sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80090ec:	2300      	movs	r3, #0
 80090ee:	623b      	str	r3, [r7, #32]
            sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80090f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80090f4:	627b      	str	r3, [r7, #36]	; 0x24
            sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80090f6:	2300      	movs	r3, #0
 80090f8:	63bb      	str	r3, [r7, #56]	; 0x38
            if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim15_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 80090fa:	f107 0310 	add.w	r3, r7, #16
 80090fe:	4619      	mov	r1, r3
 8009100:	4817      	ldr	r0, [pc, #92]	; (8009160 <board_init_common_timer_init+0x2f4>)
 8009102:	f7ff fda9 	bl	8008c58 <HAL_TIMEx_ConfigBreakDeadTime>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d001      	beq.n	8009110 <board_init_common_timer_init+0x2a4>
 800910c:	f000 fa18 	bl	8009540 <Error_Handler>
            HAL_TIM_PWM_Stop_DMA(&g_tim15_handle, TIM_CHANNEL_1);
 8009110:	2100      	movs	r1, #0
 8009112:	4813      	ldr	r0, [pc, #76]	; (8009160 <board_init_common_timer_init+0x2f4>)
 8009114:	f7fe fdee 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            __HAL_RCC_GPIOB_CLK_ENABLE();
 8009118:	4b13      	ldr	r3, [pc, #76]	; (8009168 <board_init_common_timer_init+0x2fc>)
 800911a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800911c:	4a12      	ldr	r2, [pc, #72]	; (8009168 <board_init_common_timer_init+0x2fc>)
 800911e:	f043 0302 	orr.w	r3, r3, #2
 8009122:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009124:	4b10      	ldr	r3, [pc, #64]	; (8009168 <board_init_common_timer_init+0x2fc>)
 8009126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009128:	f003 0302 	and.w	r3, r3, #2
 800912c:	60fb      	str	r3, [r7, #12]
 800912e:	68fb      	ldr	r3, [r7, #12]
            GPIO_InitStruct.Pin = PIN_TIM15_CH1;
 8009130:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009134:	677b      	str	r3, [r7, #116]	; 0x74
            GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009136:	2302      	movs	r3, #2
 8009138:	67bb      	str	r3, [r7, #120]	; 0x78
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 800913a:	2300      	movs	r3, #0
 800913c:	67fb      	str	r3, [r7, #124]	; 0x7c
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800913e:	2300      	movs	r3, #0
 8009140:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8009144:	230e      	movs	r3, #14
 8009146:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800914a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800914e:	4619      	mov	r1, r3
 8009150:	4806      	ldr	r0, [pc, #24]	; (800916c <board_init_common_timer_init+0x300>)
 8009152:	f7fc fe73 	bl	8005e3c <HAL_GPIO_Init>
        break;
 8009156:	e0b1      	b.n	80092bc <board_init_common_timer_init+0x450>
 8009158:	200022e4 	.word	0x200022e4
 800915c:	40012c00 	.word	0x40012c00
 8009160:	20002330 	.word	0x20002330
 8009164:	40014000 	.word	0x40014000
 8009168:	40021000 	.word	0x40021000
 800916c:	48000400 	.word	0x48000400
            g_tim16_handle.Instance = TIM16;
 8009170:	4b54      	ldr	r3, [pc, #336]	; (80092c4 <board_init_common_timer_init+0x458>)
 8009172:	4a55      	ldr	r2, [pc, #340]	; (80092c8 <board_init_common_timer_init+0x45c>)
 8009174:	601a      	str	r2, [r3, #0]
            g_tim16_handle.Init.Prescaler = 0;
 8009176:	4b53      	ldr	r3, [pc, #332]	; (80092c4 <board_init_common_timer_init+0x458>)
 8009178:	2200      	movs	r2, #0
 800917a:	605a      	str	r2, [r3, #4]
            g_tim16_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800917c:	4b51      	ldr	r3, [pc, #324]	; (80092c4 <board_init_common_timer_init+0x458>)
 800917e:	2200      	movs	r2, #0
 8009180:	609a      	str	r2, [r3, #8]
            g_tim16_handle.Init.Period = 60-1;
 8009182:	4b50      	ldr	r3, [pc, #320]	; (80092c4 <board_init_common_timer_init+0x458>)
 8009184:	223b      	movs	r2, #59	; 0x3b
 8009186:	60da      	str	r2, [r3, #12]
            g_tim16_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009188:	4b4e      	ldr	r3, [pc, #312]	; (80092c4 <board_init_common_timer_init+0x458>)
 800918a:	2200      	movs	r2, #0
 800918c:	611a      	str	r2, [r3, #16]
            g_tim16_handle.Init.RepetitionCounter = 0;
 800918e:	4b4d      	ldr	r3, [pc, #308]	; (80092c4 <board_init_common_timer_init+0x458>)
 8009190:	2200      	movs	r2, #0
 8009192:	615a      	str	r2, [r3, #20]
            g_tim16_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009194:	4b4b      	ldr	r3, [pc, #300]	; (80092c4 <board_init_common_timer_init+0x458>)
 8009196:	2200      	movs	r2, #0
 8009198:	619a      	str	r2, [r3, #24]
            if (HAL_TIM_Base_Init(&g_tim16_handle) != HAL_OK) Error_Handler();
 800919a:	484a      	ldr	r0, [pc, #296]	; (80092c4 <board_init_common_timer_init+0x458>)
 800919c:	f7fe fb04 	bl	80077a8 <HAL_TIM_Base_Init>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d001      	beq.n	80091aa <board_init_common_timer_init+0x33e>
 80091a6:	f000 f9cb 	bl	8009540 <Error_Handler>
            sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80091aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80091ae:	667b      	str	r3, [r7, #100]	; 0x64
            if (HAL_TIM_ConfigClockSource(&g_tim16_handle, &sClockSourceConfig) != HAL_OK) Error_Handler();
 80091b0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80091b4:	4619      	mov	r1, r3
 80091b6:	4843      	ldr	r0, [pc, #268]	; (80092c4 <board_init_common_timer_init+0x458>)
 80091b8:	f7fe ff98 	bl	80080ec <HAL_TIM_ConfigClockSource>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d001      	beq.n	80091c6 <board_init_common_timer_init+0x35a>
 80091c2:	f000 f9bd 	bl	8009540 <Error_Handler>
            if (HAL_TIM_PWM_Init(&g_tim16_handle) != HAL_OK) Error_Handler();
 80091c6:	483f      	ldr	r0, [pc, #252]	; (80092c4 <board_init_common_timer_init+0x458>)
 80091c8:	f7fe fb45 	bl	8007856 <HAL_TIM_PWM_Init>
 80091cc:	4603      	mov	r3, r0
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d001      	beq.n	80091d6 <board_init_common_timer_init+0x36a>
 80091d2:	f000 f9b5 	bl	8009540 <Error_Handler>
            sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80091d6:	2300      	movs	r3, #0
 80091d8:	65bb      	str	r3, [r7, #88]	; 0x58
            sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80091da:	2300      	movs	r3, #0
 80091dc:	65fb      	str	r3, [r7, #92]	; 0x5c
            sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80091de:	2300      	movs	r3, #0
 80091e0:	663b      	str	r3, [r7, #96]	; 0x60
            if (HAL_TIMEx_MasterConfigSynchronization(&g_tim16_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 80091e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80091e6:	4619      	mov	r1, r3
 80091e8:	4836      	ldr	r0, [pc, #216]	; (80092c4 <board_init_common_timer_init+0x458>)
 80091ea:	f7ff fccf 	bl	8008b8c <HAL_TIMEx_MasterConfigSynchronization>
 80091ee:	4603      	mov	r3, r0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d001      	beq.n	80091f8 <board_init_common_timer_init+0x38c>
 80091f4:	f000 f9a4 	bl	8009540 <Error_Handler>
            sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80091f8:	2360      	movs	r3, #96	; 0x60
 80091fa:	63fb      	str	r3, [r7, #60]	; 0x3c
            sConfigOC.Pulse = 0;
 80091fc:	2300      	movs	r3, #0
 80091fe:	643b      	str	r3, [r7, #64]	; 0x40
            sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009200:	2300      	movs	r3, #0
 8009202:	647b      	str	r3, [r7, #68]	; 0x44
            sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009204:	2300      	movs	r3, #0
 8009206:	64bb      	str	r3, [r7, #72]	; 0x48
            sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009208:	2300      	movs	r3, #0
 800920a:	64fb      	str	r3, [r7, #76]	; 0x4c
            sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800920c:	2300      	movs	r3, #0
 800920e:	653b      	str	r3, [r7, #80]	; 0x50
            sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009210:	2300      	movs	r3, #0
 8009212:	657b      	str	r3, [r7, #84]	; 0x54
            if (HAL_TIM_PWM_ConfigChannel(&g_tim16_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8009214:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009218:	2200      	movs	r2, #0
 800921a:	4619      	mov	r1, r3
 800921c:	4829      	ldr	r0, [pc, #164]	; (80092c4 <board_init_common_timer_init+0x458>)
 800921e:	f7fe fe51 	bl	8007ec4 <HAL_TIM_PWM_ConfigChannel>
 8009222:	4603      	mov	r3, r0
 8009224:	2b00      	cmp	r3, #0
 8009226:	d001      	beq.n	800922c <board_init_common_timer_init+0x3c0>
 8009228:	f000 f98a 	bl	8009540 <Error_Handler>
            sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800922c:	2300      	movs	r3, #0
 800922e:	613b      	str	r3, [r7, #16]
            sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009230:	2300      	movs	r3, #0
 8009232:	617b      	str	r3, [r7, #20]
            sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009234:	2300      	movs	r3, #0
 8009236:	61bb      	str	r3, [r7, #24]
            sBreakDeadTimeConfig.DeadTime = 0;
 8009238:	2300      	movs	r3, #0
 800923a:	61fb      	str	r3, [r7, #28]
            sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800923c:	2300      	movs	r3, #0
 800923e:	623b      	str	r3, [r7, #32]
            sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009240:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009244:	627b      	str	r3, [r7, #36]	; 0x24
            sBreakDeadTimeConfig.BreakFilter = 0;
 8009246:	2300      	movs	r3, #0
 8009248:	62bb      	str	r3, [r7, #40]	; 0x28
            sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800924a:	2300      	movs	r3, #0
 800924c:	62fb      	str	r3, [r7, #44]	; 0x2c
            sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800924e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009252:	633b      	str	r3, [r7, #48]	; 0x30
            sBreakDeadTimeConfig.Break2Filter = 0;
 8009254:	2300      	movs	r3, #0
 8009256:	637b      	str	r3, [r7, #52]	; 0x34
            sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009258:	2300      	movs	r3, #0
 800925a:	63bb      	str	r3, [r7, #56]	; 0x38
            if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim16_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 800925c:	f107 0310 	add.w	r3, r7, #16
 8009260:	4619      	mov	r1, r3
 8009262:	4818      	ldr	r0, [pc, #96]	; (80092c4 <board_init_common_timer_init+0x458>)
 8009264:	f7ff fcf8 	bl	8008c58 <HAL_TIMEx_ConfigBreakDeadTime>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d001      	beq.n	8009272 <board_init_common_timer_init+0x406>
 800926e:	f000 f967 	bl	8009540 <Error_Handler>
            HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_1);
 8009272:	2100      	movs	r1, #0
 8009274:	4815      	ldr	r0, [pc, #84]	; (80092cc <board_init_common_timer_init+0x460>)
 8009276:	f7fe fd3d 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            __HAL_RCC_GPIOA_CLK_ENABLE();
 800927a:	4b15      	ldr	r3, [pc, #84]	; (80092d0 <board_init_common_timer_init+0x464>)
 800927c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800927e:	4a14      	ldr	r2, [pc, #80]	; (80092d0 <board_init_common_timer_init+0x464>)
 8009280:	f043 0301 	orr.w	r3, r3, #1
 8009284:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009286:	4b12      	ldr	r3, [pc, #72]	; (80092d0 <board_init_common_timer_init+0x464>)
 8009288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800928a:	f003 0301 	and.w	r3, r3, #1
 800928e:	60bb      	str	r3, [r7, #8]
 8009290:	68bb      	ldr	r3, [r7, #8]
            GPIO_InitStruct.Pin = PIN_TIM16_CH1;
 8009292:	2340      	movs	r3, #64	; 0x40
 8009294:	677b      	str	r3, [r7, #116]	; 0x74
            GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009296:	2302      	movs	r3, #2
 8009298:	67bb      	str	r3, [r7, #120]	; 0x78
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 800929a:	2300      	movs	r3, #0
 800929c:	67fb      	str	r3, [r7, #124]	; 0x7c
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800929e:	2300      	movs	r3, #0
 80092a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80092a4:	230e      	movs	r3, #14
 80092a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092aa:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80092ae:	4619      	mov	r1, r3
 80092b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80092b4:	f7fc fdc2 	bl	8005e3c <HAL_GPIO_Init>
        break;
 80092b8:	e000      	b.n	80092bc <board_init_common_timer_init+0x450>
        break;
 80092ba:	bf00      	nop
    }
}
 80092bc:	bf00      	nop
 80092be:	3788      	adds	r7, #136	; 0x88
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}
 80092c4:	2000237c 	.word	0x2000237c
 80092c8:	40014400 	.word	0x40014400
 80092cc:	200022e4 	.word	0x200022e4
 80092d0:	40021000 	.word	0x40021000

080092d4 <board_init_common_nvic_setup_interrupts>:


static void board_init_common_nvic_setup_interrupts(void)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	af00      	add	r7, sp, #0
    HAL_NVIC_SetPriority(EXTI0_IRQn, 24, 0);
 80092d8:	2200      	movs	r2, #0
 80092da:	2118      	movs	r1, #24
 80092dc:	2006      	movs	r0, #6
 80092de:	f7fc fae8 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80092e2:	2006      	movs	r0, #6
 80092e4:	f7fc fb01 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI2_IRQn, 24, 0);
 80092e8:	2200      	movs	r2, #0
 80092ea:	2118      	movs	r1, #24
 80092ec:	2008      	movs	r0, #8
 80092ee:	f7fc fae0 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80092f2:	2008      	movs	r0, #8
 80092f4:	f7fc faf9 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI9_5_IRQn , 24, 0);
 80092f8:	2200      	movs	r2, #0
 80092fa:	2118      	movs	r1, #24
 80092fc:	2017      	movs	r0, #23
 80092fe:	f7fc fad8 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8009302:	2017      	movs	r0, #23
 8009304:	f7fc faf1 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 24, 0);
 8009308:	2200      	movs	r2, #0
 800930a:	2118      	movs	r1, #24
 800930c:	2028      	movs	r0, #40	; 0x28
 800930e:	f7fc fad0 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8009312:	2028      	movs	r0, #40	; 0x28
 8009314:	f7fc fae9 	bl	80058ea <HAL_NVIC_EnableIRQ>

    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 8009318:	4b1a      	ldr	r3, [pc, #104]	; (8009384 <board_init_common_nvic_setup_interrupts+0xb0>)
 800931a:	2206      	movs	r2, #6
 800931c:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 800931e:	4b19      	ldr	r3, [pc, #100]	; (8009384 <board_init_common_nvic_setup_interrupts+0xb0>)
 8009320:	2217      	movs	r2, #23
 8009322:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 8009324:	4b17      	ldr	r3, [pc, #92]	; (8009384 <board_init_common_nvic_setup_interrupts+0xb0>)
 8009326:	2228      	movs	r2, #40	; 0x28
 8009328:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 800932a:	4b16      	ldr	r3, [pc, #88]	; (8009384 <board_init_common_nvic_setup_interrupts+0xb0>)
 800932c:	2208      	movs	r2, #8
 800932e:	615a      	str	r2, [r3, #20]
//    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 20, 0);
//    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
//    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 20, 0);
//    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);

    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8009330:	2200      	movs	r2, #0
 8009332:	2100      	movs	r1, #0
 8009334:	200c      	movs	r0, #12
 8009336:	f7fc fabc 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800933a:	200c      	movs	r0, #12
 800933c:	f7fc fad5 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8009340:	2200      	movs	r2, #0
 8009342:	2100      	movs	r1, #0
 8009344:	200d      	movs	r0, #13
 8009346:	f7fc fab4 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800934a:	200d      	movs	r0, #13
 800934c:	f7fc facd 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8009350:	2200      	movs	r2, #0
 8009352:	2100      	movs	r1, #0
 8009354:	200f      	movs	r0, #15
 8009356:	f7fc faac 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800935a:	200f      	movs	r0, #15
 800935c:	f7fc fac5 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8009360:	2200      	movs	r2, #0
 8009362:	2100      	movs	r1, #0
 8009364:	2010      	movs	r0, #16
 8009366:	f7fc faa4 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800936a:	2010      	movs	r0, #16
 800936c:	f7fc fabd 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8009370:	2200      	movs	r2, #0
 8009372:	2100      	movs	r1, #0
 8009374:	2011      	movs	r0, #17
 8009376:	f7fc fa9c 	bl	80058b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800937a:	2011      	movs	r0, #17
 800937c:	f7fc fab5 	bl	80058ea <HAL_NVIC_EnableIRQ>
}
 8009380:	bf00      	nop
 8009382:	bd80      	pop	{r7, pc}
 8009384:	40010400 	.word	0x40010400

08009388 <board_init_common_board_init>:


void board_init_common_board_init(void)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b08c      	sub	sp, #48	; 0x30
 800938c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800938e:	f107 0318 	add.w	r3, r7, #24
 8009392:	2200      	movs	r2, #0
 8009394:	601a      	str	r2, [r3, #0]
 8009396:	605a      	str	r2, [r3, #4]
 8009398:	609a      	str	r2, [r3, #8]
 800939a:	60da      	str	r2, [r3, #12]
 800939c:	611a      	str	r2, [r3, #16]

    srand(time(0));
 800939e:	2000      	movs	r0, #0
 80093a0:	f000 ff64 	bl	800a26c <time>
 80093a4:	4602      	mov	r2, r0
 80093a6:	460b      	mov	r3, r1
 80093a8:	4613      	mov	r3, r2
 80093aa:	4618      	mov	r0, r3
 80093ac:	f000 fee2 	bl	800a174 <srand>
    HAL_Init();
 80093b0:	f7fc f8fc 	bl	80055ac <HAL_Init>
    SystemClock_Config();
 80093b4:	f7ff fcf0 	bl	8008d98 <SystemClock_Config>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093b8:	4b52      	ldr	r3, [pc, #328]	; (8009504 <board_init_common_board_init+0x17c>)
 80093ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093bc:	4a51      	ldr	r2, [pc, #324]	; (8009504 <board_init_common_board_init+0x17c>)
 80093be:	f043 0301 	orr.w	r3, r3, #1
 80093c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80093c4:	4b4f      	ldr	r3, [pc, #316]	; (8009504 <board_init_common_board_init+0x17c>)
 80093c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	617b      	str	r3, [r7, #20]
 80093ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80093d0:	4b4c      	ldr	r3, [pc, #304]	; (8009504 <board_init_common_board_init+0x17c>)
 80093d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093d4:	4a4b      	ldr	r2, [pc, #300]	; (8009504 <board_init_common_board_init+0x17c>)
 80093d6:	f043 0302 	orr.w	r3, r3, #2
 80093da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80093dc:	4b49      	ldr	r3, [pc, #292]	; (8009504 <board_init_common_board_init+0x17c>)
 80093de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093e0:	f003 0302 	and.w	r3, r3, #2
 80093e4:	613b      	str	r3, [r7, #16]
 80093e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80093e8:	4b46      	ldr	r3, [pc, #280]	; (8009504 <board_init_common_board_init+0x17c>)
 80093ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093ec:	4a45      	ldr	r2, [pc, #276]	; (8009504 <board_init_common_board_init+0x17c>)
 80093ee:	f043 0304 	orr.w	r3, r3, #4
 80093f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80093f4:	4b43      	ldr	r3, [pc, #268]	; (8009504 <board_init_common_board_init+0x17c>)
 80093f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093f8:	f003 0304 	and.w	r3, r3, #4
 80093fc:	60fb      	str	r3, [r7, #12]
 80093fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8009400:	4b40      	ldr	r3, [pc, #256]	; (8009504 <board_init_common_board_init+0x17c>)
 8009402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009404:	4a3f      	ldr	r2, [pc, #252]	; (8009504 <board_init_common_board_init+0x17c>)
 8009406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800940a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800940c:	4b3d      	ldr	r3, [pc, #244]	; (8009504 <board_init_common_board_init+0x17c>)
 800940e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009414:	60bb      	str	r3, [r7, #8]
 8009416:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_DMA1_CLK_ENABLE();
 8009418:	4b3a      	ldr	r3, [pc, #232]	; (8009504 <board_init_common_board_init+0x17c>)
 800941a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800941c:	4a39      	ldr	r2, [pc, #228]	; (8009504 <board_init_common_board_init+0x17c>)
 800941e:	f043 0301 	orr.w	r3, r3, #1
 8009422:	6493      	str	r3, [r2, #72]	; 0x48
 8009424:	4b37      	ldr	r3, [pc, #220]	; (8009504 <board_init_common_board_init+0x17c>)
 8009426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009428:	f003 0301 	and.w	r3, r3, #1
 800942c:	607b      	str	r3, [r7, #4]
 800942e:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = PIN_LED_OUT_1 | PIN_LED_OUT_2;
 8009430:	230c      	movs	r3, #12
 8009432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009434:	2301      	movs	r3, #1
 8009436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009438:	2302      	movs	r3, #2
 800943a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800943c:	f107 0318 	add.w	r3, r7, #24
 8009440:	4619      	mov	r1, r3
 8009442:	4831      	ldr	r0, [pc, #196]	; (8009508 <board_init_common_board_init+0x180>)
 8009444:	f7fc fcfa 	bl	8005e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_LVL_EN;
 8009448:	2380      	movs	r3, #128	; 0x80
 800944a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800944c:	2301      	movs	r3, #1
 800944e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009450:	2300      	movs	r3, #0
 8009452:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 8009454:	f107 0318 	add.w	r3, r7, #24
 8009458:	4619      	mov	r1, r3
 800945a:	482c      	ldr	r0, [pc, #176]	; (800950c <board_init_common_board_init+0x184>)
 800945c:	f7fc fcee 	bl	8005e3c <HAL_GPIO_Init>

    board_init_specific();
 8009460:	f000 f874 	bl	800954c <board_init_specific>

    for (uint8_t iii = 0; iii < NUM_TIMERS; iii++) board_init_common_timer_init(iii);
 8009464:	2300      	movs	r3, #0
 8009466:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800946a:	e009      	b.n	8009480 <board_init_common_board_init+0xf8>
 800946c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009470:	4618      	mov	r0, r3
 8009472:	f7ff fcfb 	bl	8008e6c <board_init_common_timer_init>
 8009476:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800947a:	3301      	adds	r3, #1
 800947c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009480:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009484:	2b02      	cmp	r3, #2
 8009486:	d9f1      	bls.n	800946c <board_init_common_board_init+0xe4>

    ws2812b_init();
 8009488:	f7f9 f91c 	bl	80026c4 <ws2812b_init>

    color_led_init();
 800948c:	f7f8 f8ec 	bl	8001668 <color_led_init>
    //animate_led_init(); // not yet defined..
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_DIR, GPIO_PIN_SET);
 8009490:	2201      	movs	r2, #1
 8009492:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009496:	481c      	ldr	r0, [pc, #112]	; (8009508 <board_init_common_board_init+0x180>)
 8009498:	f7fc fe4a 	bl	8006130 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_EN, GPIO_PIN_RESET);
 800949c:	2200      	movs	r2, #0
 800949e:	2180      	movs	r1, #128	; 0x80
 80094a0:	4819      	ldr	r0, [pc, #100]	; (8009508 <board_init_common_board_init+0x180>)
 80094a2:	f7fc fe45 	bl	8006130 <HAL_GPIO_WritePin>

    // setup the wakeups as only interrupts without the WKUP enabled yet... TODO
    GPIO_InitStruct.Pin = PIN_WKUP_1|PIN_WKUP_4;
 80094a6:	2305      	movs	r3, #5
 80094a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80094aa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80094ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094b0:	2300      	movs	r3, #0
 80094b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 80094b4:	f107 0318 	add.w	r3, r7, #24
 80094b8:	4619      	mov	r1, r3
 80094ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80094be:	f7fc fcbd 	bl	8005e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_WKUP_2|PIN_WKUP_3;
 80094c2:	f242 0320 	movw	r3, #8224	; 0x2020
 80094c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80094c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80094cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094ce:	2300      	movs	r3, #0
 80094d0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80094d2:	f107 0318 	add.w	r3, r7, #24
 80094d6:	4619      	mov	r1, r3
 80094d8:	480b      	ldr	r0, [pc, #44]	; (8009508 <board_init_common_board_init+0x180>)
 80094da:	f7fc fcaf 	bl	8005e3c <HAL_GPIO_Init>

    board_init_common_nvic_setup_interrupts();
 80094de:	f7ff fef9 	bl	80092d4 <board_init_common_nvic_setup_interrupts>
    board_init_common_rtc_init();
 80094e2:	f7ff fc31 	bl	8008d48 <board_init_common_rtc_init>

    HAL_GPIO_WritePin(GPIOC, PIN_LED_OUT_1|PIN_LED_OUT_2, GPIO_PIN_RESET);
 80094e6:	2200      	movs	r2, #0
 80094e8:	210c      	movs	r1, #12
 80094ea:	4807      	ldr	r0, [pc, #28]	; (8009508 <board_init_common_board_init+0x180>)
 80094ec:	f7fc fe20 	bl	8006130 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, PIN_LVL_EN, GPIO_PIN_SET);
 80094f0:	2201      	movs	r2, #1
 80094f2:	2180      	movs	r1, #128	; 0x80
 80094f4:	4804      	ldr	r0, [pc, #16]	; (8009508 <board_init_common_board_init+0x180>)
 80094f6:	f7fc fe1b 	bl	8006130 <HAL_GPIO_WritePin>

}
 80094fa:	bf00      	nop
 80094fc:	3730      	adds	r7, #48	; 0x30
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	40021000 	.word	0x40021000
 8009508:	48000800 	.word	0x48000800
 800950c:	48000400 	.word	0x48000400

08009510 <board_init_red_led_on>:
    HAL_TIM_PWM_Stop_DMA(&g_tim15_handle, TIM_CHANNEL_1);
}


void board_init_red_led_on(void)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PIN_PORT_C, RED_LED, GPIO_PIN_SET);
 8009514:	2201      	movs	r2, #1
 8009516:	2104      	movs	r1, #4
 8009518:	4802      	ldr	r0, [pc, #8]	; (8009524 <board_init_red_led_on+0x14>)
 800951a:	f7fc fe09 	bl	8006130 <HAL_GPIO_WritePin>
}
 800951e:	bf00      	nop
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	48000800 	.word	0x48000800

08009528 <board_init_red_led_off>:


void board_init_red_led_off(void)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PIN_PORT_C, RED_LED, GPIO_PIN_RESET);
 800952c:	2200      	movs	r2, #0
 800952e:	2104      	movs	r1, #4
 8009530:	4802      	ldr	r0, [pc, #8]	; (800953c <board_init_red_led_off+0x14>)
 8009532:	f7fc fdfd 	bl	8006130 <HAL_GPIO_WritePin>
}
 8009536:	bf00      	nop
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	48000800 	.word	0x48000800

08009540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009540:	b480      	push	{r7}
 8009542:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009544:	b672      	cpsid	i
}
 8009546:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009548:	e7fe      	b.n	8009548 <Error_Handler+0x8>
	...

0800954c <board_init_specific>:
#include "board_specific.h"

#if defined(BOARD_SPUD_GLO_V3)

void board_init_specific(void)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b086      	sub	sp, #24
 8009550:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009552:	1d3b      	adds	r3, r7, #4
 8009554:	2200      	movs	r2, #0
 8009556:	601a      	str	r2, [r3, #0]
 8009558:	605a      	str	r2, [r3, #4]
 800955a:	609a      	str	r2, [r3, #8]
 800955c:	60da      	str	r2, [r3, #12]
 800955e:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = PIN_GPIO0|PIN_GPIO1|PIN_GPIO3;
 8009560:	23e0      	movs	r3, #224	; 0xe0
 8009562:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009564:	2301      	movs	r3, #1
 8009566:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009568:	2300      	movs	r3, #0
 800956a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 800956c:	1d3b      	adds	r3, r7, #4
 800956e:	4619      	mov	r1, r3
 8009570:	4815      	ldr	r0, [pc, #84]	; (80095c8 <board_init_specific+0x7c>)
 8009572:	f7fc fc63 	bl	8005e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_ANALOG_IN;
 8009576:	2302      	movs	r3, #2
 8009578:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800957a:	230b      	movs	r3, #11
 800957c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 8009582:	1d3b      	adds	r3, r7, #4
 8009584:	4619      	mov	r1, r3
 8009586:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800958a:	f7fc fc57 	bl	8005e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_SPI3_NSS;
 800958e:	2310      	movs	r3, #16
 8009590:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009592:	2301      	movs	r3, #1
 8009594:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009596:	2300      	movs	r3, #0
 8009598:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800959a:	1d3b      	adds	r3, r7, #4
 800959c:	4619      	mov	r1, r3
 800959e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80095a2:	f7fc fc4b 	bl	8005e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_LVL_DIR;
 80095a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80095aa:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80095ac:	2301      	movs	r3, #1
 80095ae:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095b0:	2300      	movs	r3, #0
 80095b2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80095b4:	1d3b      	adds	r3, r7, #4
 80095b6:	4619      	mov	r1, r3
 80095b8:	4804      	ldr	r0, [pc, #16]	; (80095cc <board_init_specific+0x80>)
 80095ba:	f7fc fc3f 	bl	8005e3c <HAL_GPIO_Init>
}
 80095be:	bf00      	nop
 80095c0:	3718      	adds	r7, #24
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	48000400 	.word	0x48000400
 80095cc:	48000800 	.word	0x48000800

080095d0 <main>:
#include "semaphore_create.h"
#include "task_create.h"


int main(void)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	af00      	add	r7, sp, #0
    board_init_common_board_init();
 80095d4:	f7ff fed8 	bl	8009388 <board_init_common_board_init>
	task_create();
 80095d8:	f000 f820 	bl	800961c <task_create>
	semaphore_create();
 80095dc:	f7f8 f90a 	bl	80017f4 <semaphore_create>
    reset_ws2812b();
 80095e0:	f7f8 fdaa 	bl	8002138 <reset_ws2812b>
	osKernelStart();
 80095e4:	f7f9 f96c 	bl	80028c0 <osKernelStart>
 80095e8:	2300      	movs	r3, #0
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	bd80      	pop	{r7, pc}

080095ee <random_num>:
#include <stdint.h>
#include <stdlib.h>
#include "numbers.h"

uint32_t random_num(uint32_t min, uint32_t max)
{
 80095ee:	b580      	push	{r7, lr}
 80095f0:	b082      	sub	sp, #8
 80095f2:	af00      	add	r7, sp, #0
 80095f4:	6078      	str	r0, [r7, #4]
 80095f6:	6039      	str	r1, [r7, #0]
   return min + rand() % (max - min);
 80095f8:	f000 fdea 	bl	800a1d0 <rand>
 80095fc:	4603      	mov	r3, r0
 80095fe:	461a      	mov	r2, r3
 8009600:	6839      	ldr	r1, [r7, #0]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	1acb      	subs	r3, r1, r3
 8009606:	fbb2 f1f3 	udiv	r1, r2, r3
 800960a:	fb01 f303 	mul.w	r3, r1, r3
 800960e:	1ad2      	subs	r2, r2, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4413      	add	r3, r2
}
 8009614:	4618      	mov	r0, r3
 8009616:	3708      	adds	r7, #8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <task_create>:
	.priority = (osPriority_t) osPriorityNormal,
};


void task_create(void)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	af00      	add	r7, sp, #0
    osKernelInitialize();
 8009620:	f7f9 f92a 	bl	8002878 <osKernelInitialize>
    g_led_ctrl_handle = osThreadNew(task_led_ctrl_strip_one, NULL, &g_task_led_ctrl_attributes);
 8009624:	4a0e      	ldr	r2, [pc, #56]	; (8009660 <task_create+0x44>)
 8009626:	2100      	movs	r1, #0
 8009628:	480e      	ldr	r0, [pc, #56]	; (8009664 <task_create+0x48>)
 800962a:	f7f9 f96f 	bl	800290c <osThreadNew>
 800962e:	4603      	mov	r3, r0
 8009630:	4a0d      	ldr	r2, [pc, #52]	; (8009668 <task_create+0x4c>)
 8009632:	6013      	str	r3, [r2, #0]
	g_button_press_handle = osThreadNew(task_button_press, NULL, &g_task_button_press_attributes);
 8009634:	4a0d      	ldr	r2, [pc, #52]	; (800966c <task_create+0x50>)
 8009636:	2100      	movs	r1, #0
 8009638:	480d      	ldr	r0, [pc, #52]	; (8009670 <task_create+0x54>)
 800963a:	f7f9 f967 	bl	800290c <osThreadNew>
 800963e:	4603      	mov	r3, r0
 8009640:	4a0c      	ldr	r2, [pc, #48]	; (8009674 <task_create+0x58>)
 8009642:	6013      	str	r3, [r2, #0]
    //g_dma_transfer_handle = osThreadNew(task_dma_transfer, NULL, &g_task_dma_transfer_attributes);
    g_led_strip_1_ctrl_handle = osThreadNew(task_led_ctrl_strip_two, NULL, &g_task_strip_1_led_ctrl_attributes);
 8009644:	4a0c      	ldr	r2, [pc, #48]	; (8009678 <task_create+0x5c>)
 8009646:	2100      	movs	r1, #0
 8009648:	480c      	ldr	r0, [pc, #48]	; (800967c <task_create+0x60>)
 800964a:	f7f9 f95f 	bl	800290c <osThreadNew>
 800964e:	4603      	mov	r3, r0
 8009650:	4a0b      	ldr	r2, [pc, #44]	; (8009680 <task_create+0x64>)
 8009652:	6013      	str	r3, [r2, #0]
	g_tasks_running = true; // technically will be running after task scheduler started
 8009654:	4b0b      	ldr	r3, [pc, #44]	; (8009684 <task_create+0x68>)
 8009656:	2201      	movs	r2, #1
 8009658:	701a      	strb	r2, [r3, #0]
}
 800965a:	bf00      	nop
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	0800b180 	.word	0x0800b180
 8009664:	08001c65 	.word	0x08001c65
 8009668:	200023cc 	.word	0x200023cc
 800966c:	0800b15c 	.word	0x0800b15c
 8009670:	080019cd 	.word	0x080019cd
 8009674:	200023d0 	.word	0x200023d0
 8009678:	0800b1a4 	.word	0x0800b1a4
 800967c:	08001c3d 	.word	0x08001c3d
 8009680:	200023c8 	.word	0x200023c8
 8009684:	20003ce8 	.word	0x20003ce8

08009688 <HAL_Set_DMA_Callbacks>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);


// Function below added by SRW
static void HAL_Set_DMA_Callbacks(void)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	af00      	add	r7, sp, #0
    HAL_DMA_RegisterCallback(&hdma_tim1_ch1, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800968c:	4a0d      	ldr	r2, [pc, #52]	; (80096c4 <HAL_Set_DMA_Callbacks+0x3c>)
 800968e:	2100      	movs	r1, #0
 8009690:	480d      	ldr	r0, [pc, #52]	; (80096c8 <HAL_Set_DMA_Callbacks+0x40>)
 8009692:	f7fc fb5b 	bl	8005d4c <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch2, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009696:	4a0b      	ldr	r2, [pc, #44]	; (80096c4 <HAL_Set_DMA_Callbacks+0x3c>)
 8009698:	2100      	movs	r1, #0
 800969a:	480c      	ldr	r0, [pc, #48]	; (80096cc <HAL_Set_DMA_Callbacks+0x44>)
 800969c:	f7fc fb56 	bl	8005d4c <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch3, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80096a0:	4a08      	ldr	r2, [pc, #32]	; (80096c4 <HAL_Set_DMA_Callbacks+0x3c>)
 80096a2:	2100      	movs	r1, #0
 80096a4:	480a      	ldr	r0, [pc, #40]	; (80096d0 <HAL_Set_DMA_Callbacks+0x48>)
 80096a6:	f7fc fb51 	bl	8005d4c <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim15_ch1_up_trig_com, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80096aa:	4a06      	ldr	r2, [pc, #24]	; (80096c4 <HAL_Set_DMA_Callbacks+0x3c>)
 80096ac:	2100      	movs	r1, #0
 80096ae:	4809      	ldr	r0, [pc, #36]	; (80096d4 <HAL_Set_DMA_Callbacks+0x4c>)
 80096b0:	f7fc fb4c 	bl	8005d4c <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim16_ch1_up, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80096b4:	4a03      	ldr	r2, [pc, #12]	; (80096c4 <HAL_Set_DMA_Callbacks+0x3c>)
 80096b6:	2100      	movs	r1, #0
 80096b8:	4807      	ldr	r0, [pc, #28]	; (80096d8 <HAL_Set_DMA_Callbacks+0x50>)
 80096ba:	f7fc fb47 	bl	8005d4c <HAL_DMA_RegisterCallback>
}
 80096be:	bf00      	nop
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	08009c4d 	.word	0x08009c4d
 80096c8:	20002158 	.word	0x20002158
 80096cc:	200021a0 	.word	0x200021a0
 80096d0:	200021e8 	.word	0x200021e8
 80096d4:	20002230 	.word	0x20002230
 80096d8:	20002278 	.word	0x20002278

080096dc <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
  PWR_PVDTypeDef sConfigPVD = {0};
 80096e2:	f107 0308 	add.w	r3, r7, #8
 80096e6:	2200      	movs	r2, #0
 80096e8:	601a      	str	r2, [r3, #0]
 80096ea:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80096ec:	4b13      	ldr	r3, [pc, #76]	; (800973c <HAL_MspInit+0x60>)
 80096ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096f0:	4a12      	ldr	r2, [pc, #72]	; (800973c <HAL_MspInit+0x60>)
 80096f2:	f043 0301 	orr.w	r3, r3, #1
 80096f6:	6613      	str	r3, [r2, #96]	; 0x60
 80096f8:	4b10      	ldr	r3, [pc, #64]	; (800973c <HAL_MspInit+0x60>)
 80096fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096fc:	f003 0301 	and.w	r3, r3, #1
 8009700:	607b      	str	r3, [r7, #4]
 8009702:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009704:	4b0d      	ldr	r3, [pc, #52]	; (800973c <HAL_MspInit+0x60>)
 8009706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009708:	4a0c      	ldr	r2, [pc, #48]	; (800973c <HAL_MspInit+0x60>)
 800970a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800970e:	6593      	str	r3, [r2, #88]	; 0x58
 8009710:	4b0a      	ldr	r3, [pc, #40]	; (800973c <HAL_MspInit+0x60>)
 8009712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009718:	603b      	str	r3, [r7, #0]
 800971a:	683b      	ldr	r3, [r7, #0]

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 800971c:	2300      	movs	r3, #0
 800971e:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8009720:	2300      	movs	r3, #0
 8009722:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8009724:	f107 0308 	add.w	r3, r7, #8
 8009728:	4618      	mov	r0, r3
 800972a:	f7fc fd4d 	bl	80061c8 <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 800972e:	f7fc fdab 	bl	8006288 <HAL_PWR_EnablePVD>
}
 8009732:	bf00      	nop
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
 800973a:	bf00      	nop
 800973c:	40021000 	.word	0x40021000

08009740 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4a08      	ldr	r2, [pc, #32]	; (8009770 <HAL_RTC_MspInit+0x30>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d107      	bne.n	8009762 <HAL_RTC_MspInit+0x22>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8009752:	4b08      	ldr	r3, [pc, #32]	; (8009774 <HAL_RTC_MspInit+0x34>)
 8009754:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009758:	4a06      	ldr	r2, [pc, #24]	; (8009774 <HAL_RTC_MspInit+0x34>)
 800975a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800975e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

}
 8009762:	bf00      	nop
 8009764:	370c      	adds	r7, #12
 8009766:	46bd      	mov	sp, r7
 8009768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976c:	4770      	bx	lr
 800976e:	bf00      	nop
 8009770:	40002800 	.word	0x40002800
 8009774:	40021000 	.word	0x40021000

08009778 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b084      	sub	sp, #16
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a6e      	ldr	r2, [pc, #440]	; (8009940 <HAL_TIM_Base_MspInit+0x1c8>)
 8009786:	4293      	cmp	r3, r2
 8009788:	f040 8091 	bne.w	80098ae <HAL_TIM_Base_MspInit+0x136>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800978c:	4b6d      	ldr	r3, [pc, #436]	; (8009944 <HAL_TIM_Base_MspInit+0x1cc>)
 800978e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009790:	4a6c      	ldr	r2, [pc, #432]	; (8009944 <HAL_TIM_Base_MspInit+0x1cc>)
 8009792:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009796:	6613      	str	r3, [r2, #96]	; 0x60
 8009798:	4b6a      	ldr	r3, [pc, #424]	; (8009944 <HAL_TIM_Base_MspInit+0x1cc>)
 800979a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800979c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80097a0:	60fb      	str	r3, [r7, #12]
 80097a2:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 80097a4:	4b68      	ldr	r3, [pc, #416]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097a6:	4a69      	ldr	r2, [pc, #420]	; (800994c <HAL_TIM_Base_MspInit+0x1d4>)
 80097a8:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_7;
 80097aa:	4b67      	ldr	r3, [pc, #412]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097ac:	2207      	movs	r2, #7
 80097ae:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80097b0:	4b65      	ldr	r3, [pc, #404]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097b2:	2210      	movs	r2, #16
 80097b4:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80097b6:	4b64      	ldr	r3, [pc, #400]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80097bc:	4b62      	ldr	r3, [pc, #392]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097be:	2280      	movs	r2, #128	; 0x80
 80097c0:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80097c2:	4b61      	ldr	r3, [pc, #388]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80097c8:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80097ca:	4b5f      	ldr	r3, [pc, #380]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80097d0:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 80097d2:	4b5d      	ldr	r3, [pc, #372]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097d4:	2200      	movs	r2, #0
 80097d6:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80097d8:	4b5b      	ldr	r3, [pc, #364]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097da:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80097de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80097e0:	4859      	ldr	r0, [pc, #356]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097e2:	f7fc f8ab 	bl	800593c <HAL_DMA_Init>
 80097e6:	4603      	mov	r3, r0
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d001      	beq.n	80097f0 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 80097ec:	f7ff fea8 	bl	8009540 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4a55      	ldr	r2, [pc, #340]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097f4:	625a      	str	r2, [r3, #36]	; 0x24
 80097f6:	4a54      	ldr	r2, [pc, #336]	; (8009948 <HAL_TIM_Base_MspInit+0x1d0>)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 80097fc:	4b54      	ldr	r3, [pc, #336]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 80097fe:	4a55      	ldr	r2, [pc, #340]	; (8009954 <HAL_TIM_Base_MspInit+0x1dc>)
 8009800:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 8009802:	4b53      	ldr	r3, [pc, #332]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 8009804:	2207      	movs	r2, #7
 8009806:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009808:	4b51      	ldr	r3, [pc, #324]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 800980a:	2210      	movs	r2, #16
 800980c:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800980e:	4b50      	ldr	r3, [pc, #320]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 8009810:	2200      	movs	r2, #0
 8009812:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8009814:	4b4e      	ldr	r3, [pc, #312]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 8009816:	2280      	movs	r2, #128	; 0x80
 8009818:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800981a:	4b4d      	ldr	r3, [pc, #308]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 800981c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009820:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009822:	4b4b      	ldr	r3, [pc, #300]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 8009824:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009828:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 800982a:	4b49      	ldr	r3, [pc, #292]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 800982c:	2200      	movs	r2, #0
 800982e:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009830:	4b47      	ldr	r3, [pc, #284]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 8009832:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009836:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8009838:	4845      	ldr	r0, [pc, #276]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 800983a:	f7fc f87f 	bl	800593c <HAL_DMA_Init>
 800983e:	4603      	mov	r3, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	d001      	beq.n	8009848 <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8009844:	f7ff fe7c 	bl	8009540 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4a41      	ldr	r2, [pc, #260]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 800984c:	629a      	str	r2, [r3, #40]	; 0x28
 800984e:	4a40      	ldr	r2, [pc, #256]	; (8009950 <HAL_TIM_Base_MspInit+0x1d8>)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 8009854:	4b40      	ldr	r3, [pc, #256]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 8009856:	4a41      	ldr	r2, [pc, #260]	; (800995c <HAL_TIM_Base_MspInit+0x1e4>)
 8009858:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 800985a:	4b3f      	ldr	r3, [pc, #252]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 800985c:	2207      	movs	r2, #7
 800985e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009860:	4b3d      	ldr	r3, [pc, #244]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 8009862:	2210      	movs	r2, #16
 8009864:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8009866:	4b3c      	ldr	r3, [pc, #240]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 8009868:	2200      	movs	r2, #0
 800986a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800986c:	4b3a      	ldr	r3, [pc, #232]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 800986e:	2280      	movs	r2, #128	; 0x80
 8009870:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009872:	4b39      	ldr	r3, [pc, #228]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 8009874:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009878:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800987a:	4b37      	ldr	r3, [pc, #220]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 800987c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009880:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8009882:	4b35      	ldr	r3, [pc, #212]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 8009884:	2200      	movs	r2, #0
 8009886:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009888:	4b33      	ldr	r3, [pc, #204]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 800988a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800988e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8009890:	4831      	ldr	r0, [pc, #196]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 8009892:	f7fc f853 	bl	800593c <HAL_DMA_Init>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d001      	beq.n	80098a0 <HAL_TIM_Base_MspInit+0x128>
    {
      Error_Handler();
 800989c:	f7ff fe50 	bl	8009540 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4a2d      	ldr	r2, [pc, #180]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 80098a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80098a6:	4a2c      	ldr	r2, [pc, #176]	; (8009958 <HAL_TIM_Base_MspInit+0x1e0>)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6293      	str	r3, [r2, #40]	; 0x28
 80098ac:	e041      	b.n	8009932 <HAL_TIM_Base_MspInit+0x1ba>
  }
  else if(htim_base->Instance==TIM16)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a2b      	ldr	r2, [pc, #172]	; (8009960 <HAL_TIM_Base_MspInit+0x1e8>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d13c      	bne.n	8009932 <HAL_TIM_Base_MspInit+0x1ba>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80098b8:	4b22      	ldr	r3, [pc, #136]	; (8009944 <HAL_TIM_Base_MspInit+0x1cc>)
 80098ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098bc:	4a21      	ldr	r2, [pc, #132]	; (8009944 <HAL_TIM_Base_MspInit+0x1cc>)
 80098be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80098c2:	6613      	str	r3, [r2, #96]	; 0x60
 80098c4:	4b1f      	ldr	r3, [pc, #124]	; (8009944 <HAL_TIM_Base_MspInit+0x1cc>)
 80098c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098cc:	60bb      	str	r3, [r7, #8]
 80098ce:	68bb      	ldr	r3, [r7, #8]

    /* TIM16 DMA Init */
    /* TIM16_CH1_UP Init */
    hdma_tim16_ch1_up.Instance = DMA1_Channel6;
 80098d0:	4b24      	ldr	r3, [pc, #144]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 80098d2:	4a25      	ldr	r2, [pc, #148]	; (8009968 <HAL_TIM_Base_MspInit+0x1f0>)
 80098d4:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1_up.Init.Request = DMA_REQUEST_4;
 80098d6:	4b23      	ldr	r3, [pc, #140]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 80098d8:	2204      	movs	r2, #4
 80098da:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80098dc:	4b21      	ldr	r3, [pc, #132]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 80098de:	2210      	movs	r2, #16
 80098e0:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80098e2:	4b20      	ldr	r3, [pc, #128]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 80098e4:	2200      	movs	r2, #0
 80098e6:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 80098e8:	4b1e      	ldr	r3, [pc, #120]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 80098ea:	2280      	movs	r2, #128	; 0x80
 80098ec:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80098ee:	4b1d      	ldr	r3, [pc, #116]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 80098f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80098f4:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80098f6:	4b1b      	ldr	r3, [pc, #108]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 80098f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80098fc:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 80098fe:	4b19      	ldr	r3, [pc, #100]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 8009900:	2200      	movs	r2, #0
 8009902:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 8009904:	4b17      	ldr	r3, [pc, #92]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 8009906:	2200      	movs	r2, #0
 8009908:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 800990a:	4816      	ldr	r0, [pc, #88]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 800990c:	f7fc f816 	bl	800593c <HAL_DMA_Init>
 8009910:	4603      	mov	r3, r0
 8009912:	2b00      	cmp	r3, #0
 8009914:	d001      	beq.n	800991a <HAL_TIM_Base_MspInit+0x1a2>
    {
      Error_Handler();
 8009916:	f7ff fe13 	bl	8009540 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a11      	ldr	r2, [pc, #68]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 800991e:	625a      	str	r2, [r3, #36]	; 0x24
 8009920:	4a10      	ldr	r2, [pc, #64]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	4a0e      	ldr	r2, [pc, #56]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 800992a:	621a      	str	r2, [r3, #32]
 800992c:	4a0d      	ldr	r2, [pc, #52]	; (8009964 <HAL_TIM_Base_MspInit+0x1ec>)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6293      	str	r3, [r2, #40]	; 0x28
  }
  HAL_Set_DMA_Callbacks();
 8009932:	f7ff fea9 	bl	8009688 <HAL_Set_DMA_Callbacks>
}
 8009936:	bf00      	nop
 8009938:	3710      	adds	r7, #16
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	40012c00 	.word	0x40012c00
 8009944:	40021000 	.word	0x40021000
 8009948:	20002158 	.word	0x20002158
 800994c:	4002001c 	.word	0x4002001c
 8009950:	200021a0 	.word	0x200021a0
 8009954:	40020030 	.word	0x40020030
 8009958:	200021e8 	.word	0x200021e8
 800995c:	40020080 	.word	0x40020080
 8009960:	40014400 	.word	0x40014400
 8009964:	20002278 	.word	0x20002278
 8009968:	4002006c 	.word	0x4002006c

0800996c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a28      	ldr	r2, [pc, #160]	; (8009a1c <HAL_TIM_PWM_MspInit+0xb0>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d149      	bne.n	8009a12 <HAL_TIM_PWM_MspInit+0xa6>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800997e:	4b28      	ldr	r3, [pc, #160]	; (8009a20 <HAL_TIM_PWM_MspInit+0xb4>)
 8009980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009982:	4a27      	ldr	r2, [pc, #156]	; (8009a20 <HAL_TIM_PWM_MspInit+0xb4>)
 8009984:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009988:	6613      	str	r3, [r2, #96]	; 0x60
 800998a:	4b25      	ldr	r3, [pc, #148]	; (8009a20 <HAL_TIM_PWM_MspInit+0xb4>)
 800998c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800998e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009992:	60fb      	str	r3, [r7, #12]
 8009994:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 DMA Init */
    /* TIM15_CH1_UP_TRIG_COM Init */
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 8009996:	4b23      	ldr	r3, [pc, #140]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 8009998:	4a23      	ldr	r2, [pc, #140]	; (8009a28 <HAL_TIM_PWM_MspInit+0xbc>)
 800999a:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1_up_trig_com.Init.Request = DMA_REQUEST_7;
 800999c:	4b21      	ldr	r3, [pc, #132]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 800999e:	2207      	movs	r2, #7
 80099a0:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80099a2:	4b20      	ldr	r3, [pc, #128]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099a4:	2210      	movs	r2, #16
 80099a6:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 80099a8:	4b1e      	ldr	r3, [pc, #120]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099aa:	2200      	movs	r2, #0
 80099ac:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80099ae:	4b1d      	ldr	r3, [pc, #116]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099b0:	2280      	movs	r2, #128	; 0x80
 80099b2:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80099b4:	4b1b      	ldr	r3, [pc, #108]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80099ba:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80099bc:	4b19      	ldr	r3, [pc, #100]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80099c2:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 80099c4:	4b17      	ldr	r3, [pc, #92]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80099ca:	4b16      	ldr	r3, [pc, #88]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099cc:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80099d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 80099d2:	4814      	ldr	r0, [pc, #80]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099d4:	f7fb ffb2 	bl	800593c <HAL_DMA_Init>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d001      	beq.n	80099e2 <HAL_TIM_PWM_MspInit+0x76>
    {
      Error_Handler();
 80099de:	f7ff fdaf 	bl	8009540 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	4a0f      	ldr	r2, [pc, #60]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099e6:	625a      	str	r2, [r3, #36]	; 0x24
 80099e8:	4a0e      	ldr	r2, [pc, #56]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a0c      	ldr	r2, [pc, #48]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099f2:	621a      	str	r2, [r3, #32]
 80099f4:	4a0b      	ldr	r2, [pc, #44]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a09      	ldr	r2, [pc, #36]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 80099fe:	639a      	str	r2, [r3, #56]	; 0x38
 8009a00:	4a08      	ldr	r2, [pc, #32]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	4a06      	ldr	r2, [pc, #24]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 8009a0a:	635a      	str	r2, [r3, #52]	; 0x34
 8009a0c:	4a05      	ldr	r2, [pc, #20]	; (8009a24 <HAL_TIM_PWM_MspInit+0xb8>)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8009a12:	bf00      	nop
 8009a14:	3710      	adds	r7, #16
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
 8009a1a:	bf00      	nop
 8009a1c:	40014000 	.word	0x40014000
 8009a20:	40021000 	.word	0x40021000
 8009a24:	20002230 	.word	0x20002230
 8009a28:	40020058 	.word	0x40020058

08009a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b082      	sub	sp, #8
 8009a30:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 1; iii++)
 8009a32:	2300      	movs	r3, #0
 8009a34:	71fb      	strb	r3, [r7, #7]
 8009a36:	e009      	b.n	8009a4c <NMI_Handler+0x20>
        {
            board_init_red_led_on();
 8009a38:	f7ff fd6a 	bl	8009510 <board_init_red_led_on>
            HAL_Delay(100);
 8009a3c:	2064      	movs	r0, #100	; 0x64
 8009a3e:	f7fb fe15 	bl	800566c <HAL_Delay>
            board_init_red_led_off();
 8009a42:	f7ff fd71 	bl	8009528 <board_init_red_led_off>
        for (uint8_t iii = 0; iii < 1; iii++)
 8009a46:	79fb      	ldrb	r3, [r7, #7]
 8009a48:	3301      	adds	r3, #1
 8009a4a:	71fb      	strb	r3, [r7, #7]
 8009a4c:	79fb      	ldrb	r3, [r7, #7]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d0f2      	beq.n	8009a38 <NMI_Handler+0xc>
        }
        HAL_Delay(3000);
 8009a52:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009a56:	f7fb fe09 	bl	800566c <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 8009a5a:	e7ea      	b.n	8009a32 <NMI_Handler+0x6>

08009a5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 2; iii++)
 8009a62:	2300      	movs	r3, #0
 8009a64:	71fb      	strb	r3, [r7, #7]
 8009a66:	e009      	b.n	8009a7c <HardFault_Handler+0x20>
        {
            board_init_red_led_on();
 8009a68:	f7ff fd52 	bl	8009510 <board_init_red_led_on>
            HAL_Delay(100);
 8009a6c:	2064      	movs	r0, #100	; 0x64
 8009a6e:	f7fb fdfd 	bl	800566c <HAL_Delay>
            board_init_red_led_off();
 8009a72:	f7ff fd59 	bl	8009528 <board_init_red_led_off>
        for (uint8_t iii = 0; iii < 2; iii++)
 8009a76:	79fb      	ldrb	r3, [r7, #7]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	71fb      	strb	r3, [r7, #7]
 8009a7c:	79fb      	ldrb	r3, [r7, #7]
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d9f2      	bls.n	8009a68 <HardFault_Handler+0xc>
        }
        HAL_Delay(3000);
 8009a82:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009a86:	f7fb fdf1 	bl	800566c <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 8009a8a:	e7ea      	b.n	8009a62 <HardFault_Handler+0x6>

08009a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 3; iii++)
 8009a92:	2300      	movs	r3, #0
 8009a94:	71fb      	strb	r3, [r7, #7]
 8009a96:	e009      	b.n	8009aac <MemManage_Handler+0x20>
        {
            board_init_red_led_on();
 8009a98:	f7ff fd3a 	bl	8009510 <board_init_red_led_on>
            HAL_Delay(100);
 8009a9c:	2064      	movs	r0, #100	; 0x64
 8009a9e:	f7fb fde5 	bl	800566c <HAL_Delay>
            board_init_red_led_off();
 8009aa2:	f7ff fd41 	bl	8009528 <board_init_red_led_off>
        for (uint8_t iii = 0; iii < 3; iii++)
 8009aa6:	79fb      	ldrb	r3, [r7, #7]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	71fb      	strb	r3, [r7, #7]
 8009aac:	79fb      	ldrb	r3, [r7, #7]
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d9f2      	bls.n	8009a98 <MemManage_Handler+0xc>
        }
        HAL_Delay(3000);
 8009ab2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009ab6:	f7fb fdd9 	bl	800566c <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 8009aba:	e7ea      	b.n	8009a92 <MemManage_Handler+0x6>

08009abc <BusFault_Handler>:
}
/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b082      	sub	sp, #8
 8009ac0:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 4; iii++)
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	71fb      	strb	r3, [r7, #7]
 8009ac6:	e009      	b.n	8009adc <BusFault_Handler+0x20>
        {
            board_init_red_led_on();
 8009ac8:	f7ff fd22 	bl	8009510 <board_init_red_led_on>
            HAL_Delay(100);
 8009acc:	2064      	movs	r0, #100	; 0x64
 8009ace:	f7fb fdcd 	bl	800566c <HAL_Delay>
            board_init_red_led_off();
 8009ad2:	f7ff fd29 	bl	8009528 <board_init_red_led_off>
        for (uint8_t iii = 0; iii < 4; iii++)
 8009ad6:	79fb      	ldrb	r3, [r7, #7]
 8009ad8:	3301      	adds	r3, #1
 8009ada:	71fb      	strb	r3, [r7, #7]
 8009adc:	79fb      	ldrb	r3, [r7, #7]
 8009ade:	2b03      	cmp	r3, #3
 8009ae0:	d9f2      	bls.n	8009ac8 <BusFault_Handler+0xc>
        }
        HAL_Delay(3000);
 8009ae2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009ae6:	f7fb fdc1 	bl	800566c <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 8009aea:	e7ea      	b.n	8009ac2 <BusFault_Handler+0x6>

08009aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b082      	sub	sp, #8
 8009af0:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 5; iii++)
 8009af2:	2300      	movs	r3, #0
 8009af4:	71fb      	strb	r3, [r7, #7]
 8009af6:	e009      	b.n	8009b0c <UsageFault_Handler+0x20>
        {
            board_init_red_led_on();
 8009af8:	f7ff fd0a 	bl	8009510 <board_init_red_led_on>
            HAL_Delay(100);
 8009afc:	2064      	movs	r0, #100	; 0x64
 8009afe:	f7fb fdb5 	bl	800566c <HAL_Delay>
            board_init_red_led_off();
 8009b02:	f7ff fd11 	bl	8009528 <board_init_red_led_off>
        for (uint8_t iii = 0; iii < 5; iii++)
 8009b06:	79fb      	ldrb	r3, [r7, #7]
 8009b08:	3301      	adds	r3, #1
 8009b0a:	71fb      	strb	r3, [r7, #7]
 8009b0c:	79fb      	ldrb	r3, [r7, #7]
 8009b0e:	2b04      	cmp	r3, #4
 8009b10:	d9f2      	bls.n	8009af8 <UsageFault_Handler+0xc>
        }
        HAL_Delay(3000);
 8009b12:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009b16:	f7fb fda9 	bl	800566c <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 8009b1a:	e7ea      	b.n	8009af2 <UsageFault_Handler+0x6>

08009b1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	af00      	add	r7, sp, #0
}
 8009b20:	bf00      	nop
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr
	...

08009b2c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;

    // A button is speed
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_1);
 8009b32:	2001      	movs	r0, #1
 8009b34:	f7fc fb14 	bl	8006160 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_A][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_A][TIMESTAMP_CURRENT];
 8009b38:	4b0c      	ldr	r3, [pc, #48]	; (8009b6c <EXTI0_IRQHandler+0x40>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a0b      	ldr	r2, [pc, #44]	; (8009b6c <EXTI0_IRQHandler+0x40>)
 8009b3e:	6053      	str	r3, [r2, #4]
    g_button_press_timestamp[PUSH_BUTTON_A][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009b40:	f7fa f85e 	bl	8003c00 <xTaskGetTickCountFromISR>
 8009b44:	4603      	mov	r3, r0
 8009b46:	4a09      	ldr	r2, [pc, #36]	; (8009b6c <EXTI0_IRQHandler+0x40>)
 8009b48:	6013      	str	r3, [r2, #0]
    HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8009b4a:	2006      	movs	r0, #6
 8009b4c:	f7fb fedb 	bl	8005906 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_A, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009b50:	4b07      	ldr	r3, [pc, #28]	; (8009b70 <EXTI0_IRQHandler+0x44>)
 8009b52:	6818      	ldr	r0, [r3, #0]
 8009b54:	1d3b      	adds	r3, r7, #4
 8009b56:	9300      	str	r3, [sp, #0]
 8009b58:	2300      	movs	r3, #0
 8009b5a:	2203      	movs	r2, #3
 8009b5c:	2100      	movs	r1, #0
 8009b5e:	f7fa fc6d 	bl	800443c <xTaskGenericNotifyFromISR>
}
 8009b62:	bf00      	nop
 8009b64:	3708      	adds	r7, #8
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
 8009b6a:	bf00      	nop
 8009b6c:	2000019c 	.word	0x2000019c
 8009b70:	200023d0 	.word	0x200023d0

08009b74 <EXTI2_IRQHandler>:
uint32_t g_dbg_b_interrupt_count = 0;
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;
    // B button is state
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_4);
 8009b7a:	2004      	movs	r0, #4
 8009b7c:	f7fc faf0 	bl	8006160 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_D][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_B][TIMESTAMP_CURRENT];
 8009b80:	4b0c      	ldr	r3, [pc, #48]	; (8009bb4 <EXTI2_IRQHandler+0x40>)
 8009b82:	689b      	ldr	r3, [r3, #8]
 8009b84:	4a0b      	ldr	r2, [pc, #44]	; (8009bb4 <EXTI2_IRQHandler+0x40>)
 8009b86:	61d3      	str	r3, [r2, #28]
    g_button_press_timestamp[PUSH_BUTTON_D][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009b88:	f7fa f83a 	bl	8003c00 <xTaskGetTickCountFromISR>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	4a09      	ldr	r2, [pc, #36]	; (8009bb4 <EXTI2_IRQHandler+0x40>)
 8009b90:	6193      	str	r3, [r2, #24]
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8009b92:	2008      	movs	r0, #8
 8009b94:	f7fb feb7 	bl	8005906 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_D, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009b98:	4b07      	ldr	r3, [pc, #28]	; (8009bb8 <EXTI2_IRQHandler+0x44>)
 8009b9a:	6818      	ldr	r0, [r3, #0]
 8009b9c:	1d3b      	adds	r3, r7, #4
 8009b9e:	9300      	str	r3, [sp, #0]
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	2203      	movs	r2, #3
 8009ba4:	2103      	movs	r1, #3
 8009ba6:	f7fa fc49 	bl	800443c <xTaskGenericNotifyFromISR>
}
 8009baa:	bf00      	nop
 8009bac:	3708      	adds	r7, #8
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}
 8009bb2:	bf00      	nop
 8009bb4:	2000019c 	.word	0x2000019c
 8009bb8:	200023d0 	.word	0x200023d0

08009bbc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;
    // C button is color
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_2);
 8009bc2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009bc6:	f7fc facb 	bl	8006160 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_C][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_C][TIMESTAMP_CURRENT];
 8009bca:	4b0c      	ldr	r3, [pc, #48]	; (8009bfc <EXTI15_10_IRQHandler+0x40>)
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	4a0b      	ldr	r2, [pc, #44]	; (8009bfc <EXTI15_10_IRQHandler+0x40>)
 8009bd0:	6153      	str	r3, [r2, #20]
    g_button_press_timestamp[PUSH_BUTTON_C][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009bd2:	f7fa f815 	bl	8003c00 <xTaskGetTickCountFromISR>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	4a08      	ldr	r2, [pc, #32]	; (8009bfc <EXTI15_10_IRQHandler+0x40>)
 8009bda:	6113      	str	r3, [r2, #16]
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8009bdc:	2017      	movs	r0, #23
 8009bde:	f7fb fe92 	bl	8005906 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_C, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009be2:	4b07      	ldr	r3, [pc, #28]	; (8009c00 <EXTI15_10_IRQHandler+0x44>)
 8009be4:	6818      	ldr	r0, [r3, #0]
 8009be6:	1d3b      	adds	r3, r7, #4
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	2300      	movs	r3, #0
 8009bec:	2203      	movs	r2, #3
 8009bee:	2102      	movs	r1, #2
 8009bf0:	f7fa fc24 	bl	800443c <xTaskGenericNotifyFromISR>
}
 8009bf4:	bf00      	nop
 8009bf6:	3708      	adds	r7, #8
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	2000019c 	.word	0x2000019c
 8009c00:	200023d0 	.word	0x200023d0

08009c04 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;
    // D button is pause
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_3);
 8009c0a:	2020      	movs	r0, #32
 8009c0c:	f7fc faa8 	bl	8006160 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_B][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_D][TIMESTAMP_CURRENT];
 8009c10:	4b0c      	ldr	r3, [pc, #48]	; (8009c44 <EXTI9_5_IRQHandler+0x40>)
 8009c12:	699b      	ldr	r3, [r3, #24]
 8009c14:	4a0b      	ldr	r2, [pc, #44]	; (8009c44 <EXTI9_5_IRQHandler+0x40>)
 8009c16:	60d3      	str	r3, [r2, #12]
    g_button_press_timestamp[PUSH_BUTTON_B][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009c18:	f7f9 fff2 	bl	8003c00 <xTaskGetTickCountFromISR>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	4a09      	ldr	r2, [pc, #36]	; (8009c44 <EXTI9_5_IRQHandler+0x40>)
 8009c20:	6093      	str	r3, [r2, #8]
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8009c22:	2028      	movs	r0, #40	; 0x28
 8009c24:	f7fb fe6f 	bl	8005906 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_B, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009c28:	4b07      	ldr	r3, [pc, #28]	; (8009c48 <EXTI9_5_IRQHandler+0x44>)
 8009c2a:	6818      	ldr	r0, [r3, #0]
 8009c2c:	1d3b      	adds	r3, r7, #4
 8009c2e:	9300      	str	r3, [sp, #0]
 8009c30:	2300      	movs	r3, #0
 8009c32:	2203      	movs	r2, #3
 8009c34:	2101      	movs	r1, #1
 8009c36:	f7fa fc01 	bl	800443c <xTaskGenericNotifyFromISR>
}
 8009c3a:	bf00      	nop
 8009c3c:	3708      	adds	r7, #8
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	2000019c 	.word	0x2000019c
 8009c48:	200023d0 	.word	0x200023d0

08009c4c <HAL_DMA_CMPLT_CALLBACK>:


void HAL_DMA_CMPLT_CALLBACK(DMA_HandleTypeDef *hdma)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b083      	sub	sp, #12
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
    while(1);
 8009c54:	e7fe      	b.n	8009c54 <HAL_DMA_CMPLT_CALLBACK+0x8>
	...

08009c58 <HAL_TIM_PWM_PulseFinishedCallback>:
bool gb_dma_cmplt_strip_1 = true;
bool gb_dma_cmplt_strip_2 = true;
bool gb_dma_cmplt_strip_3 = true;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
    switch (htim->Channel)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	7f1b      	ldrb	r3, [r3, #28]
 8009c64:	2b04      	cmp	r3, #4
 8009c66:	d016      	beq.n	8009c96 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
 8009c68:	2b04      	cmp	r3, #4
 8009c6a:	dc1c      	bgt.n	8009ca6 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d002      	beq.n	8009c76 <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 8009c70:	2b02      	cmp	r3, #2
 8009c72:	d008      	beq.n	8009c86 <HAL_TIM_PWM_PulseFinishedCallback+0x2e>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
            gb_dma_cmplt_strip_3 = true;
        break;
        default:
        break;
 8009c74:	e017      	b.n	8009ca6 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8009c76:	2100      	movs	r1, #0
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f7fe f83b 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_1 = true;
 8009c7e:	4b0c      	ldr	r3, [pc, #48]	; (8009cb0 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8009c80:	2201      	movs	r2, #1
 8009c82:	701a      	strb	r2, [r3, #0]
        break;
 8009c84:	e010      	b.n	8009ca8 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 8009c86:	2104      	movs	r1, #4
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f7fe f833 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_2 = true;
 8009c8e:	4b09      	ldr	r3, [pc, #36]	; (8009cb4 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 8009c90:	2201      	movs	r2, #1
 8009c92:	701a      	strb	r2, [r3, #0]
        break;
 8009c94:	e008      	b.n	8009ca8 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 8009c96:	2108      	movs	r1, #8
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f7fe f82b 	bl	8007cf4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_3 = true;
 8009c9e:	4b06      	ldr	r3, [pc, #24]	; (8009cb8 <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	701a      	strb	r2, [r3, #0]
        break;
 8009ca4:	e000      	b.n	8009ca8 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
        break;
 8009ca6:	bf00      	nop
    }
}
 8009ca8:	bf00      	nop
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	20000015 	.word	0x20000015
 8009cb4:	20000016 	.word	0x20000016
 8009cb8:	20000017 	.word	0x20000017

08009cbc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8009cc0:	4802      	ldr	r0, [pc, #8]	; (8009ccc <DMA1_Channel2_IRQHandler+0x10>)
 8009cc2:	f7fb ff94 	bl	8005bee <HAL_DMA_IRQHandler>
}
 8009cc6:	bf00      	nop
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	20002158 	.word	0x20002158

08009cd0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8009cd4:	4802      	ldr	r0, [pc, #8]	; (8009ce0 <DMA1_Channel3_IRQHandler+0x10>)
 8009cd6:	f7fb ff8a 	bl	8005bee <HAL_DMA_IRQHandler>
}
 8009cda:	bf00      	nop
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	200021a0 	.word	0x200021a0

08009ce4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 8009ce8:	4802      	ldr	r0, [pc, #8]	; (8009cf4 <DMA1_Channel5_IRQHandler+0x10>)
 8009cea:	f7fb ff80 	bl	8005bee <HAL_DMA_IRQHandler>
}
 8009cee:	bf00      	nop
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	20002230 	.word	0x20002230

08009cf8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 8009cfc:	4802      	ldr	r0, [pc, #8]	; (8009d08 <DMA1_Channel6_IRQHandler+0x10>)
 8009cfe:	f7fb ff76 	bl	8005bee <HAL_DMA_IRQHandler>
}
 8009d02:	bf00      	nop
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	20002278 	.word	0x20002278

08009d0c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8009d10:	4802      	ldr	r0, [pc, #8]	; (8009d1c <DMA1_Channel7_IRQHandler+0x10>)
 8009d12:	f7fb ff6c 	bl	8005bee <HAL_DMA_IRQHandler>
}
 8009d16:	bf00      	nop
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	200021e8 	.word	0x200021e8

08009d20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009d20:	b480      	push	{r7}
 8009d22:	af00      	add	r7, sp, #0
	return 1;
 8009d24:	2301      	movs	r3, #1
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <_kill>:

int _kill(int pid, int sig)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b082      	sub	sp, #8
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8009d3a:	f000 f8f3 	bl	8009f24 <__errno>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	2216      	movs	r2, #22
 8009d42:	601a      	str	r2, [r3, #0]
	return -1;
 8009d44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3708      	adds	r7, #8
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <_exit>:

void _exit (int status)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8009d58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f7ff ffe7 	bl	8009d30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8009d62:	e7fe      	b.n	8009d62 <_exit+0x12>

08009d64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b086      	sub	sp, #24
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	60f8      	str	r0, [r7, #12]
 8009d6c:	60b9      	str	r1, [r7, #8]
 8009d6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009d70:	2300      	movs	r3, #0
 8009d72:	617b      	str	r3, [r7, #20]
 8009d74:	e00a      	b.n	8009d8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8009d76:	f3af 8000 	nop.w
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	1c5a      	adds	r2, r3, #1
 8009d80:	60ba      	str	r2, [r7, #8]
 8009d82:	b2ca      	uxtb	r2, r1
 8009d84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	617b      	str	r3, [r7, #20]
 8009d8c:	697a      	ldr	r2, [r7, #20]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	429a      	cmp	r2, r3
 8009d92:	dbf0      	blt.n	8009d76 <_read+0x12>
	}

return len;
 8009d94:	687b      	ldr	r3, [r7, #4]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3718      	adds	r7, #24
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}

08009d9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	b086      	sub	sp, #24
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	60f8      	str	r0, [r7, #12]
 8009da6:	60b9      	str	r1, [r7, #8]
 8009da8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009daa:	2300      	movs	r3, #0
 8009dac:	617b      	str	r3, [r7, #20]
 8009dae:	e009      	b.n	8009dc4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	1c5a      	adds	r2, r3, #1
 8009db4:	60ba      	str	r2, [r7, #8]
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	4618      	mov	r0, r3
 8009dba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009dbe:	697b      	ldr	r3, [r7, #20]
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	617b      	str	r3, [r7, #20]
 8009dc4:	697a      	ldr	r2, [r7, #20]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	dbf1      	blt.n	8009db0 <_write+0x12>
	}
	return len;
 8009dcc:	687b      	ldr	r3, [r7, #4]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3718      	adds	r7, #24
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <_close>:

int _close(int file)
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	b083      	sub	sp, #12
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
	return -1;
 8009dde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	370c      	adds	r7, #12
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr

08009dee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009dee:	b480      	push	{r7}
 8009df0:	b083      	sub	sp, #12
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
 8009df6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009dfe:	605a      	str	r2, [r3, #4]
	return 0;
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	370c      	adds	r7, #12
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <_isatty>:

int _isatty(int file)
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b083      	sub	sp, #12
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
	return 1;
 8009e16:	2301      	movs	r3, #1
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	370c      	adds	r7, #12
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	607a      	str	r2, [r7, #4]
	return 0;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3714      	adds	r7, #20
 8009e36:	46bd      	mov	sp, r7
 8009e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3c:	4770      	bx	lr
	...

08009e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b086      	sub	sp, #24
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009e48:	4a14      	ldr	r2, [pc, #80]	; (8009e9c <_sbrk+0x5c>)
 8009e4a:	4b15      	ldr	r3, [pc, #84]	; (8009ea0 <_sbrk+0x60>)
 8009e4c:	1ad3      	subs	r3, r2, r3
 8009e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009e54:	4b13      	ldr	r3, [pc, #76]	; (8009ea4 <_sbrk+0x64>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d102      	bne.n	8009e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009e5c:	4b11      	ldr	r3, [pc, #68]	; (8009ea4 <_sbrk+0x64>)
 8009e5e:	4a12      	ldr	r2, [pc, #72]	; (8009ea8 <_sbrk+0x68>)
 8009e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009e62:	4b10      	ldr	r3, [pc, #64]	; (8009ea4 <_sbrk+0x64>)
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	4413      	add	r3, r2
 8009e6a:	693a      	ldr	r2, [r7, #16]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d207      	bcs.n	8009e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009e70:	f000 f858 	bl	8009f24 <__errno>
 8009e74:	4603      	mov	r3, r0
 8009e76:	220c      	movs	r2, #12
 8009e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009e7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e7e:	e009      	b.n	8009e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009e80:	4b08      	ldr	r3, [pc, #32]	; (8009ea4 <_sbrk+0x64>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009e86:	4b07      	ldr	r3, [pc, #28]	; (8009ea4 <_sbrk+0x64>)
 8009e88:	681a      	ldr	r2, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	4a05      	ldr	r2, [pc, #20]	; (8009ea4 <_sbrk+0x64>)
 8009e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009e92:	68fb      	ldr	r3, [r7, #12]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3718      	adds	r7, #24
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	20010000 	.word	0x20010000
 8009ea0:	00000400 	.word	0x00000400
 8009ea4:	20003cec 	.word	0x20003cec
 8009ea8:	20003d00 	.word	0x20003d00

08009eac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8009eac:	b480      	push	{r7}
 8009eae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8009eb0:	4b06      	ldr	r3, [pc, #24]	; (8009ecc <SystemInit+0x20>)
 8009eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009eb6:	4a05      	ldr	r2, [pc, #20]	; (8009ecc <SystemInit+0x20>)
 8009eb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009ebc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8009ec0:	bf00      	nop
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	e000ed00 	.word	0xe000ed00

08009ed0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8009ed0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009f08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009ed4:	f7ff ffea 	bl	8009eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009ed8:	480c      	ldr	r0, [pc, #48]	; (8009f0c <LoopForever+0x6>)
  ldr r1, =_edata
 8009eda:	490d      	ldr	r1, [pc, #52]	; (8009f10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009edc:	4a0d      	ldr	r2, [pc, #52]	; (8009f14 <LoopForever+0xe>)
  movs r3, #0
 8009ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009ee0:	e002      	b.n	8009ee8 <LoopCopyDataInit>

08009ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009ee6:	3304      	adds	r3, #4

08009ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009eec:	d3f9      	bcc.n	8009ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009eee:	4a0a      	ldr	r2, [pc, #40]	; (8009f18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8009ef0:	4c0a      	ldr	r4, [pc, #40]	; (8009f1c <LoopForever+0x16>)
  movs r3, #0
 8009ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009ef4:	e001      	b.n	8009efa <LoopFillZerobss>

08009ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009ef8:	3204      	adds	r2, #4

08009efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009efc:	d3fb      	bcc.n	8009ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009efe:	f000 f817 	bl	8009f30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009f02:	f7ff fb65 	bl	80095d0 <main>

08009f06 <LoopForever>:

LoopForever:
    b LoopForever
 8009f06:	e7fe      	b.n	8009f06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8009f08:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8009f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009f10:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8009f14:	0800b358 	.word	0x0800b358
  ldr r2, =_sbss
 8009f18:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8009f1c:	20003d00 	.word	0x20003d00

08009f20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009f20:	e7fe      	b.n	8009f20 <ADC1_IRQHandler>
	...

08009f24 <__errno>:
 8009f24:	4b01      	ldr	r3, [pc, #4]	; (8009f2c <__errno+0x8>)
 8009f26:	6818      	ldr	r0, [r3, #0]
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	2000001c 	.word	0x2000001c

08009f30 <__libc_init_array>:
 8009f30:	b570      	push	{r4, r5, r6, lr}
 8009f32:	4d0d      	ldr	r5, [pc, #52]	; (8009f68 <__libc_init_array+0x38>)
 8009f34:	4c0d      	ldr	r4, [pc, #52]	; (8009f6c <__libc_init_array+0x3c>)
 8009f36:	1b64      	subs	r4, r4, r5
 8009f38:	10a4      	asrs	r4, r4, #2
 8009f3a:	2600      	movs	r6, #0
 8009f3c:	42a6      	cmp	r6, r4
 8009f3e:	d109      	bne.n	8009f54 <__libc_init_array+0x24>
 8009f40:	4d0b      	ldr	r5, [pc, #44]	; (8009f70 <__libc_init_array+0x40>)
 8009f42:	4c0c      	ldr	r4, [pc, #48]	; (8009f74 <__libc_init_array+0x44>)
 8009f44:	f001 f8c8 	bl	800b0d8 <_init>
 8009f48:	1b64      	subs	r4, r4, r5
 8009f4a:	10a4      	asrs	r4, r4, #2
 8009f4c:	2600      	movs	r6, #0
 8009f4e:	42a6      	cmp	r6, r4
 8009f50:	d105      	bne.n	8009f5e <__libc_init_array+0x2e>
 8009f52:	bd70      	pop	{r4, r5, r6, pc}
 8009f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f58:	4798      	blx	r3
 8009f5a:	3601      	adds	r6, #1
 8009f5c:	e7ee      	b.n	8009f3c <__libc_init_array+0xc>
 8009f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f62:	4798      	blx	r3
 8009f64:	3601      	adds	r6, #1
 8009f66:	e7f2      	b.n	8009f4e <__libc_init_array+0x1e>
 8009f68:	0800b350 	.word	0x0800b350
 8009f6c:	0800b350 	.word	0x0800b350
 8009f70:	0800b350 	.word	0x0800b350
 8009f74:	0800b354 	.word	0x0800b354

08009f78 <malloc>:
 8009f78:	4b02      	ldr	r3, [pc, #8]	; (8009f84 <malloc+0xc>)
 8009f7a:	4601      	mov	r1, r0
 8009f7c:	6818      	ldr	r0, [r3, #0]
 8009f7e:	f000 b885 	b.w	800a08c <_malloc_r>
 8009f82:	bf00      	nop
 8009f84:	2000001c 	.word	0x2000001c

08009f88 <memcpy>:
 8009f88:	440a      	add	r2, r1
 8009f8a:	4291      	cmp	r1, r2
 8009f8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009f90:	d100      	bne.n	8009f94 <memcpy+0xc>
 8009f92:	4770      	bx	lr
 8009f94:	b510      	push	{r4, lr}
 8009f96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f9e:	4291      	cmp	r1, r2
 8009fa0:	d1f9      	bne.n	8009f96 <memcpy+0xe>
 8009fa2:	bd10      	pop	{r4, pc}

08009fa4 <memset>:
 8009fa4:	4402      	add	r2, r0
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d100      	bne.n	8009fae <memset+0xa>
 8009fac:	4770      	bx	lr
 8009fae:	f803 1b01 	strb.w	r1, [r3], #1
 8009fb2:	e7f9      	b.n	8009fa8 <memset+0x4>

08009fb4 <_free_r>:
 8009fb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009fb6:	2900      	cmp	r1, #0
 8009fb8:	d044      	beq.n	800a044 <_free_r+0x90>
 8009fba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fbe:	9001      	str	r0, [sp, #4]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	f1a1 0404 	sub.w	r4, r1, #4
 8009fc6:	bfb8      	it	lt
 8009fc8:	18e4      	addlt	r4, r4, r3
 8009fca:	f000 f9ab 	bl	800a324 <__malloc_lock>
 8009fce:	4a1e      	ldr	r2, [pc, #120]	; (800a048 <_free_r+0x94>)
 8009fd0:	9801      	ldr	r0, [sp, #4]
 8009fd2:	6813      	ldr	r3, [r2, #0]
 8009fd4:	b933      	cbnz	r3, 8009fe4 <_free_r+0x30>
 8009fd6:	6063      	str	r3, [r4, #4]
 8009fd8:	6014      	str	r4, [r2, #0]
 8009fda:	b003      	add	sp, #12
 8009fdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009fe0:	f000 b9a6 	b.w	800a330 <__malloc_unlock>
 8009fe4:	42a3      	cmp	r3, r4
 8009fe6:	d908      	bls.n	8009ffa <_free_r+0x46>
 8009fe8:	6825      	ldr	r5, [r4, #0]
 8009fea:	1961      	adds	r1, r4, r5
 8009fec:	428b      	cmp	r3, r1
 8009fee:	bf01      	itttt	eq
 8009ff0:	6819      	ldreq	r1, [r3, #0]
 8009ff2:	685b      	ldreq	r3, [r3, #4]
 8009ff4:	1949      	addeq	r1, r1, r5
 8009ff6:	6021      	streq	r1, [r4, #0]
 8009ff8:	e7ed      	b.n	8009fd6 <_free_r+0x22>
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	b10b      	cbz	r3, 800a004 <_free_r+0x50>
 800a000:	42a3      	cmp	r3, r4
 800a002:	d9fa      	bls.n	8009ffa <_free_r+0x46>
 800a004:	6811      	ldr	r1, [r2, #0]
 800a006:	1855      	adds	r5, r2, r1
 800a008:	42a5      	cmp	r5, r4
 800a00a:	d10b      	bne.n	800a024 <_free_r+0x70>
 800a00c:	6824      	ldr	r4, [r4, #0]
 800a00e:	4421      	add	r1, r4
 800a010:	1854      	adds	r4, r2, r1
 800a012:	42a3      	cmp	r3, r4
 800a014:	6011      	str	r1, [r2, #0]
 800a016:	d1e0      	bne.n	8009fda <_free_r+0x26>
 800a018:	681c      	ldr	r4, [r3, #0]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	6053      	str	r3, [r2, #4]
 800a01e:	4421      	add	r1, r4
 800a020:	6011      	str	r1, [r2, #0]
 800a022:	e7da      	b.n	8009fda <_free_r+0x26>
 800a024:	d902      	bls.n	800a02c <_free_r+0x78>
 800a026:	230c      	movs	r3, #12
 800a028:	6003      	str	r3, [r0, #0]
 800a02a:	e7d6      	b.n	8009fda <_free_r+0x26>
 800a02c:	6825      	ldr	r5, [r4, #0]
 800a02e:	1961      	adds	r1, r4, r5
 800a030:	428b      	cmp	r3, r1
 800a032:	bf04      	itt	eq
 800a034:	6819      	ldreq	r1, [r3, #0]
 800a036:	685b      	ldreq	r3, [r3, #4]
 800a038:	6063      	str	r3, [r4, #4]
 800a03a:	bf04      	itt	eq
 800a03c:	1949      	addeq	r1, r1, r5
 800a03e:	6021      	streq	r1, [r4, #0]
 800a040:	6054      	str	r4, [r2, #4]
 800a042:	e7ca      	b.n	8009fda <_free_r+0x26>
 800a044:	b003      	add	sp, #12
 800a046:	bd30      	pop	{r4, r5, pc}
 800a048:	20003cf0 	.word	0x20003cf0

0800a04c <sbrk_aligned>:
 800a04c:	b570      	push	{r4, r5, r6, lr}
 800a04e:	4e0e      	ldr	r6, [pc, #56]	; (800a088 <sbrk_aligned+0x3c>)
 800a050:	460c      	mov	r4, r1
 800a052:	6831      	ldr	r1, [r6, #0]
 800a054:	4605      	mov	r5, r0
 800a056:	b911      	cbnz	r1, 800a05e <sbrk_aligned+0x12>
 800a058:	f000 f8f8 	bl	800a24c <_sbrk_r>
 800a05c:	6030      	str	r0, [r6, #0]
 800a05e:	4621      	mov	r1, r4
 800a060:	4628      	mov	r0, r5
 800a062:	f000 f8f3 	bl	800a24c <_sbrk_r>
 800a066:	1c43      	adds	r3, r0, #1
 800a068:	d00a      	beq.n	800a080 <sbrk_aligned+0x34>
 800a06a:	1cc4      	adds	r4, r0, #3
 800a06c:	f024 0403 	bic.w	r4, r4, #3
 800a070:	42a0      	cmp	r0, r4
 800a072:	d007      	beq.n	800a084 <sbrk_aligned+0x38>
 800a074:	1a21      	subs	r1, r4, r0
 800a076:	4628      	mov	r0, r5
 800a078:	f000 f8e8 	bl	800a24c <_sbrk_r>
 800a07c:	3001      	adds	r0, #1
 800a07e:	d101      	bne.n	800a084 <sbrk_aligned+0x38>
 800a080:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a084:	4620      	mov	r0, r4
 800a086:	bd70      	pop	{r4, r5, r6, pc}
 800a088:	20003cf4 	.word	0x20003cf4

0800a08c <_malloc_r>:
 800a08c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a090:	1ccd      	adds	r5, r1, #3
 800a092:	f025 0503 	bic.w	r5, r5, #3
 800a096:	3508      	adds	r5, #8
 800a098:	2d0c      	cmp	r5, #12
 800a09a:	bf38      	it	cc
 800a09c:	250c      	movcc	r5, #12
 800a09e:	2d00      	cmp	r5, #0
 800a0a0:	4607      	mov	r7, r0
 800a0a2:	db01      	blt.n	800a0a8 <_malloc_r+0x1c>
 800a0a4:	42a9      	cmp	r1, r5
 800a0a6:	d905      	bls.n	800a0b4 <_malloc_r+0x28>
 800a0a8:	230c      	movs	r3, #12
 800a0aa:	603b      	str	r3, [r7, #0]
 800a0ac:	2600      	movs	r6, #0
 800a0ae:	4630      	mov	r0, r6
 800a0b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0b4:	4e2e      	ldr	r6, [pc, #184]	; (800a170 <_malloc_r+0xe4>)
 800a0b6:	f000 f935 	bl	800a324 <__malloc_lock>
 800a0ba:	6833      	ldr	r3, [r6, #0]
 800a0bc:	461c      	mov	r4, r3
 800a0be:	bb34      	cbnz	r4, 800a10e <_malloc_r+0x82>
 800a0c0:	4629      	mov	r1, r5
 800a0c2:	4638      	mov	r0, r7
 800a0c4:	f7ff ffc2 	bl	800a04c <sbrk_aligned>
 800a0c8:	1c43      	adds	r3, r0, #1
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	d14d      	bne.n	800a16a <_malloc_r+0xde>
 800a0ce:	6834      	ldr	r4, [r6, #0]
 800a0d0:	4626      	mov	r6, r4
 800a0d2:	2e00      	cmp	r6, #0
 800a0d4:	d140      	bne.n	800a158 <_malloc_r+0xcc>
 800a0d6:	6823      	ldr	r3, [r4, #0]
 800a0d8:	4631      	mov	r1, r6
 800a0da:	4638      	mov	r0, r7
 800a0dc:	eb04 0803 	add.w	r8, r4, r3
 800a0e0:	f000 f8b4 	bl	800a24c <_sbrk_r>
 800a0e4:	4580      	cmp	r8, r0
 800a0e6:	d13a      	bne.n	800a15e <_malloc_r+0xd2>
 800a0e8:	6821      	ldr	r1, [r4, #0]
 800a0ea:	3503      	adds	r5, #3
 800a0ec:	1a6d      	subs	r5, r5, r1
 800a0ee:	f025 0503 	bic.w	r5, r5, #3
 800a0f2:	3508      	adds	r5, #8
 800a0f4:	2d0c      	cmp	r5, #12
 800a0f6:	bf38      	it	cc
 800a0f8:	250c      	movcc	r5, #12
 800a0fa:	4629      	mov	r1, r5
 800a0fc:	4638      	mov	r0, r7
 800a0fe:	f7ff ffa5 	bl	800a04c <sbrk_aligned>
 800a102:	3001      	adds	r0, #1
 800a104:	d02b      	beq.n	800a15e <_malloc_r+0xd2>
 800a106:	6823      	ldr	r3, [r4, #0]
 800a108:	442b      	add	r3, r5
 800a10a:	6023      	str	r3, [r4, #0]
 800a10c:	e00e      	b.n	800a12c <_malloc_r+0xa0>
 800a10e:	6822      	ldr	r2, [r4, #0]
 800a110:	1b52      	subs	r2, r2, r5
 800a112:	d41e      	bmi.n	800a152 <_malloc_r+0xc6>
 800a114:	2a0b      	cmp	r2, #11
 800a116:	d916      	bls.n	800a146 <_malloc_r+0xba>
 800a118:	1961      	adds	r1, r4, r5
 800a11a:	42a3      	cmp	r3, r4
 800a11c:	6025      	str	r5, [r4, #0]
 800a11e:	bf18      	it	ne
 800a120:	6059      	strne	r1, [r3, #4]
 800a122:	6863      	ldr	r3, [r4, #4]
 800a124:	bf08      	it	eq
 800a126:	6031      	streq	r1, [r6, #0]
 800a128:	5162      	str	r2, [r4, r5]
 800a12a:	604b      	str	r3, [r1, #4]
 800a12c:	4638      	mov	r0, r7
 800a12e:	f104 060b 	add.w	r6, r4, #11
 800a132:	f000 f8fd 	bl	800a330 <__malloc_unlock>
 800a136:	f026 0607 	bic.w	r6, r6, #7
 800a13a:	1d23      	adds	r3, r4, #4
 800a13c:	1af2      	subs	r2, r6, r3
 800a13e:	d0b6      	beq.n	800a0ae <_malloc_r+0x22>
 800a140:	1b9b      	subs	r3, r3, r6
 800a142:	50a3      	str	r3, [r4, r2]
 800a144:	e7b3      	b.n	800a0ae <_malloc_r+0x22>
 800a146:	6862      	ldr	r2, [r4, #4]
 800a148:	42a3      	cmp	r3, r4
 800a14a:	bf0c      	ite	eq
 800a14c:	6032      	streq	r2, [r6, #0]
 800a14e:	605a      	strne	r2, [r3, #4]
 800a150:	e7ec      	b.n	800a12c <_malloc_r+0xa0>
 800a152:	4623      	mov	r3, r4
 800a154:	6864      	ldr	r4, [r4, #4]
 800a156:	e7b2      	b.n	800a0be <_malloc_r+0x32>
 800a158:	4634      	mov	r4, r6
 800a15a:	6876      	ldr	r6, [r6, #4]
 800a15c:	e7b9      	b.n	800a0d2 <_malloc_r+0x46>
 800a15e:	230c      	movs	r3, #12
 800a160:	603b      	str	r3, [r7, #0]
 800a162:	4638      	mov	r0, r7
 800a164:	f000 f8e4 	bl	800a330 <__malloc_unlock>
 800a168:	e7a1      	b.n	800a0ae <_malloc_r+0x22>
 800a16a:	6025      	str	r5, [r4, #0]
 800a16c:	e7de      	b.n	800a12c <_malloc_r+0xa0>
 800a16e:	bf00      	nop
 800a170:	20003cf0 	.word	0x20003cf0

0800a174 <srand>:
 800a174:	b538      	push	{r3, r4, r5, lr}
 800a176:	4b10      	ldr	r3, [pc, #64]	; (800a1b8 <srand+0x44>)
 800a178:	681d      	ldr	r5, [r3, #0]
 800a17a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800a17c:	4604      	mov	r4, r0
 800a17e:	b9b3      	cbnz	r3, 800a1ae <srand+0x3a>
 800a180:	2018      	movs	r0, #24
 800a182:	f7ff fef9 	bl	8009f78 <malloc>
 800a186:	4602      	mov	r2, r0
 800a188:	63a8      	str	r0, [r5, #56]	; 0x38
 800a18a:	b920      	cbnz	r0, 800a196 <srand+0x22>
 800a18c:	4b0b      	ldr	r3, [pc, #44]	; (800a1bc <srand+0x48>)
 800a18e:	480c      	ldr	r0, [pc, #48]	; (800a1c0 <srand+0x4c>)
 800a190:	2142      	movs	r1, #66	; 0x42
 800a192:	f000 f885 	bl	800a2a0 <__assert_func>
 800a196:	490b      	ldr	r1, [pc, #44]	; (800a1c4 <srand+0x50>)
 800a198:	4b0b      	ldr	r3, [pc, #44]	; (800a1c8 <srand+0x54>)
 800a19a:	e9c0 1300 	strd	r1, r3, [r0]
 800a19e:	4b0b      	ldr	r3, [pc, #44]	; (800a1cc <srand+0x58>)
 800a1a0:	6083      	str	r3, [r0, #8]
 800a1a2:	230b      	movs	r3, #11
 800a1a4:	8183      	strh	r3, [r0, #12]
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	2001      	movs	r0, #1
 800a1aa:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a1ae:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	611c      	str	r4, [r3, #16]
 800a1b4:	615a      	str	r2, [r3, #20]
 800a1b6:	bd38      	pop	{r3, r4, r5, pc}
 800a1b8:	2000001c 	.word	0x2000001c
 800a1bc:	0800b20c 	.word	0x0800b20c
 800a1c0:	0800b223 	.word	0x0800b223
 800a1c4:	abcd330e 	.word	0xabcd330e
 800a1c8:	e66d1234 	.word	0xe66d1234
 800a1cc:	0005deec 	.word	0x0005deec

0800a1d0 <rand>:
 800a1d0:	4b16      	ldr	r3, [pc, #88]	; (800a22c <rand+0x5c>)
 800a1d2:	b510      	push	{r4, lr}
 800a1d4:	681c      	ldr	r4, [r3, #0]
 800a1d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a1d8:	b9b3      	cbnz	r3, 800a208 <rand+0x38>
 800a1da:	2018      	movs	r0, #24
 800a1dc:	f7ff fecc 	bl	8009f78 <malloc>
 800a1e0:	63a0      	str	r0, [r4, #56]	; 0x38
 800a1e2:	b928      	cbnz	r0, 800a1f0 <rand+0x20>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	4b12      	ldr	r3, [pc, #72]	; (800a230 <rand+0x60>)
 800a1e8:	4812      	ldr	r0, [pc, #72]	; (800a234 <rand+0x64>)
 800a1ea:	214e      	movs	r1, #78	; 0x4e
 800a1ec:	f000 f858 	bl	800a2a0 <__assert_func>
 800a1f0:	4a11      	ldr	r2, [pc, #68]	; (800a238 <rand+0x68>)
 800a1f2:	4b12      	ldr	r3, [pc, #72]	; (800a23c <rand+0x6c>)
 800a1f4:	e9c0 2300 	strd	r2, r3, [r0]
 800a1f8:	4b11      	ldr	r3, [pc, #68]	; (800a240 <rand+0x70>)
 800a1fa:	6083      	str	r3, [r0, #8]
 800a1fc:	230b      	movs	r3, #11
 800a1fe:	8183      	strh	r3, [r0, #12]
 800a200:	2201      	movs	r2, #1
 800a202:	2300      	movs	r3, #0
 800a204:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800a208:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800a20a:	4a0e      	ldr	r2, [pc, #56]	; (800a244 <rand+0x74>)
 800a20c:	6920      	ldr	r0, [r4, #16]
 800a20e:	6963      	ldr	r3, [r4, #20]
 800a210:	490d      	ldr	r1, [pc, #52]	; (800a248 <rand+0x78>)
 800a212:	4342      	muls	r2, r0
 800a214:	fb01 2203 	mla	r2, r1, r3, r2
 800a218:	fba0 0101 	umull	r0, r1, r0, r1
 800a21c:	1c43      	adds	r3, r0, #1
 800a21e:	eb42 0001 	adc.w	r0, r2, r1
 800a222:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800a226:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a22a:	bd10      	pop	{r4, pc}
 800a22c:	2000001c 	.word	0x2000001c
 800a230:	0800b20c 	.word	0x0800b20c
 800a234:	0800b223 	.word	0x0800b223
 800a238:	abcd330e 	.word	0xabcd330e
 800a23c:	e66d1234 	.word	0xe66d1234
 800a240:	0005deec 	.word	0x0005deec
 800a244:	5851f42d 	.word	0x5851f42d
 800a248:	4c957f2d 	.word	0x4c957f2d

0800a24c <_sbrk_r>:
 800a24c:	b538      	push	{r3, r4, r5, lr}
 800a24e:	4d06      	ldr	r5, [pc, #24]	; (800a268 <_sbrk_r+0x1c>)
 800a250:	2300      	movs	r3, #0
 800a252:	4604      	mov	r4, r0
 800a254:	4608      	mov	r0, r1
 800a256:	602b      	str	r3, [r5, #0]
 800a258:	f7ff fdf2 	bl	8009e40 <_sbrk>
 800a25c:	1c43      	adds	r3, r0, #1
 800a25e:	d102      	bne.n	800a266 <_sbrk_r+0x1a>
 800a260:	682b      	ldr	r3, [r5, #0]
 800a262:	b103      	cbz	r3, 800a266 <_sbrk_r+0x1a>
 800a264:	6023      	str	r3, [r4, #0]
 800a266:	bd38      	pop	{r3, r4, r5, pc}
 800a268:	20003cf8 	.word	0x20003cf8

0800a26c <time>:
 800a26c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a26e:	4b0b      	ldr	r3, [pc, #44]	; (800a29c <time+0x30>)
 800a270:	2200      	movs	r2, #0
 800a272:	4669      	mov	r1, sp
 800a274:	4604      	mov	r4, r0
 800a276:	6818      	ldr	r0, [r3, #0]
 800a278:	f000 f842 	bl	800a300 <_gettimeofday_r>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	bfbe      	ittt	lt
 800a280:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 800a284:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a288:	e9cd 2300 	strdlt	r2, r3, [sp]
 800a28c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a290:	b10c      	cbz	r4, 800a296 <time+0x2a>
 800a292:	e9c4 0100 	strd	r0, r1, [r4]
 800a296:	b004      	add	sp, #16
 800a298:	bd10      	pop	{r4, pc}
 800a29a:	bf00      	nop
 800a29c:	2000001c 	.word	0x2000001c

0800a2a0 <__assert_func>:
 800a2a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2a2:	4614      	mov	r4, r2
 800a2a4:	461a      	mov	r2, r3
 800a2a6:	4b09      	ldr	r3, [pc, #36]	; (800a2cc <__assert_func+0x2c>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	4605      	mov	r5, r0
 800a2ac:	68d8      	ldr	r0, [r3, #12]
 800a2ae:	b14c      	cbz	r4, 800a2c4 <__assert_func+0x24>
 800a2b0:	4b07      	ldr	r3, [pc, #28]	; (800a2d0 <__assert_func+0x30>)
 800a2b2:	9100      	str	r1, [sp, #0]
 800a2b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2b8:	4906      	ldr	r1, [pc, #24]	; (800a2d4 <__assert_func+0x34>)
 800a2ba:	462b      	mov	r3, r5
 800a2bc:	f000 f80e 	bl	800a2dc <fiprintf>
 800a2c0:	f000 fbea 	bl	800aa98 <abort>
 800a2c4:	4b04      	ldr	r3, [pc, #16]	; (800a2d8 <__assert_func+0x38>)
 800a2c6:	461c      	mov	r4, r3
 800a2c8:	e7f3      	b.n	800a2b2 <__assert_func+0x12>
 800a2ca:	bf00      	nop
 800a2cc:	2000001c 	.word	0x2000001c
 800a2d0:	0800b27e 	.word	0x0800b27e
 800a2d4:	0800b28b 	.word	0x0800b28b
 800a2d8:	0800b2b9 	.word	0x0800b2b9

0800a2dc <fiprintf>:
 800a2dc:	b40e      	push	{r1, r2, r3}
 800a2de:	b503      	push	{r0, r1, lr}
 800a2e0:	4601      	mov	r1, r0
 800a2e2:	ab03      	add	r3, sp, #12
 800a2e4:	4805      	ldr	r0, [pc, #20]	; (800a2fc <fiprintf+0x20>)
 800a2e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2ea:	6800      	ldr	r0, [r0, #0]
 800a2ec:	9301      	str	r3, [sp, #4]
 800a2ee:	f000 f84f 	bl	800a390 <_vfiprintf_r>
 800a2f2:	b002      	add	sp, #8
 800a2f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2f8:	b003      	add	sp, #12
 800a2fa:	4770      	bx	lr
 800a2fc:	2000001c 	.word	0x2000001c

0800a300 <_gettimeofday_r>:
 800a300:	b538      	push	{r3, r4, r5, lr}
 800a302:	4d07      	ldr	r5, [pc, #28]	; (800a320 <_gettimeofday_r+0x20>)
 800a304:	2300      	movs	r3, #0
 800a306:	4604      	mov	r4, r0
 800a308:	4608      	mov	r0, r1
 800a30a:	4611      	mov	r1, r2
 800a30c:	602b      	str	r3, [r5, #0]
 800a30e:	f000 fedb 	bl	800b0c8 <_gettimeofday>
 800a312:	1c43      	adds	r3, r0, #1
 800a314:	d102      	bne.n	800a31c <_gettimeofday_r+0x1c>
 800a316:	682b      	ldr	r3, [r5, #0]
 800a318:	b103      	cbz	r3, 800a31c <_gettimeofday_r+0x1c>
 800a31a:	6023      	str	r3, [r4, #0]
 800a31c:	bd38      	pop	{r3, r4, r5, pc}
 800a31e:	bf00      	nop
 800a320:	20003cf8 	.word	0x20003cf8

0800a324 <__malloc_lock>:
 800a324:	4801      	ldr	r0, [pc, #4]	; (800a32c <__malloc_lock+0x8>)
 800a326:	f000 bd77 	b.w	800ae18 <__retarget_lock_acquire_recursive>
 800a32a:	bf00      	nop
 800a32c:	20003cfc 	.word	0x20003cfc

0800a330 <__malloc_unlock>:
 800a330:	4801      	ldr	r0, [pc, #4]	; (800a338 <__malloc_unlock+0x8>)
 800a332:	f000 bd72 	b.w	800ae1a <__retarget_lock_release_recursive>
 800a336:	bf00      	nop
 800a338:	20003cfc 	.word	0x20003cfc

0800a33c <__sfputc_r>:
 800a33c:	6893      	ldr	r3, [r2, #8]
 800a33e:	3b01      	subs	r3, #1
 800a340:	2b00      	cmp	r3, #0
 800a342:	b410      	push	{r4}
 800a344:	6093      	str	r3, [r2, #8]
 800a346:	da08      	bge.n	800a35a <__sfputc_r+0x1e>
 800a348:	6994      	ldr	r4, [r2, #24]
 800a34a:	42a3      	cmp	r3, r4
 800a34c:	db01      	blt.n	800a352 <__sfputc_r+0x16>
 800a34e:	290a      	cmp	r1, #10
 800a350:	d103      	bne.n	800a35a <__sfputc_r+0x1e>
 800a352:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a356:	f000 badf 	b.w	800a918 <__swbuf_r>
 800a35a:	6813      	ldr	r3, [r2, #0]
 800a35c:	1c58      	adds	r0, r3, #1
 800a35e:	6010      	str	r0, [r2, #0]
 800a360:	7019      	strb	r1, [r3, #0]
 800a362:	4608      	mov	r0, r1
 800a364:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a368:	4770      	bx	lr

0800a36a <__sfputs_r>:
 800a36a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36c:	4606      	mov	r6, r0
 800a36e:	460f      	mov	r7, r1
 800a370:	4614      	mov	r4, r2
 800a372:	18d5      	adds	r5, r2, r3
 800a374:	42ac      	cmp	r4, r5
 800a376:	d101      	bne.n	800a37c <__sfputs_r+0x12>
 800a378:	2000      	movs	r0, #0
 800a37a:	e007      	b.n	800a38c <__sfputs_r+0x22>
 800a37c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a380:	463a      	mov	r2, r7
 800a382:	4630      	mov	r0, r6
 800a384:	f7ff ffda 	bl	800a33c <__sfputc_r>
 800a388:	1c43      	adds	r3, r0, #1
 800a38a:	d1f3      	bne.n	800a374 <__sfputs_r+0xa>
 800a38c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a390 <_vfiprintf_r>:
 800a390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a394:	460d      	mov	r5, r1
 800a396:	b09d      	sub	sp, #116	; 0x74
 800a398:	4614      	mov	r4, r2
 800a39a:	4698      	mov	r8, r3
 800a39c:	4606      	mov	r6, r0
 800a39e:	b118      	cbz	r0, 800a3a8 <_vfiprintf_r+0x18>
 800a3a0:	6983      	ldr	r3, [r0, #24]
 800a3a2:	b90b      	cbnz	r3, 800a3a8 <_vfiprintf_r+0x18>
 800a3a4:	f000 fc9a 	bl	800acdc <__sinit>
 800a3a8:	4b89      	ldr	r3, [pc, #548]	; (800a5d0 <_vfiprintf_r+0x240>)
 800a3aa:	429d      	cmp	r5, r3
 800a3ac:	d11b      	bne.n	800a3e6 <_vfiprintf_r+0x56>
 800a3ae:	6875      	ldr	r5, [r6, #4]
 800a3b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3b2:	07d9      	lsls	r1, r3, #31
 800a3b4:	d405      	bmi.n	800a3c2 <_vfiprintf_r+0x32>
 800a3b6:	89ab      	ldrh	r3, [r5, #12]
 800a3b8:	059a      	lsls	r2, r3, #22
 800a3ba:	d402      	bmi.n	800a3c2 <_vfiprintf_r+0x32>
 800a3bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a3be:	f000 fd2b 	bl	800ae18 <__retarget_lock_acquire_recursive>
 800a3c2:	89ab      	ldrh	r3, [r5, #12]
 800a3c4:	071b      	lsls	r3, r3, #28
 800a3c6:	d501      	bpl.n	800a3cc <_vfiprintf_r+0x3c>
 800a3c8:	692b      	ldr	r3, [r5, #16]
 800a3ca:	b9eb      	cbnz	r3, 800a408 <_vfiprintf_r+0x78>
 800a3cc:	4629      	mov	r1, r5
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	f000 faf4 	bl	800a9bc <__swsetup_r>
 800a3d4:	b1c0      	cbz	r0, 800a408 <_vfiprintf_r+0x78>
 800a3d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3d8:	07dc      	lsls	r4, r3, #31
 800a3da:	d50e      	bpl.n	800a3fa <_vfiprintf_r+0x6a>
 800a3dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3e0:	b01d      	add	sp, #116	; 0x74
 800a3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e6:	4b7b      	ldr	r3, [pc, #492]	; (800a5d4 <_vfiprintf_r+0x244>)
 800a3e8:	429d      	cmp	r5, r3
 800a3ea:	d101      	bne.n	800a3f0 <_vfiprintf_r+0x60>
 800a3ec:	68b5      	ldr	r5, [r6, #8]
 800a3ee:	e7df      	b.n	800a3b0 <_vfiprintf_r+0x20>
 800a3f0:	4b79      	ldr	r3, [pc, #484]	; (800a5d8 <_vfiprintf_r+0x248>)
 800a3f2:	429d      	cmp	r5, r3
 800a3f4:	bf08      	it	eq
 800a3f6:	68f5      	ldreq	r5, [r6, #12]
 800a3f8:	e7da      	b.n	800a3b0 <_vfiprintf_r+0x20>
 800a3fa:	89ab      	ldrh	r3, [r5, #12]
 800a3fc:	0598      	lsls	r0, r3, #22
 800a3fe:	d4ed      	bmi.n	800a3dc <_vfiprintf_r+0x4c>
 800a400:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a402:	f000 fd0a 	bl	800ae1a <__retarget_lock_release_recursive>
 800a406:	e7e9      	b.n	800a3dc <_vfiprintf_r+0x4c>
 800a408:	2300      	movs	r3, #0
 800a40a:	9309      	str	r3, [sp, #36]	; 0x24
 800a40c:	2320      	movs	r3, #32
 800a40e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a412:	f8cd 800c 	str.w	r8, [sp, #12]
 800a416:	2330      	movs	r3, #48	; 0x30
 800a418:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a5dc <_vfiprintf_r+0x24c>
 800a41c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a420:	f04f 0901 	mov.w	r9, #1
 800a424:	4623      	mov	r3, r4
 800a426:	469a      	mov	sl, r3
 800a428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a42c:	b10a      	cbz	r2, 800a432 <_vfiprintf_r+0xa2>
 800a42e:	2a25      	cmp	r2, #37	; 0x25
 800a430:	d1f9      	bne.n	800a426 <_vfiprintf_r+0x96>
 800a432:	ebba 0b04 	subs.w	fp, sl, r4
 800a436:	d00b      	beq.n	800a450 <_vfiprintf_r+0xc0>
 800a438:	465b      	mov	r3, fp
 800a43a:	4622      	mov	r2, r4
 800a43c:	4629      	mov	r1, r5
 800a43e:	4630      	mov	r0, r6
 800a440:	f7ff ff93 	bl	800a36a <__sfputs_r>
 800a444:	3001      	adds	r0, #1
 800a446:	f000 80aa 	beq.w	800a59e <_vfiprintf_r+0x20e>
 800a44a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a44c:	445a      	add	r2, fp
 800a44e:	9209      	str	r2, [sp, #36]	; 0x24
 800a450:	f89a 3000 	ldrb.w	r3, [sl]
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 80a2 	beq.w	800a59e <_vfiprintf_r+0x20e>
 800a45a:	2300      	movs	r3, #0
 800a45c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a464:	f10a 0a01 	add.w	sl, sl, #1
 800a468:	9304      	str	r3, [sp, #16]
 800a46a:	9307      	str	r3, [sp, #28]
 800a46c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a470:	931a      	str	r3, [sp, #104]	; 0x68
 800a472:	4654      	mov	r4, sl
 800a474:	2205      	movs	r2, #5
 800a476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a47a:	4858      	ldr	r0, [pc, #352]	; (800a5dc <_vfiprintf_r+0x24c>)
 800a47c:	f7f5 fea8 	bl	80001d0 <memchr>
 800a480:	9a04      	ldr	r2, [sp, #16]
 800a482:	b9d8      	cbnz	r0, 800a4bc <_vfiprintf_r+0x12c>
 800a484:	06d1      	lsls	r1, r2, #27
 800a486:	bf44      	itt	mi
 800a488:	2320      	movmi	r3, #32
 800a48a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a48e:	0713      	lsls	r3, r2, #28
 800a490:	bf44      	itt	mi
 800a492:	232b      	movmi	r3, #43	; 0x2b
 800a494:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a498:	f89a 3000 	ldrb.w	r3, [sl]
 800a49c:	2b2a      	cmp	r3, #42	; 0x2a
 800a49e:	d015      	beq.n	800a4cc <_vfiprintf_r+0x13c>
 800a4a0:	9a07      	ldr	r2, [sp, #28]
 800a4a2:	4654      	mov	r4, sl
 800a4a4:	2000      	movs	r0, #0
 800a4a6:	f04f 0c0a 	mov.w	ip, #10
 800a4aa:	4621      	mov	r1, r4
 800a4ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4b0:	3b30      	subs	r3, #48	; 0x30
 800a4b2:	2b09      	cmp	r3, #9
 800a4b4:	d94e      	bls.n	800a554 <_vfiprintf_r+0x1c4>
 800a4b6:	b1b0      	cbz	r0, 800a4e6 <_vfiprintf_r+0x156>
 800a4b8:	9207      	str	r2, [sp, #28]
 800a4ba:	e014      	b.n	800a4e6 <_vfiprintf_r+0x156>
 800a4bc:	eba0 0308 	sub.w	r3, r0, r8
 800a4c0:	fa09 f303 	lsl.w	r3, r9, r3
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	9304      	str	r3, [sp, #16]
 800a4c8:	46a2      	mov	sl, r4
 800a4ca:	e7d2      	b.n	800a472 <_vfiprintf_r+0xe2>
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	1d19      	adds	r1, r3, #4
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	9103      	str	r1, [sp, #12]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	bfbb      	ittet	lt
 800a4d8:	425b      	neglt	r3, r3
 800a4da:	f042 0202 	orrlt.w	r2, r2, #2
 800a4de:	9307      	strge	r3, [sp, #28]
 800a4e0:	9307      	strlt	r3, [sp, #28]
 800a4e2:	bfb8      	it	lt
 800a4e4:	9204      	strlt	r2, [sp, #16]
 800a4e6:	7823      	ldrb	r3, [r4, #0]
 800a4e8:	2b2e      	cmp	r3, #46	; 0x2e
 800a4ea:	d10c      	bne.n	800a506 <_vfiprintf_r+0x176>
 800a4ec:	7863      	ldrb	r3, [r4, #1]
 800a4ee:	2b2a      	cmp	r3, #42	; 0x2a
 800a4f0:	d135      	bne.n	800a55e <_vfiprintf_r+0x1ce>
 800a4f2:	9b03      	ldr	r3, [sp, #12]
 800a4f4:	1d1a      	adds	r2, r3, #4
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	9203      	str	r2, [sp, #12]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	bfb8      	it	lt
 800a4fe:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a502:	3402      	adds	r4, #2
 800a504:	9305      	str	r3, [sp, #20]
 800a506:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a5ec <_vfiprintf_r+0x25c>
 800a50a:	7821      	ldrb	r1, [r4, #0]
 800a50c:	2203      	movs	r2, #3
 800a50e:	4650      	mov	r0, sl
 800a510:	f7f5 fe5e 	bl	80001d0 <memchr>
 800a514:	b140      	cbz	r0, 800a528 <_vfiprintf_r+0x198>
 800a516:	2340      	movs	r3, #64	; 0x40
 800a518:	eba0 000a 	sub.w	r0, r0, sl
 800a51c:	fa03 f000 	lsl.w	r0, r3, r0
 800a520:	9b04      	ldr	r3, [sp, #16]
 800a522:	4303      	orrs	r3, r0
 800a524:	3401      	adds	r4, #1
 800a526:	9304      	str	r3, [sp, #16]
 800a528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a52c:	482c      	ldr	r0, [pc, #176]	; (800a5e0 <_vfiprintf_r+0x250>)
 800a52e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a532:	2206      	movs	r2, #6
 800a534:	f7f5 fe4c 	bl	80001d0 <memchr>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d03f      	beq.n	800a5bc <_vfiprintf_r+0x22c>
 800a53c:	4b29      	ldr	r3, [pc, #164]	; (800a5e4 <_vfiprintf_r+0x254>)
 800a53e:	bb1b      	cbnz	r3, 800a588 <_vfiprintf_r+0x1f8>
 800a540:	9b03      	ldr	r3, [sp, #12]
 800a542:	3307      	adds	r3, #7
 800a544:	f023 0307 	bic.w	r3, r3, #7
 800a548:	3308      	adds	r3, #8
 800a54a:	9303      	str	r3, [sp, #12]
 800a54c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a54e:	443b      	add	r3, r7
 800a550:	9309      	str	r3, [sp, #36]	; 0x24
 800a552:	e767      	b.n	800a424 <_vfiprintf_r+0x94>
 800a554:	fb0c 3202 	mla	r2, ip, r2, r3
 800a558:	460c      	mov	r4, r1
 800a55a:	2001      	movs	r0, #1
 800a55c:	e7a5      	b.n	800a4aa <_vfiprintf_r+0x11a>
 800a55e:	2300      	movs	r3, #0
 800a560:	3401      	adds	r4, #1
 800a562:	9305      	str	r3, [sp, #20]
 800a564:	4619      	mov	r1, r3
 800a566:	f04f 0c0a 	mov.w	ip, #10
 800a56a:	4620      	mov	r0, r4
 800a56c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a570:	3a30      	subs	r2, #48	; 0x30
 800a572:	2a09      	cmp	r2, #9
 800a574:	d903      	bls.n	800a57e <_vfiprintf_r+0x1ee>
 800a576:	2b00      	cmp	r3, #0
 800a578:	d0c5      	beq.n	800a506 <_vfiprintf_r+0x176>
 800a57a:	9105      	str	r1, [sp, #20]
 800a57c:	e7c3      	b.n	800a506 <_vfiprintf_r+0x176>
 800a57e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a582:	4604      	mov	r4, r0
 800a584:	2301      	movs	r3, #1
 800a586:	e7f0      	b.n	800a56a <_vfiprintf_r+0x1da>
 800a588:	ab03      	add	r3, sp, #12
 800a58a:	9300      	str	r3, [sp, #0]
 800a58c:	462a      	mov	r2, r5
 800a58e:	4b16      	ldr	r3, [pc, #88]	; (800a5e8 <_vfiprintf_r+0x258>)
 800a590:	a904      	add	r1, sp, #16
 800a592:	4630      	mov	r0, r6
 800a594:	f3af 8000 	nop.w
 800a598:	4607      	mov	r7, r0
 800a59a:	1c78      	adds	r0, r7, #1
 800a59c:	d1d6      	bne.n	800a54c <_vfiprintf_r+0x1bc>
 800a59e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5a0:	07d9      	lsls	r1, r3, #31
 800a5a2:	d405      	bmi.n	800a5b0 <_vfiprintf_r+0x220>
 800a5a4:	89ab      	ldrh	r3, [r5, #12]
 800a5a6:	059a      	lsls	r2, r3, #22
 800a5a8:	d402      	bmi.n	800a5b0 <_vfiprintf_r+0x220>
 800a5aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5ac:	f000 fc35 	bl	800ae1a <__retarget_lock_release_recursive>
 800a5b0:	89ab      	ldrh	r3, [r5, #12]
 800a5b2:	065b      	lsls	r3, r3, #25
 800a5b4:	f53f af12 	bmi.w	800a3dc <_vfiprintf_r+0x4c>
 800a5b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5ba:	e711      	b.n	800a3e0 <_vfiprintf_r+0x50>
 800a5bc:	ab03      	add	r3, sp, #12
 800a5be:	9300      	str	r3, [sp, #0]
 800a5c0:	462a      	mov	r2, r5
 800a5c2:	4b09      	ldr	r3, [pc, #36]	; (800a5e8 <_vfiprintf_r+0x258>)
 800a5c4:	a904      	add	r1, sp, #16
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	f000 f880 	bl	800a6cc <_printf_i>
 800a5cc:	e7e4      	b.n	800a598 <_vfiprintf_r+0x208>
 800a5ce:	bf00      	nop
 800a5d0:	0800b310 	.word	0x0800b310
 800a5d4:	0800b330 	.word	0x0800b330
 800a5d8:	0800b2f0 	.word	0x0800b2f0
 800a5dc:	0800b2ba 	.word	0x0800b2ba
 800a5e0:	0800b2c4 	.word	0x0800b2c4
 800a5e4:	00000000 	.word	0x00000000
 800a5e8:	0800a36b 	.word	0x0800a36b
 800a5ec:	0800b2c0 	.word	0x0800b2c0

0800a5f0 <_printf_common>:
 800a5f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5f4:	4616      	mov	r6, r2
 800a5f6:	4699      	mov	r9, r3
 800a5f8:	688a      	ldr	r2, [r1, #8]
 800a5fa:	690b      	ldr	r3, [r1, #16]
 800a5fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a600:	4293      	cmp	r3, r2
 800a602:	bfb8      	it	lt
 800a604:	4613      	movlt	r3, r2
 800a606:	6033      	str	r3, [r6, #0]
 800a608:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a60c:	4607      	mov	r7, r0
 800a60e:	460c      	mov	r4, r1
 800a610:	b10a      	cbz	r2, 800a616 <_printf_common+0x26>
 800a612:	3301      	adds	r3, #1
 800a614:	6033      	str	r3, [r6, #0]
 800a616:	6823      	ldr	r3, [r4, #0]
 800a618:	0699      	lsls	r1, r3, #26
 800a61a:	bf42      	ittt	mi
 800a61c:	6833      	ldrmi	r3, [r6, #0]
 800a61e:	3302      	addmi	r3, #2
 800a620:	6033      	strmi	r3, [r6, #0]
 800a622:	6825      	ldr	r5, [r4, #0]
 800a624:	f015 0506 	ands.w	r5, r5, #6
 800a628:	d106      	bne.n	800a638 <_printf_common+0x48>
 800a62a:	f104 0a19 	add.w	sl, r4, #25
 800a62e:	68e3      	ldr	r3, [r4, #12]
 800a630:	6832      	ldr	r2, [r6, #0]
 800a632:	1a9b      	subs	r3, r3, r2
 800a634:	42ab      	cmp	r3, r5
 800a636:	dc26      	bgt.n	800a686 <_printf_common+0x96>
 800a638:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a63c:	1e13      	subs	r3, r2, #0
 800a63e:	6822      	ldr	r2, [r4, #0]
 800a640:	bf18      	it	ne
 800a642:	2301      	movne	r3, #1
 800a644:	0692      	lsls	r2, r2, #26
 800a646:	d42b      	bmi.n	800a6a0 <_printf_common+0xb0>
 800a648:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a64c:	4649      	mov	r1, r9
 800a64e:	4638      	mov	r0, r7
 800a650:	47c0      	blx	r8
 800a652:	3001      	adds	r0, #1
 800a654:	d01e      	beq.n	800a694 <_printf_common+0xa4>
 800a656:	6823      	ldr	r3, [r4, #0]
 800a658:	68e5      	ldr	r5, [r4, #12]
 800a65a:	6832      	ldr	r2, [r6, #0]
 800a65c:	f003 0306 	and.w	r3, r3, #6
 800a660:	2b04      	cmp	r3, #4
 800a662:	bf08      	it	eq
 800a664:	1aad      	subeq	r5, r5, r2
 800a666:	68a3      	ldr	r3, [r4, #8]
 800a668:	6922      	ldr	r2, [r4, #16]
 800a66a:	bf0c      	ite	eq
 800a66c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a670:	2500      	movne	r5, #0
 800a672:	4293      	cmp	r3, r2
 800a674:	bfc4      	itt	gt
 800a676:	1a9b      	subgt	r3, r3, r2
 800a678:	18ed      	addgt	r5, r5, r3
 800a67a:	2600      	movs	r6, #0
 800a67c:	341a      	adds	r4, #26
 800a67e:	42b5      	cmp	r5, r6
 800a680:	d11a      	bne.n	800a6b8 <_printf_common+0xc8>
 800a682:	2000      	movs	r0, #0
 800a684:	e008      	b.n	800a698 <_printf_common+0xa8>
 800a686:	2301      	movs	r3, #1
 800a688:	4652      	mov	r2, sl
 800a68a:	4649      	mov	r1, r9
 800a68c:	4638      	mov	r0, r7
 800a68e:	47c0      	blx	r8
 800a690:	3001      	adds	r0, #1
 800a692:	d103      	bne.n	800a69c <_printf_common+0xac>
 800a694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a69c:	3501      	adds	r5, #1
 800a69e:	e7c6      	b.n	800a62e <_printf_common+0x3e>
 800a6a0:	18e1      	adds	r1, r4, r3
 800a6a2:	1c5a      	adds	r2, r3, #1
 800a6a4:	2030      	movs	r0, #48	; 0x30
 800a6a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a6aa:	4422      	add	r2, r4
 800a6ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a6b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a6b4:	3302      	adds	r3, #2
 800a6b6:	e7c7      	b.n	800a648 <_printf_common+0x58>
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	4622      	mov	r2, r4
 800a6bc:	4649      	mov	r1, r9
 800a6be:	4638      	mov	r0, r7
 800a6c0:	47c0      	blx	r8
 800a6c2:	3001      	adds	r0, #1
 800a6c4:	d0e6      	beq.n	800a694 <_printf_common+0xa4>
 800a6c6:	3601      	adds	r6, #1
 800a6c8:	e7d9      	b.n	800a67e <_printf_common+0x8e>
	...

0800a6cc <_printf_i>:
 800a6cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a6d0:	7e0f      	ldrb	r7, [r1, #24]
 800a6d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a6d4:	2f78      	cmp	r7, #120	; 0x78
 800a6d6:	4691      	mov	r9, r2
 800a6d8:	4680      	mov	r8, r0
 800a6da:	460c      	mov	r4, r1
 800a6dc:	469a      	mov	sl, r3
 800a6de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a6e2:	d807      	bhi.n	800a6f4 <_printf_i+0x28>
 800a6e4:	2f62      	cmp	r7, #98	; 0x62
 800a6e6:	d80a      	bhi.n	800a6fe <_printf_i+0x32>
 800a6e8:	2f00      	cmp	r7, #0
 800a6ea:	f000 80d8 	beq.w	800a89e <_printf_i+0x1d2>
 800a6ee:	2f58      	cmp	r7, #88	; 0x58
 800a6f0:	f000 80a3 	beq.w	800a83a <_printf_i+0x16e>
 800a6f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a6f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a6fc:	e03a      	b.n	800a774 <_printf_i+0xa8>
 800a6fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a702:	2b15      	cmp	r3, #21
 800a704:	d8f6      	bhi.n	800a6f4 <_printf_i+0x28>
 800a706:	a101      	add	r1, pc, #4	; (adr r1, 800a70c <_printf_i+0x40>)
 800a708:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a70c:	0800a765 	.word	0x0800a765
 800a710:	0800a779 	.word	0x0800a779
 800a714:	0800a6f5 	.word	0x0800a6f5
 800a718:	0800a6f5 	.word	0x0800a6f5
 800a71c:	0800a6f5 	.word	0x0800a6f5
 800a720:	0800a6f5 	.word	0x0800a6f5
 800a724:	0800a779 	.word	0x0800a779
 800a728:	0800a6f5 	.word	0x0800a6f5
 800a72c:	0800a6f5 	.word	0x0800a6f5
 800a730:	0800a6f5 	.word	0x0800a6f5
 800a734:	0800a6f5 	.word	0x0800a6f5
 800a738:	0800a885 	.word	0x0800a885
 800a73c:	0800a7a9 	.word	0x0800a7a9
 800a740:	0800a867 	.word	0x0800a867
 800a744:	0800a6f5 	.word	0x0800a6f5
 800a748:	0800a6f5 	.word	0x0800a6f5
 800a74c:	0800a8a7 	.word	0x0800a8a7
 800a750:	0800a6f5 	.word	0x0800a6f5
 800a754:	0800a7a9 	.word	0x0800a7a9
 800a758:	0800a6f5 	.word	0x0800a6f5
 800a75c:	0800a6f5 	.word	0x0800a6f5
 800a760:	0800a86f 	.word	0x0800a86f
 800a764:	682b      	ldr	r3, [r5, #0]
 800a766:	1d1a      	adds	r2, r3, #4
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	602a      	str	r2, [r5, #0]
 800a76c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a770:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a774:	2301      	movs	r3, #1
 800a776:	e0a3      	b.n	800a8c0 <_printf_i+0x1f4>
 800a778:	6820      	ldr	r0, [r4, #0]
 800a77a:	6829      	ldr	r1, [r5, #0]
 800a77c:	0606      	lsls	r6, r0, #24
 800a77e:	f101 0304 	add.w	r3, r1, #4
 800a782:	d50a      	bpl.n	800a79a <_printf_i+0xce>
 800a784:	680e      	ldr	r6, [r1, #0]
 800a786:	602b      	str	r3, [r5, #0]
 800a788:	2e00      	cmp	r6, #0
 800a78a:	da03      	bge.n	800a794 <_printf_i+0xc8>
 800a78c:	232d      	movs	r3, #45	; 0x2d
 800a78e:	4276      	negs	r6, r6
 800a790:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a794:	485e      	ldr	r0, [pc, #376]	; (800a910 <_printf_i+0x244>)
 800a796:	230a      	movs	r3, #10
 800a798:	e019      	b.n	800a7ce <_printf_i+0x102>
 800a79a:	680e      	ldr	r6, [r1, #0]
 800a79c:	602b      	str	r3, [r5, #0]
 800a79e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a7a2:	bf18      	it	ne
 800a7a4:	b236      	sxthne	r6, r6
 800a7a6:	e7ef      	b.n	800a788 <_printf_i+0xbc>
 800a7a8:	682b      	ldr	r3, [r5, #0]
 800a7aa:	6820      	ldr	r0, [r4, #0]
 800a7ac:	1d19      	adds	r1, r3, #4
 800a7ae:	6029      	str	r1, [r5, #0]
 800a7b0:	0601      	lsls	r1, r0, #24
 800a7b2:	d501      	bpl.n	800a7b8 <_printf_i+0xec>
 800a7b4:	681e      	ldr	r6, [r3, #0]
 800a7b6:	e002      	b.n	800a7be <_printf_i+0xf2>
 800a7b8:	0646      	lsls	r6, r0, #25
 800a7ba:	d5fb      	bpl.n	800a7b4 <_printf_i+0xe8>
 800a7bc:	881e      	ldrh	r6, [r3, #0]
 800a7be:	4854      	ldr	r0, [pc, #336]	; (800a910 <_printf_i+0x244>)
 800a7c0:	2f6f      	cmp	r7, #111	; 0x6f
 800a7c2:	bf0c      	ite	eq
 800a7c4:	2308      	moveq	r3, #8
 800a7c6:	230a      	movne	r3, #10
 800a7c8:	2100      	movs	r1, #0
 800a7ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a7ce:	6865      	ldr	r5, [r4, #4]
 800a7d0:	60a5      	str	r5, [r4, #8]
 800a7d2:	2d00      	cmp	r5, #0
 800a7d4:	bfa2      	ittt	ge
 800a7d6:	6821      	ldrge	r1, [r4, #0]
 800a7d8:	f021 0104 	bicge.w	r1, r1, #4
 800a7dc:	6021      	strge	r1, [r4, #0]
 800a7de:	b90e      	cbnz	r6, 800a7e4 <_printf_i+0x118>
 800a7e0:	2d00      	cmp	r5, #0
 800a7e2:	d04d      	beq.n	800a880 <_printf_i+0x1b4>
 800a7e4:	4615      	mov	r5, r2
 800a7e6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a7ea:	fb03 6711 	mls	r7, r3, r1, r6
 800a7ee:	5dc7      	ldrb	r7, [r0, r7]
 800a7f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a7f4:	4637      	mov	r7, r6
 800a7f6:	42bb      	cmp	r3, r7
 800a7f8:	460e      	mov	r6, r1
 800a7fa:	d9f4      	bls.n	800a7e6 <_printf_i+0x11a>
 800a7fc:	2b08      	cmp	r3, #8
 800a7fe:	d10b      	bne.n	800a818 <_printf_i+0x14c>
 800a800:	6823      	ldr	r3, [r4, #0]
 800a802:	07de      	lsls	r6, r3, #31
 800a804:	d508      	bpl.n	800a818 <_printf_i+0x14c>
 800a806:	6923      	ldr	r3, [r4, #16]
 800a808:	6861      	ldr	r1, [r4, #4]
 800a80a:	4299      	cmp	r1, r3
 800a80c:	bfde      	ittt	le
 800a80e:	2330      	movle	r3, #48	; 0x30
 800a810:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a814:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a818:	1b52      	subs	r2, r2, r5
 800a81a:	6122      	str	r2, [r4, #16]
 800a81c:	f8cd a000 	str.w	sl, [sp]
 800a820:	464b      	mov	r3, r9
 800a822:	aa03      	add	r2, sp, #12
 800a824:	4621      	mov	r1, r4
 800a826:	4640      	mov	r0, r8
 800a828:	f7ff fee2 	bl	800a5f0 <_printf_common>
 800a82c:	3001      	adds	r0, #1
 800a82e:	d14c      	bne.n	800a8ca <_printf_i+0x1fe>
 800a830:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a834:	b004      	add	sp, #16
 800a836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a83a:	4835      	ldr	r0, [pc, #212]	; (800a910 <_printf_i+0x244>)
 800a83c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a840:	6829      	ldr	r1, [r5, #0]
 800a842:	6823      	ldr	r3, [r4, #0]
 800a844:	f851 6b04 	ldr.w	r6, [r1], #4
 800a848:	6029      	str	r1, [r5, #0]
 800a84a:	061d      	lsls	r5, r3, #24
 800a84c:	d514      	bpl.n	800a878 <_printf_i+0x1ac>
 800a84e:	07df      	lsls	r7, r3, #31
 800a850:	bf44      	itt	mi
 800a852:	f043 0320 	orrmi.w	r3, r3, #32
 800a856:	6023      	strmi	r3, [r4, #0]
 800a858:	b91e      	cbnz	r6, 800a862 <_printf_i+0x196>
 800a85a:	6823      	ldr	r3, [r4, #0]
 800a85c:	f023 0320 	bic.w	r3, r3, #32
 800a860:	6023      	str	r3, [r4, #0]
 800a862:	2310      	movs	r3, #16
 800a864:	e7b0      	b.n	800a7c8 <_printf_i+0xfc>
 800a866:	6823      	ldr	r3, [r4, #0]
 800a868:	f043 0320 	orr.w	r3, r3, #32
 800a86c:	6023      	str	r3, [r4, #0]
 800a86e:	2378      	movs	r3, #120	; 0x78
 800a870:	4828      	ldr	r0, [pc, #160]	; (800a914 <_printf_i+0x248>)
 800a872:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a876:	e7e3      	b.n	800a840 <_printf_i+0x174>
 800a878:	0659      	lsls	r1, r3, #25
 800a87a:	bf48      	it	mi
 800a87c:	b2b6      	uxthmi	r6, r6
 800a87e:	e7e6      	b.n	800a84e <_printf_i+0x182>
 800a880:	4615      	mov	r5, r2
 800a882:	e7bb      	b.n	800a7fc <_printf_i+0x130>
 800a884:	682b      	ldr	r3, [r5, #0]
 800a886:	6826      	ldr	r6, [r4, #0]
 800a888:	6961      	ldr	r1, [r4, #20]
 800a88a:	1d18      	adds	r0, r3, #4
 800a88c:	6028      	str	r0, [r5, #0]
 800a88e:	0635      	lsls	r5, r6, #24
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	d501      	bpl.n	800a898 <_printf_i+0x1cc>
 800a894:	6019      	str	r1, [r3, #0]
 800a896:	e002      	b.n	800a89e <_printf_i+0x1d2>
 800a898:	0670      	lsls	r0, r6, #25
 800a89a:	d5fb      	bpl.n	800a894 <_printf_i+0x1c8>
 800a89c:	8019      	strh	r1, [r3, #0]
 800a89e:	2300      	movs	r3, #0
 800a8a0:	6123      	str	r3, [r4, #16]
 800a8a2:	4615      	mov	r5, r2
 800a8a4:	e7ba      	b.n	800a81c <_printf_i+0x150>
 800a8a6:	682b      	ldr	r3, [r5, #0]
 800a8a8:	1d1a      	adds	r2, r3, #4
 800a8aa:	602a      	str	r2, [r5, #0]
 800a8ac:	681d      	ldr	r5, [r3, #0]
 800a8ae:	6862      	ldr	r2, [r4, #4]
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	4628      	mov	r0, r5
 800a8b4:	f7f5 fc8c 	bl	80001d0 <memchr>
 800a8b8:	b108      	cbz	r0, 800a8be <_printf_i+0x1f2>
 800a8ba:	1b40      	subs	r0, r0, r5
 800a8bc:	6060      	str	r0, [r4, #4]
 800a8be:	6863      	ldr	r3, [r4, #4]
 800a8c0:	6123      	str	r3, [r4, #16]
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8c8:	e7a8      	b.n	800a81c <_printf_i+0x150>
 800a8ca:	6923      	ldr	r3, [r4, #16]
 800a8cc:	462a      	mov	r2, r5
 800a8ce:	4649      	mov	r1, r9
 800a8d0:	4640      	mov	r0, r8
 800a8d2:	47d0      	blx	sl
 800a8d4:	3001      	adds	r0, #1
 800a8d6:	d0ab      	beq.n	800a830 <_printf_i+0x164>
 800a8d8:	6823      	ldr	r3, [r4, #0]
 800a8da:	079b      	lsls	r3, r3, #30
 800a8dc:	d413      	bmi.n	800a906 <_printf_i+0x23a>
 800a8de:	68e0      	ldr	r0, [r4, #12]
 800a8e0:	9b03      	ldr	r3, [sp, #12]
 800a8e2:	4298      	cmp	r0, r3
 800a8e4:	bfb8      	it	lt
 800a8e6:	4618      	movlt	r0, r3
 800a8e8:	e7a4      	b.n	800a834 <_printf_i+0x168>
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	4632      	mov	r2, r6
 800a8ee:	4649      	mov	r1, r9
 800a8f0:	4640      	mov	r0, r8
 800a8f2:	47d0      	blx	sl
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	d09b      	beq.n	800a830 <_printf_i+0x164>
 800a8f8:	3501      	adds	r5, #1
 800a8fa:	68e3      	ldr	r3, [r4, #12]
 800a8fc:	9903      	ldr	r1, [sp, #12]
 800a8fe:	1a5b      	subs	r3, r3, r1
 800a900:	42ab      	cmp	r3, r5
 800a902:	dcf2      	bgt.n	800a8ea <_printf_i+0x21e>
 800a904:	e7eb      	b.n	800a8de <_printf_i+0x212>
 800a906:	2500      	movs	r5, #0
 800a908:	f104 0619 	add.w	r6, r4, #25
 800a90c:	e7f5      	b.n	800a8fa <_printf_i+0x22e>
 800a90e:	bf00      	nop
 800a910:	0800b2cb 	.word	0x0800b2cb
 800a914:	0800b2dc 	.word	0x0800b2dc

0800a918 <__swbuf_r>:
 800a918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a91a:	460e      	mov	r6, r1
 800a91c:	4614      	mov	r4, r2
 800a91e:	4605      	mov	r5, r0
 800a920:	b118      	cbz	r0, 800a92a <__swbuf_r+0x12>
 800a922:	6983      	ldr	r3, [r0, #24]
 800a924:	b90b      	cbnz	r3, 800a92a <__swbuf_r+0x12>
 800a926:	f000 f9d9 	bl	800acdc <__sinit>
 800a92a:	4b21      	ldr	r3, [pc, #132]	; (800a9b0 <__swbuf_r+0x98>)
 800a92c:	429c      	cmp	r4, r3
 800a92e:	d12b      	bne.n	800a988 <__swbuf_r+0x70>
 800a930:	686c      	ldr	r4, [r5, #4]
 800a932:	69a3      	ldr	r3, [r4, #24]
 800a934:	60a3      	str	r3, [r4, #8]
 800a936:	89a3      	ldrh	r3, [r4, #12]
 800a938:	071a      	lsls	r2, r3, #28
 800a93a:	d52f      	bpl.n	800a99c <__swbuf_r+0x84>
 800a93c:	6923      	ldr	r3, [r4, #16]
 800a93e:	b36b      	cbz	r3, 800a99c <__swbuf_r+0x84>
 800a940:	6923      	ldr	r3, [r4, #16]
 800a942:	6820      	ldr	r0, [r4, #0]
 800a944:	1ac0      	subs	r0, r0, r3
 800a946:	6963      	ldr	r3, [r4, #20]
 800a948:	b2f6      	uxtb	r6, r6
 800a94a:	4283      	cmp	r3, r0
 800a94c:	4637      	mov	r7, r6
 800a94e:	dc04      	bgt.n	800a95a <__swbuf_r+0x42>
 800a950:	4621      	mov	r1, r4
 800a952:	4628      	mov	r0, r5
 800a954:	f000 f92e 	bl	800abb4 <_fflush_r>
 800a958:	bb30      	cbnz	r0, 800a9a8 <__swbuf_r+0x90>
 800a95a:	68a3      	ldr	r3, [r4, #8]
 800a95c:	3b01      	subs	r3, #1
 800a95e:	60a3      	str	r3, [r4, #8]
 800a960:	6823      	ldr	r3, [r4, #0]
 800a962:	1c5a      	adds	r2, r3, #1
 800a964:	6022      	str	r2, [r4, #0]
 800a966:	701e      	strb	r6, [r3, #0]
 800a968:	6963      	ldr	r3, [r4, #20]
 800a96a:	3001      	adds	r0, #1
 800a96c:	4283      	cmp	r3, r0
 800a96e:	d004      	beq.n	800a97a <__swbuf_r+0x62>
 800a970:	89a3      	ldrh	r3, [r4, #12]
 800a972:	07db      	lsls	r3, r3, #31
 800a974:	d506      	bpl.n	800a984 <__swbuf_r+0x6c>
 800a976:	2e0a      	cmp	r6, #10
 800a978:	d104      	bne.n	800a984 <__swbuf_r+0x6c>
 800a97a:	4621      	mov	r1, r4
 800a97c:	4628      	mov	r0, r5
 800a97e:	f000 f919 	bl	800abb4 <_fflush_r>
 800a982:	b988      	cbnz	r0, 800a9a8 <__swbuf_r+0x90>
 800a984:	4638      	mov	r0, r7
 800a986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a988:	4b0a      	ldr	r3, [pc, #40]	; (800a9b4 <__swbuf_r+0x9c>)
 800a98a:	429c      	cmp	r4, r3
 800a98c:	d101      	bne.n	800a992 <__swbuf_r+0x7a>
 800a98e:	68ac      	ldr	r4, [r5, #8]
 800a990:	e7cf      	b.n	800a932 <__swbuf_r+0x1a>
 800a992:	4b09      	ldr	r3, [pc, #36]	; (800a9b8 <__swbuf_r+0xa0>)
 800a994:	429c      	cmp	r4, r3
 800a996:	bf08      	it	eq
 800a998:	68ec      	ldreq	r4, [r5, #12]
 800a99a:	e7ca      	b.n	800a932 <__swbuf_r+0x1a>
 800a99c:	4621      	mov	r1, r4
 800a99e:	4628      	mov	r0, r5
 800a9a0:	f000 f80c 	bl	800a9bc <__swsetup_r>
 800a9a4:	2800      	cmp	r0, #0
 800a9a6:	d0cb      	beq.n	800a940 <__swbuf_r+0x28>
 800a9a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a9ac:	e7ea      	b.n	800a984 <__swbuf_r+0x6c>
 800a9ae:	bf00      	nop
 800a9b0:	0800b310 	.word	0x0800b310
 800a9b4:	0800b330 	.word	0x0800b330
 800a9b8:	0800b2f0 	.word	0x0800b2f0

0800a9bc <__swsetup_r>:
 800a9bc:	4b32      	ldr	r3, [pc, #200]	; (800aa88 <__swsetup_r+0xcc>)
 800a9be:	b570      	push	{r4, r5, r6, lr}
 800a9c0:	681d      	ldr	r5, [r3, #0]
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	460c      	mov	r4, r1
 800a9c6:	b125      	cbz	r5, 800a9d2 <__swsetup_r+0x16>
 800a9c8:	69ab      	ldr	r3, [r5, #24]
 800a9ca:	b913      	cbnz	r3, 800a9d2 <__swsetup_r+0x16>
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	f000 f985 	bl	800acdc <__sinit>
 800a9d2:	4b2e      	ldr	r3, [pc, #184]	; (800aa8c <__swsetup_r+0xd0>)
 800a9d4:	429c      	cmp	r4, r3
 800a9d6:	d10f      	bne.n	800a9f8 <__swsetup_r+0x3c>
 800a9d8:	686c      	ldr	r4, [r5, #4]
 800a9da:	89a3      	ldrh	r3, [r4, #12]
 800a9dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9e0:	0719      	lsls	r1, r3, #28
 800a9e2:	d42c      	bmi.n	800aa3e <__swsetup_r+0x82>
 800a9e4:	06dd      	lsls	r5, r3, #27
 800a9e6:	d411      	bmi.n	800aa0c <__swsetup_r+0x50>
 800a9e8:	2309      	movs	r3, #9
 800a9ea:	6033      	str	r3, [r6, #0]
 800a9ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a9f0:	81a3      	strh	r3, [r4, #12]
 800a9f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a9f6:	e03e      	b.n	800aa76 <__swsetup_r+0xba>
 800a9f8:	4b25      	ldr	r3, [pc, #148]	; (800aa90 <__swsetup_r+0xd4>)
 800a9fa:	429c      	cmp	r4, r3
 800a9fc:	d101      	bne.n	800aa02 <__swsetup_r+0x46>
 800a9fe:	68ac      	ldr	r4, [r5, #8]
 800aa00:	e7eb      	b.n	800a9da <__swsetup_r+0x1e>
 800aa02:	4b24      	ldr	r3, [pc, #144]	; (800aa94 <__swsetup_r+0xd8>)
 800aa04:	429c      	cmp	r4, r3
 800aa06:	bf08      	it	eq
 800aa08:	68ec      	ldreq	r4, [r5, #12]
 800aa0a:	e7e6      	b.n	800a9da <__swsetup_r+0x1e>
 800aa0c:	0758      	lsls	r0, r3, #29
 800aa0e:	d512      	bpl.n	800aa36 <__swsetup_r+0x7a>
 800aa10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa12:	b141      	cbz	r1, 800aa26 <__swsetup_r+0x6a>
 800aa14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa18:	4299      	cmp	r1, r3
 800aa1a:	d002      	beq.n	800aa22 <__swsetup_r+0x66>
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	f7ff fac9 	bl	8009fb4 <_free_r>
 800aa22:	2300      	movs	r3, #0
 800aa24:	6363      	str	r3, [r4, #52]	; 0x34
 800aa26:	89a3      	ldrh	r3, [r4, #12]
 800aa28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aa2c:	81a3      	strh	r3, [r4, #12]
 800aa2e:	2300      	movs	r3, #0
 800aa30:	6063      	str	r3, [r4, #4]
 800aa32:	6923      	ldr	r3, [r4, #16]
 800aa34:	6023      	str	r3, [r4, #0]
 800aa36:	89a3      	ldrh	r3, [r4, #12]
 800aa38:	f043 0308 	orr.w	r3, r3, #8
 800aa3c:	81a3      	strh	r3, [r4, #12]
 800aa3e:	6923      	ldr	r3, [r4, #16]
 800aa40:	b94b      	cbnz	r3, 800aa56 <__swsetup_r+0x9a>
 800aa42:	89a3      	ldrh	r3, [r4, #12]
 800aa44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aa48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa4c:	d003      	beq.n	800aa56 <__swsetup_r+0x9a>
 800aa4e:	4621      	mov	r1, r4
 800aa50:	4630      	mov	r0, r6
 800aa52:	f000 fa09 	bl	800ae68 <__smakebuf_r>
 800aa56:	89a0      	ldrh	r0, [r4, #12]
 800aa58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aa5c:	f010 0301 	ands.w	r3, r0, #1
 800aa60:	d00a      	beq.n	800aa78 <__swsetup_r+0xbc>
 800aa62:	2300      	movs	r3, #0
 800aa64:	60a3      	str	r3, [r4, #8]
 800aa66:	6963      	ldr	r3, [r4, #20]
 800aa68:	425b      	negs	r3, r3
 800aa6a:	61a3      	str	r3, [r4, #24]
 800aa6c:	6923      	ldr	r3, [r4, #16]
 800aa6e:	b943      	cbnz	r3, 800aa82 <__swsetup_r+0xc6>
 800aa70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aa74:	d1ba      	bne.n	800a9ec <__swsetup_r+0x30>
 800aa76:	bd70      	pop	{r4, r5, r6, pc}
 800aa78:	0781      	lsls	r1, r0, #30
 800aa7a:	bf58      	it	pl
 800aa7c:	6963      	ldrpl	r3, [r4, #20]
 800aa7e:	60a3      	str	r3, [r4, #8]
 800aa80:	e7f4      	b.n	800aa6c <__swsetup_r+0xb0>
 800aa82:	2000      	movs	r0, #0
 800aa84:	e7f7      	b.n	800aa76 <__swsetup_r+0xba>
 800aa86:	bf00      	nop
 800aa88:	2000001c 	.word	0x2000001c
 800aa8c:	0800b310 	.word	0x0800b310
 800aa90:	0800b330 	.word	0x0800b330
 800aa94:	0800b2f0 	.word	0x0800b2f0

0800aa98 <abort>:
 800aa98:	b508      	push	{r3, lr}
 800aa9a:	2006      	movs	r0, #6
 800aa9c:	f000 fa4c 	bl	800af38 <raise>
 800aaa0:	2001      	movs	r0, #1
 800aaa2:	f7ff f955 	bl	8009d50 <_exit>
	...

0800aaa8 <__sflush_r>:
 800aaa8:	898a      	ldrh	r2, [r1, #12]
 800aaaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaae:	4605      	mov	r5, r0
 800aab0:	0710      	lsls	r0, r2, #28
 800aab2:	460c      	mov	r4, r1
 800aab4:	d458      	bmi.n	800ab68 <__sflush_r+0xc0>
 800aab6:	684b      	ldr	r3, [r1, #4]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	dc05      	bgt.n	800aac8 <__sflush_r+0x20>
 800aabc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	dc02      	bgt.n	800aac8 <__sflush_r+0x20>
 800aac2:	2000      	movs	r0, #0
 800aac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aac8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aaca:	2e00      	cmp	r6, #0
 800aacc:	d0f9      	beq.n	800aac2 <__sflush_r+0x1a>
 800aace:	2300      	movs	r3, #0
 800aad0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aad4:	682f      	ldr	r7, [r5, #0]
 800aad6:	602b      	str	r3, [r5, #0]
 800aad8:	d032      	beq.n	800ab40 <__sflush_r+0x98>
 800aada:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aadc:	89a3      	ldrh	r3, [r4, #12]
 800aade:	075a      	lsls	r2, r3, #29
 800aae0:	d505      	bpl.n	800aaee <__sflush_r+0x46>
 800aae2:	6863      	ldr	r3, [r4, #4]
 800aae4:	1ac0      	subs	r0, r0, r3
 800aae6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aae8:	b10b      	cbz	r3, 800aaee <__sflush_r+0x46>
 800aaea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aaec:	1ac0      	subs	r0, r0, r3
 800aaee:	2300      	movs	r3, #0
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aaf4:	6a21      	ldr	r1, [r4, #32]
 800aaf6:	4628      	mov	r0, r5
 800aaf8:	47b0      	blx	r6
 800aafa:	1c43      	adds	r3, r0, #1
 800aafc:	89a3      	ldrh	r3, [r4, #12]
 800aafe:	d106      	bne.n	800ab0e <__sflush_r+0x66>
 800ab00:	6829      	ldr	r1, [r5, #0]
 800ab02:	291d      	cmp	r1, #29
 800ab04:	d82c      	bhi.n	800ab60 <__sflush_r+0xb8>
 800ab06:	4a2a      	ldr	r2, [pc, #168]	; (800abb0 <__sflush_r+0x108>)
 800ab08:	40ca      	lsrs	r2, r1
 800ab0a:	07d6      	lsls	r6, r2, #31
 800ab0c:	d528      	bpl.n	800ab60 <__sflush_r+0xb8>
 800ab0e:	2200      	movs	r2, #0
 800ab10:	6062      	str	r2, [r4, #4]
 800ab12:	04d9      	lsls	r1, r3, #19
 800ab14:	6922      	ldr	r2, [r4, #16]
 800ab16:	6022      	str	r2, [r4, #0]
 800ab18:	d504      	bpl.n	800ab24 <__sflush_r+0x7c>
 800ab1a:	1c42      	adds	r2, r0, #1
 800ab1c:	d101      	bne.n	800ab22 <__sflush_r+0x7a>
 800ab1e:	682b      	ldr	r3, [r5, #0]
 800ab20:	b903      	cbnz	r3, 800ab24 <__sflush_r+0x7c>
 800ab22:	6560      	str	r0, [r4, #84]	; 0x54
 800ab24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab26:	602f      	str	r7, [r5, #0]
 800ab28:	2900      	cmp	r1, #0
 800ab2a:	d0ca      	beq.n	800aac2 <__sflush_r+0x1a>
 800ab2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab30:	4299      	cmp	r1, r3
 800ab32:	d002      	beq.n	800ab3a <__sflush_r+0x92>
 800ab34:	4628      	mov	r0, r5
 800ab36:	f7ff fa3d 	bl	8009fb4 <_free_r>
 800ab3a:	2000      	movs	r0, #0
 800ab3c:	6360      	str	r0, [r4, #52]	; 0x34
 800ab3e:	e7c1      	b.n	800aac4 <__sflush_r+0x1c>
 800ab40:	6a21      	ldr	r1, [r4, #32]
 800ab42:	2301      	movs	r3, #1
 800ab44:	4628      	mov	r0, r5
 800ab46:	47b0      	blx	r6
 800ab48:	1c41      	adds	r1, r0, #1
 800ab4a:	d1c7      	bne.n	800aadc <__sflush_r+0x34>
 800ab4c:	682b      	ldr	r3, [r5, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d0c4      	beq.n	800aadc <__sflush_r+0x34>
 800ab52:	2b1d      	cmp	r3, #29
 800ab54:	d001      	beq.n	800ab5a <__sflush_r+0xb2>
 800ab56:	2b16      	cmp	r3, #22
 800ab58:	d101      	bne.n	800ab5e <__sflush_r+0xb6>
 800ab5a:	602f      	str	r7, [r5, #0]
 800ab5c:	e7b1      	b.n	800aac2 <__sflush_r+0x1a>
 800ab5e:	89a3      	ldrh	r3, [r4, #12]
 800ab60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab64:	81a3      	strh	r3, [r4, #12]
 800ab66:	e7ad      	b.n	800aac4 <__sflush_r+0x1c>
 800ab68:	690f      	ldr	r7, [r1, #16]
 800ab6a:	2f00      	cmp	r7, #0
 800ab6c:	d0a9      	beq.n	800aac2 <__sflush_r+0x1a>
 800ab6e:	0793      	lsls	r3, r2, #30
 800ab70:	680e      	ldr	r6, [r1, #0]
 800ab72:	bf08      	it	eq
 800ab74:	694b      	ldreq	r3, [r1, #20]
 800ab76:	600f      	str	r7, [r1, #0]
 800ab78:	bf18      	it	ne
 800ab7a:	2300      	movne	r3, #0
 800ab7c:	eba6 0807 	sub.w	r8, r6, r7
 800ab80:	608b      	str	r3, [r1, #8]
 800ab82:	f1b8 0f00 	cmp.w	r8, #0
 800ab86:	dd9c      	ble.n	800aac2 <__sflush_r+0x1a>
 800ab88:	6a21      	ldr	r1, [r4, #32]
 800ab8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ab8c:	4643      	mov	r3, r8
 800ab8e:	463a      	mov	r2, r7
 800ab90:	4628      	mov	r0, r5
 800ab92:	47b0      	blx	r6
 800ab94:	2800      	cmp	r0, #0
 800ab96:	dc06      	bgt.n	800aba6 <__sflush_r+0xfe>
 800ab98:	89a3      	ldrh	r3, [r4, #12]
 800ab9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab9e:	81a3      	strh	r3, [r4, #12]
 800aba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aba4:	e78e      	b.n	800aac4 <__sflush_r+0x1c>
 800aba6:	4407      	add	r7, r0
 800aba8:	eba8 0800 	sub.w	r8, r8, r0
 800abac:	e7e9      	b.n	800ab82 <__sflush_r+0xda>
 800abae:	bf00      	nop
 800abb0:	20400001 	.word	0x20400001

0800abb4 <_fflush_r>:
 800abb4:	b538      	push	{r3, r4, r5, lr}
 800abb6:	690b      	ldr	r3, [r1, #16]
 800abb8:	4605      	mov	r5, r0
 800abba:	460c      	mov	r4, r1
 800abbc:	b913      	cbnz	r3, 800abc4 <_fflush_r+0x10>
 800abbe:	2500      	movs	r5, #0
 800abc0:	4628      	mov	r0, r5
 800abc2:	bd38      	pop	{r3, r4, r5, pc}
 800abc4:	b118      	cbz	r0, 800abce <_fflush_r+0x1a>
 800abc6:	6983      	ldr	r3, [r0, #24]
 800abc8:	b90b      	cbnz	r3, 800abce <_fflush_r+0x1a>
 800abca:	f000 f887 	bl	800acdc <__sinit>
 800abce:	4b14      	ldr	r3, [pc, #80]	; (800ac20 <_fflush_r+0x6c>)
 800abd0:	429c      	cmp	r4, r3
 800abd2:	d11b      	bne.n	800ac0c <_fflush_r+0x58>
 800abd4:	686c      	ldr	r4, [r5, #4]
 800abd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d0ef      	beq.n	800abbe <_fflush_r+0xa>
 800abde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800abe0:	07d0      	lsls	r0, r2, #31
 800abe2:	d404      	bmi.n	800abee <_fflush_r+0x3a>
 800abe4:	0599      	lsls	r1, r3, #22
 800abe6:	d402      	bmi.n	800abee <_fflush_r+0x3a>
 800abe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abea:	f000 f915 	bl	800ae18 <__retarget_lock_acquire_recursive>
 800abee:	4628      	mov	r0, r5
 800abf0:	4621      	mov	r1, r4
 800abf2:	f7ff ff59 	bl	800aaa8 <__sflush_r>
 800abf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800abf8:	07da      	lsls	r2, r3, #31
 800abfa:	4605      	mov	r5, r0
 800abfc:	d4e0      	bmi.n	800abc0 <_fflush_r+0xc>
 800abfe:	89a3      	ldrh	r3, [r4, #12]
 800ac00:	059b      	lsls	r3, r3, #22
 800ac02:	d4dd      	bmi.n	800abc0 <_fflush_r+0xc>
 800ac04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac06:	f000 f908 	bl	800ae1a <__retarget_lock_release_recursive>
 800ac0a:	e7d9      	b.n	800abc0 <_fflush_r+0xc>
 800ac0c:	4b05      	ldr	r3, [pc, #20]	; (800ac24 <_fflush_r+0x70>)
 800ac0e:	429c      	cmp	r4, r3
 800ac10:	d101      	bne.n	800ac16 <_fflush_r+0x62>
 800ac12:	68ac      	ldr	r4, [r5, #8]
 800ac14:	e7df      	b.n	800abd6 <_fflush_r+0x22>
 800ac16:	4b04      	ldr	r3, [pc, #16]	; (800ac28 <_fflush_r+0x74>)
 800ac18:	429c      	cmp	r4, r3
 800ac1a:	bf08      	it	eq
 800ac1c:	68ec      	ldreq	r4, [r5, #12]
 800ac1e:	e7da      	b.n	800abd6 <_fflush_r+0x22>
 800ac20:	0800b310 	.word	0x0800b310
 800ac24:	0800b330 	.word	0x0800b330
 800ac28:	0800b2f0 	.word	0x0800b2f0

0800ac2c <std>:
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	b510      	push	{r4, lr}
 800ac30:	4604      	mov	r4, r0
 800ac32:	e9c0 3300 	strd	r3, r3, [r0]
 800ac36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac3a:	6083      	str	r3, [r0, #8]
 800ac3c:	8181      	strh	r1, [r0, #12]
 800ac3e:	6643      	str	r3, [r0, #100]	; 0x64
 800ac40:	81c2      	strh	r2, [r0, #14]
 800ac42:	6183      	str	r3, [r0, #24]
 800ac44:	4619      	mov	r1, r3
 800ac46:	2208      	movs	r2, #8
 800ac48:	305c      	adds	r0, #92	; 0x5c
 800ac4a:	f7ff f9ab 	bl	8009fa4 <memset>
 800ac4e:	4b05      	ldr	r3, [pc, #20]	; (800ac64 <std+0x38>)
 800ac50:	6263      	str	r3, [r4, #36]	; 0x24
 800ac52:	4b05      	ldr	r3, [pc, #20]	; (800ac68 <std+0x3c>)
 800ac54:	62a3      	str	r3, [r4, #40]	; 0x28
 800ac56:	4b05      	ldr	r3, [pc, #20]	; (800ac6c <std+0x40>)
 800ac58:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ac5a:	4b05      	ldr	r3, [pc, #20]	; (800ac70 <std+0x44>)
 800ac5c:	6224      	str	r4, [r4, #32]
 800ac5e:	6323      	str	r3, [r4, #48]	; 0x30
 800ac60:	bd10      	pop	{r4, pc}
 800ac62:	bf00      	nop
 800ac64:	0800af71 	.word	0x0800af71
 800ac68:	0800af93 	.word	0x0800af93
 800ac6c:	0800afcb 	.word	0x0800afcb
 800ac70:	0800afef 	.word	0x0800afef

0800ac74 <_cleanup_r>:
 800ac74:	4901      	ldr	r1, [pc, #4]	; (800ac7c <_cleanup_r+0x8>)
 800ac76:	f000 b8af 	b.w	800add8 <_fwalk_reent>
 800ac7a:	bf00      	nop
 800ac7c:	0800abb5 	.word	0x0800abb5

0800ac80 <__sfmoreglue>:
 800ac80:	b570      	push	{r4, r5, r6, lr}
 800ac82:	2268      	movs	r2, #104	; 0x68
 800ac84:	1e4d      	subs	r5, r1, #1
 800ac86:	4355      	muls	r5, r2
 800ac88:	460e      	mov	r6, r1
 800ac8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ac8e:	f7ff f9fd 	bl	800a08c <_malloc_r>
 800ac92:	4604      	mov	r4, r0
 800ac94:	b140      	cbz	r0, 800aca8 <__sfmoreglue+0x28>
 800ac96:	2100      	movs	r1, #0
 800ac98:	e9c0 1600 	strd	r1, r6, [r0]
 800ac9c:	300c      	adds	r0, #12
 800ac9e:	60a0      	str	r0, [r4, #8]
 800aca0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aca4:	f7ff f97e 	bl	8009fa4 <memset>
 800aca8:	4620      	mov	r0, r4
 800acaa:	bd70      	pop	{r4, r5, r6, pc}

0800acac <__sfp_lock_acquire>:
 800acac:	4801      	ldr	r0, [pc, #4]	; (800acb4 <__sfp_lock_acquire+0x8>)
 800acae:	f000 b8b3 	b.w	800ae18 <__retarget_lock_acquire_recursive>
 800acb2:	bf00      	nop
 800acb4:	20003cfd 	.word	0x20003cfd

0800acb8 <__sfp_lock_release>:
 800acb8:	4801      	ldr	r0, [pc, #4]	; (800acc0 <__sfp_lock_release+0x8>)
 800acba:	f000 b8ae 	b.w	800ae1a <__retarget_lock_release_recursive>
 800acbe:	bf00      	nop
 800acc0:	20003cfd 	.word	0x20003cfd

0800acc4 <__sinit_lock_acquire>:
 800acc4:	4801      	ldr	r0, [pc, #4]	; (800accc <__sinit_lock_acquire+0x8>)
 800acc6:	f000 b8a7 	b.w	800ae18 <__retarget_lock_acquire_recursive>
 800acca:	bf00      	nop
 800accc:	20003cfe 	.word	0x20003cfe

0800acd0 <__sinit_lock_release>:
 800acd0:	4801      	ldr	r0, [pc, #4]	; (800acd8 <__sinit_lock_release+0x8>)
 800acd2:	f000 b8a2 	b.w	800ae1a <__retarget_lock_release_recursive>
 800acd6:	bf00      	nop
 800acd8:	20003cfe 	.word	0x20003cfe

0800acdc <__sinit>:
 800acdc:	b510      	push	{r4, lr}
 800acde:	4604      	mov	r4, r0
 800ace0:	f7ff fff0 	bl	800acc4 <__sinit_lock_acquire>
 800ace4:	69a3      	ldr	r3, [r4, #24]
 800ace6:	b11b      	cbz	r3, 800acf0 <__sinit+0x14>
 800ace8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acec:	f7ff bff0 	b.w	800acd0 <__sinit_lock_release>
 800acf0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800acf4:	6523      	str	r3, [r4, #80]	; 0x50
 800acf6:	4b13      	ldr	r3, [pc, #76]	; (800ad44 <__sinit+0x68>)
 800acf8:	4a13      	ldr	r2, [pc, #76]	; (800ad48 <__sinit+0x6c>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	62a2      	str	r2, [r4, #40]	; 0x28
 800acfe:	42a3      	cmp	r3, r4
 800ad00:	bf04      	itt	eq
 800ad02:	2301      	moveq	r3, #1
 800ad04:	61a3      	streq	r3, [r4, #24]
 800ad06:	4620      	mov	r0, r4
 800ad08:	f000 f820 	bl	800ad4c <__sfp>
 800ad0c:	6060      	str	r0, [r4, #4]
 800ad0e:	4620      	mov	r0, r4
 800ad10:	f000 f81c 	bl	800ad4c <__sfp>
 800ad14:	60a0      	str	r0, [r4, #8]
 800ad16:	4620      	mov	r0, r4
 800ad18:	f000 f818 	bl	800ad4c <__sfp>
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	60e0      	str	r0, [r4, #12]
 800ad20:	2104      	movs	r1, #4
 800ad22:	6860      	ldr	r0, [r4, #4]
 800ad24:	f7ff ff82 	bl	800ac2c <std>
 800ad28:	68a0      	ldr	r0, [r4, #8]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	2109      	movs	r1, #9
 800ad2e:	f7ff ff7d 	bl	800ac2c <std>
 800ad32:	68e0      	ldr	r0, [r4, #12]
 800ad34:	2202      	movs	r2, #2
 800ad36:	2112      	movs	r1, #18
 800ad38:	f7ff ff78 	bl	800ac2c <std>
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	61a3      	str	r3, [r4, #24]
 800ad40:	e7d2      	b.n	800ace8 <__sinit+0xc>
 800ad42:	bf00      	nop
 800ad44:	0800b208 	.word	0x0800b208
 800ad48:	0800ac75 	.word	0x0800ac75

0800ad4c <__sfp>:
 800ad4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4e:	4607      	mov	r7, r0
 800ad50:	f7ff ffac 	bl	800acac <__sfp_lock_acquire>
 800ad54:	4b1e      	ldr	r3, [pc, #120]	; (800add0 <__sfp+0x84>)
 800ad56:	681e      	ldr	r6, [r3, #0]
 800ad58:	69b3      	ldr	r3, [r6, #24]
 800ad5a:	b913      	cbnz	r3, 800ad62 <__sfp+0x16>
 800ad5c:	4630      	mov	r0, r6
 800ad5e:	f7ff ffbd 	bl	800acdc <__sinit>
 800ad62:	3648      	adds	r6, #72	; 0x48
 800ad64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ad68:	3b01      	subs	r3, #1
 800ad6a:	d503      	bpl.n	800ad74 <__sfp+0x28>
 800ad6c:	6833      	ldr	r3, [r6, #0]
 800ad6e:	b30b      	cbz	r3, 800adb4 <__sfp+0x68>
 800ad70:	6836      	ldr	r6, [r6, #0]
 800ad72:	e7f7      	b.n	800ad64 <__sfp+0x18>
 800ad74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ad78:	b9d5      	cbnz	r5, 800adb0 <__sfp+0x64>
 800ad7a:	4b16      	ldr	r3, [pc, #88]	; (800add4 <__sfp+0x88>)
 800ad7c:	60e3      	str	r3, [r4, #12]
 800ad7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ad82:	6665      	str	r5, [r4, #100]	; 0x64
 800ad84:	f000 f847 	bl	800ae16 <__retarget_lock_init_recursive>
 800ad88:	f7ff ff96 	bl	800acb8 <__sfp_lock_release>
 800ad8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ad90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ad94:	6025      	str	r5, [r4, #0]
 800ad96:	61a5      	str	r5, [r4, #24]
 800ad98:	2208      	movs	r2, #8
 800ad9a:	4629      	mov	r1, r5
 800ad9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ada0:	f7ff f900 	bl	8009fa4 <memset>
 800ada4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ada8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800adac:	4620      	mov	r0, r4
 800adae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adb0:	3468      	adds	r4, #104	; 0x68
 800adb2:	e7d9      	b.n	800ad68 <__sfp+0x1c>
 800adb4:	2104      	movs	r1, #4
 800adb6:	4638      	mov	r0, r7
 800adb8:	f7ff ff62 	bl	800ac80 <__sfmoreglue>
 800adbc:	4604      	mov	r4, r0
 800adbe:	6030      	str	r0, [r6, #0]
 800adc0:	2800      	cmp	r0, #0
 800adc2:	d1d5      	bne.n	800ad70 <__sfp+0x24>
 800adc4:	f7ff ff78 	bl	800acb8 <__sfp_lock_release>
 800adc8:	230c      	movs	r3, #12
 800adca:	603b      	str	r3, [r7, #0]
 800adcc:	e7ee      	b.n	800adac <__sfp+0x60>
 800adce:	bf00      	nop
 800add0:	0800b208 	.word	0x0800b208
 800add4:	ffff0001 	.word	0xffff0001

0800add8 <_fwalk_reent>:
 800add8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800addc:	4606      	mov	r6, r0
 800adde:	4688      	mov	r8, r1
 800ade0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ade4:	2700      	movs	r7, #0
 800ade6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800adea:	f1b9 0901 	subs.w	r9, r9, #1
 800adee:	d505      	bpl.n	800adfc <_fwalk_reent+0x24>
 800adf0:	6824      	ldr	r4, [r4, #0]
 800adf2:	2c00      	cmp	r4, #0
 800adf4:	d1f7      	bne.n	800ade6 <_fwalk_reent+0xe>
 800adf6:	4638      	mov	r0, r7
 800adf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adfc:	89ab      	ldrh	r3, [r5, #12]
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d907      	bls.n	800ae12 <_fwalk_reent+0x3a>
 800ae02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae06:	3301      	adds	r3, #1
 800ae08:	d003      	beq.n	800ae12 <_fwalk_reent+0x3a>
 800ae0a:	4629      	mov	r1, r5
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	47c0      	blx	r8
 800ae10:	4307      	orrs	r7, r0
 800ae12:	3568      	adds	r5, #104	; 0x68
 800ae14:	e7e9      	b.n	800adea <_fwalk_reent+0x12>

0800ae16 <__retarget_lock_init_recursive>:
 800ae16:	4770      	bx	lr

0800ae18 <__retarget_lock_acquire_recursive>:
 800ae18:	4770      	bx	lr

0800ae1a <__retarget_lock_release_recursive>:
 800ae1a:	4770      	bx	lr

0800ae1c <__swhatbuf_r>:
 800ae1c:	b570      	push	{r4, r5, r6, lr}
 800ae1e:	460e      	mov	r6, r1
 800ae20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae24:	2900      	cmp	r1, #0
 800ae26:	b096      	sub	sp, #88	; 0x58
 800ae28:	4614      	mov	r4, r2
 800ae2a:	461d      	mov	r5, r3
 800ae2c:	da08      	bge.n	800ae40 <__swhatbuf_r+0x24>
 800ae2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ae32:	2200      	movs	r2, #0
 800ae34:	602a      	str	r2, [r5, #0]
 800ae36:	061a      	lsls	r2, r3, #24
 800ae38:	d410      	bmi.n	800ae5c <__swhatbuf_r+0x40>
 800ae3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae3e:	e00e      	b.n	800ae5e <__swhatbuf_r+0x42>
 800ae40:	466a      	mov	r2, sp
 800ae42:	f000 f8fb 	bl	800b03c <_fstat_r>
 800ae46:	2800      	cmp	r0, #0
 800ae48:	dbf1      	blt.n	800ae2e <__swhatbuf_r+0x12>
 800ae4a:	9a01      	ldr	r2, [sp, #4]
 800ae4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ae50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ae54:	425a      	negs	r2, r3
 800ae56:	415a      	adcs	r2, r3
 800ae58:	602a      	str	r2, [r5, #0]
 800ae5a:	e7ee      	b.n	800ae3a <__swhatbuf_r+0x1e>
 800ae5c:	2340      	movs	r3, #64	; 0x40
 800ae5e:	2000      	movs	r0, #0
 800ae60:	6023      	str	r3, [r4, #0]
 800ae62:	b016      	add	sp, #88	; 0x58
 800ae64:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ae68 <__smakebuf_r>:
 800ae68:	898b      	ldrh	r3, [r1, #12]
 800ae6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ae6c:	079d      	lsls	r5, r3, #30
 800ae6e:	4606      	mov	r6, r0
 800ae70:	460c      	mov	r4, r1
 800ae72:	d507      	bpl.n	800ae84 <__smakebuf_r+0x1c>
 800ae74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ae78:	6023      	str	r3, [r4, #0]
 800ae7a:	6123      	str	r3, [r4, #16]
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	6163      	str	r3, [r4, #20]
 800ae80:	b002      	add	sp, #8
 800ae82:	bd70      	pop	{r4, r5, r6, pc}
 800ae84:	ab01      	add	r3, sp, #4
 800ae86:	466a      	mov	r2, sp
 800ae88:	f7ff ffc8 	bl	800ae1c <__swhatbuf_r>
 800ae8c:	9900      	ldr	r1, [sp, #0]
 800ae8e:	4605      	mov	r5, r0
 800ae90:	4630      	mov	r0, r6
 800ae92:	f7ff f8fb 	bl	800a08c <_malloc_r>
 800ae96:	b948      	cbnz	r0, 800aeac <__smakebuf_r+0x44>
 800ae98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae9c:	059a      	lsls	r2, r3, #22
 800ae9e:	d4ef      	bmi.n	800ae80 <__smakebuf_r+0x18>
 800aea0:	f023 0303 	bic.w	r3, r3, #3
 800aea4:	f043 0302 	orr.w	r3, r3, #2
 800aea8:	81a3      	strh	r3, [r4, #12]
 800aeaa:	e7e3      	b.n	800ae74 <__smakebuf_r+0xc>
 800aeac:	4b0d      	ldr	r3, [pc, #52]	; (800aee4 <__smakebuf_r+0x7c>)
 800aeae:	62b3      	str	r3, [r6, #40]	; 0x28
 800aeb0:	89a3      	ldrh	r3, [r4, #12]
 800aeb2:	6020      	str	r0, [r4, #0]
 800aeb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aeb8:	81a3      	strh	r3, [r4, #12]
 800aeba:	9b00      	ldr	r3, [sp, #0]
 800aebc:	6163      	str	r3, [r4, #20]
 800aebe:	9b01      	ldr	r3, [sp, #4]
 800aec0:	6120      	str	r0, [r4, #16]
 800aec2:	b15b      	cbz	r3, 800aedc <__smakebuf_r+0x74>
 800aec4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aec8:	4630      	mov	r0, r6
 800aeca:	f000 f8c9 	bl	800b060 <_isatty_r>
 800aece:	b128      	cbz	r0, 800aedc <__smakebuf_r+0x74>
 800aed0:	89a3      	ldrh	r3, [r4, #12]
 800aed2:	f023 0303 	bic.w	r3, r3, #3
 800aed6:	f043 0301 	orr.w	r3, r3, #1
 800aeda:	81a3      	strh	r3, [r4, #12]
 800aedc:	89a0      	ldrh	r0, [r4, #12]
 800aede:	4305      	orrs	r5, r0
 800aee0:	81a5      	strh	r5, [r4, #12]
 800aee2:	e7cd      	b.n	800ae80 <__smakebuf_r+0x18>
 800aee4:	0800ac75 	.word	0x0800ac75

0800aee8 <_raise_r>:
 800aee8:	291f      	cmp	r1, #31
 800aeea:	b538      	push	{r3, r4, r5, lr}
 800aeec:	4604      	mov	r4, r0
 800aeee:	460d      	mov	r5, r1
 800aef0:	d904      	bls.n	800aefc <_raise_r+0x14>
 800aef2:	2316      	movs	r3, #22
 800aef4:	6003      	str	r3, [r0, #0]
 800aef6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aefa:	bd38      	pop	{r3, r4, r5, pc}
 800aefc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aefe:	b112      	cbz	r2, 800af06 <_raise_r+0x1e>
 800af00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af04:	b94b      	cbnz	r3, 800af1a <_raise_r+0x32>
 800af06:	4620      	mov	r0, r4
 800af08:	f000 f830 	bl	800af6c <_getpid_r>
 800af0c:	462a      	mov	r2, r5
 800af0e:	4601      	mov	r1, r0
 800af10:	4620      	mov	r0, r4
 800af12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af16:	f000 b817 	b.w	800af48 <_kill_r>
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d00a      	beq.n	800af34 <_raise_r+0x4c>
 800af1e:	1c59      	adds	r1, r3, #1
 800af20:	d103      	bne.n	800af2a <_raise_r+0x42>
 800af22:	2316      	movs	r3, #22
 800af24:	6003      	str	r3, [r0, #0]
 800af26:	2001      	movs	r0, #1
 800af28:	e7e7      	b.n	800aefa <_raise_r+0x12>
 800af2a:	2400      	movs	r4, #0
 800af2c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af30:	4628      	mov	r0, r5
 800af32:	4798      	blx	r3
 800af34:	2000      	movs	r0, #0
 800af36:	e7e0      	b.n	800aefa <_raise_r+0x12>

0800af38 <raise>:
 800af38:	4b02      	ldr	r3, [pc, #8]	; (800af44 <raise+0xc>)
 800af3a:	4601      	mov	r1, r0
 800af3c:	6818      	ldr	r0, [r3, #0]
 800af3e:	f7ff bfd3 	b.w	800aee8 <_raise_r>
 800af42:	bf00      	nop
 800af44:	2000001c 	.word	0x2000001c

0800af48 <_kill_r>:
 800af48:	b538      	push	{r3, r4, r5, lr}
 800af4a:	4d07      	ldr	r5, [pc, #28]	; (800af68 <_kill_r+0x20>)
 800af4c:	2300      	movs	r3, #0
 800af4e:	4604      	mov	r4, r0
 800af50:	4608      	mov	r0, r1
 800af52:	4611      	mov	r1, r2
 800af54:	602b      	str	r3, [r5, #0]
 800af56:	f7fe feeb 	bl	8009d30 <_kill>
 800af5a:	1c43      	adds	r3, r0, #1
 800af5c:	d102      	bne.n	800af64 <_kill_r+0x1c>
 800af5e:	682b      	ldr	r3, [r5, #0]
 800af60:	b103      	cbz	r3, 800af64 <_kill_r+0x1c>
 800af62:	6023      	str	r3, [r4, #0]
 800af64:	bd38      	pop	{r3, r4, r5, pc}
 800af66:	bf00      	nop
 800af68:	20003cf8 	.word	0x20003cf8

0800af6c <_getpid_r>:
 800af6c:	f7fe bed8 	b.w	8009d20 <_getpid>

0800af70 <__sread>:
 800af70:	b510      	push	{r4, lr}
 800af72:	460c      	mov	r4, r1
 800af74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af78:	f000 f894 	bl	800b0a4 <_read_r>
 800af7c:	2800      	cmp	r0, #0
 800af7e:	bfab      	itete	ge
 800af80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af82:	89a3      	ldrhlt	r3, [r4, #12]
 800af84:	181b      	addge	r3, r3, r0
 800af86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af8a:	bfac      	ite	ge
 800af8c:	6563      	strge	r3, [r4, #84]	; 0x54
 800af8e:	81a3      	strhlt	r3, [r4, #12]
 800af90:	bd10      	pop	{r4, pc}

0800af92 <__swrite>:
 800af92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af96:	461f      	mov	r7, r3
 800af98:	898b      	ldrh	r3, [r1, #12]
 800af9a:	05db      	lsls	r3, r3, #23
 800af9c:	4605      	mov	r5, r0
 800af9e:	460c      	mov	r4, r1
 800afa0:	4616      	mov	r6, r2
 800afa2:	d505      	bpl.n	800afb0 <__swrite+0x1e>
 800afa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afa8:	2302      	movs	r3, #2
 800afaa:	2200      	movs	r2, #0
 800afac:	f000 f868 	bl	800b080 <_lseek_r>
 800afb0:	89a3      	ldrh	r3, [r4, #12]
 800afb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800afba:	81a3      	strh	r3, [r4, #12]
 800afbc:	4632      	mov	r2, r6
 800afbe:	463b      	mov	r3, r7
 800afc0:	4628      	mov	r0, r5
 800afc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afc6:	f000 b817 	b.w	800aff8 <_write_r>

0800afca <__sseek>:
 800afca:	b510      	push	{r4, lr}
 800afcc:	460c      	mov	r4, r1
 800afce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afd2:	f000 f855 	bl	800b080 <_lseek_r>
 800afd6:	1c43      	adds	r3, r0, #1
 800afd8:	89a3      	ldrh	r3, [r4, #12]
 800afda:	bf15      	itete	ne
 800afdc:	6560      	strne	r0, [r4, #84]	; 0x54
 800afde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800afe2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800afe6:	81a3      	strheq	r3, [r4, #12]
 800afe8:	bf18      	it	ne
 800afea:	81a3      	strhne	r3, [r4, #12]
 800afec:	bd10      	pop	{r4, pc}

0800afee <__sclose>:
 800afee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aff2:	f000 b813 	b.w	800b01c <_close_r>
	...

0800aff8 <_write_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4d07      	ldr	r5, [pc, #28]	; (800b018 <_write_r+0x20>)
 800affc:	4604      	mov	r4, r0
 800affe:	4608      	mov	r0, r1
 800b000:	4611      	mov	r1, r2
 800b002:	2200      	movs	r2, #0
 800b004:	602a      	str	r2, [r5, #0]
 800b006:	461a      	mov	r2, r3
 800b008:	f7fe fec9 	bl	8009d9e <_write>
 800b00c:	1c43      	adds	r3, r0, #1
 800b00e:	d102      	bne.n	800b016 <_write_r+0x1e>
 800b010:	682b      	ldr	r3, [r5, #0]
 800b012:	b103      	cbz	r3, 800b016 <_write_r+0x1e>
 800b014:	6023      	str	r3, [r4, #0]
 800b016:	bd38      	pop	{r3, r4, r5, pc}
 800b018:	20003cf8 	.word	0x20003cf8

0800b01c <_close_r>:
 800b01c:	b538      	push	{r3, r4, r5, lr}
 800b01e:	4d06      	ldr	r5, [pc, #24]	; (800b038 <_close_r+0x1c>)
 800b020:	2300      	movs	r3, #0
 800b022:	4604      	mov	r4, r0
 800b024:	4608      	mov	r0, r1
 800b026:	602b      	str	r3, [r5, #0]
 800b028:	f7fe fed5 	bl	8009dd6 <_close>
 800b02c:	1c43      	adds	r3, r0, #1
 800b02e:	d102      	bne.n	800b036 <_close_r+0x1a>
 800b030:	682b      	ldr	r3, [r5, #0]
 800b032:	b103      	cbz	r3, 800b036 <_close_r+0x1a>
 800b034:	6023      	str	r3, [r4, #0]
 800b036:	bd38      	pop	{r3, r4, r5, pc}
 800b038:	20003cf8 	.word	0x20003cf8

0800b03c <_fstat_r>:
 800b03c:	b538      	push	{r3, r4, r5, lr}
 800b03e:	4d07      	ldr	r5, [pc, #28]	; (800b05c <_fstat_r+0x20>)
 800b040:	2300      	movs	r3, #0
 800b042:	4604      	mov	r4, r0
 800b044:	4608      	mov	r0, r1
 800b046:	4611      	mov	r1, r2
 800b048:	602b      	str	r3, [r5, #0]
 800b04a:	f7fe fed0 	bl	8009dee <_fstat>
 800b04e:	1c43      	adds	r3, r0, #1
 800b050:	d102      	bne.n	800b058 <_fstat_r+0x1c>
 800b052:	682b      	ldr	r3, [r5, #0]
 800b054:	b103      	cbz	r3, 800b058 <_fstat_r+0x1c>
 800b056:	6023      	str	r3, [r4, #0]
 800b058:	bd38      	pop	{r3, r4, r5, pc}
 800b05a:	bf00      	nop
 800b05c:	20003cf8 	.word	0x20003cf8

0800b060 <_isatty_r>:
 800b060:	b538      	push	{r3, r4, r5, lr}
 800b062:	4d06      	ldr	r5, [pc, #24]	; (800b07c <_isatty_r+0x1c>)
 800b064:	2300      	movs	r3, #0
 800b066:	4604      	mov	r4, r0
 800b068:	4608      	mov	r0, r1
 800b06a:	602b      	str	r3, [r5, #0]
 800b06c:	f7fe fecf 	bl	8009e0e <_isatty>
 800b070:	1c43      	adds	r3, r0, #1
 800b072:	d102      	bne.n	800b07a <_isatty_r+0x1a>
 800b074:	682b      	ldr	r3, [r5, #0]
 800b076:	b103      	cbz	r3, 800b07a <_isatty_r+0x1a>
 800b078:	6023      	str	r3, [r4, #0]
 800b07a:	bd38      	pop	{r3, r4, r5, pc}
 800b07c:	20003cf8 	.word	0x20003cf8

0800b080 <_lseek_r>:
 800b080:	b538      	push	{r3, r4, r5, lr}
 800b082:	4d07      	ldr	r5, [pc, #28]	; (800b0a0 <_lseek_r+0x20>)
 800b084:	4604      	mov	r4, r0
 800b086:	4608      	mov	r0, r1
 800b088:	4611      	mov	r1, r2
 800b08a:	2200      	movs	r2, #0
 800b08c:	602a      	str	r2, [r5, #0]
 800b08e:	461a      	mov	r2, r3
 800b090:	f7fe fec8 	bl	8009e24 <_lseek>
 800b094:	1c43      	adds	r3, r0, #1
 800b096:	d102      	bne.n	800b09e <_lseek_r+0x1e>
 800b098:	682b      	ldr	r3, [r5, #0]
 800b09a:	b103      	cbz	r3, 800b09e <_lseek_r+0x1e>
 800b09c:	6023      	str	r3, [r4, #0]
 800b09e:	bd38      	pop	{r3, r4, r5, pc}
 800b0a0:	20003cf8 	.word	0x20003cf8

0800b0a4 <_read_r>:
 800b0a4:	b538      	push	{r3, r4, r5, lr}
 800b0a6:	4d07      	ldr	r5, [pc, #28]	; (800b0c4 <_read_r+0x20>)
 800b0a8:	4604      	mov	r4, r0
 800b0aa:	4608      	mov	r0, r1
 800b0ac:	4611      	mov	r1, r2
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	602a      	str	r2, [r5, #0]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	f7fe fe56 	bl	8009d64 <_read>
 800b0b8:	1c43      	adds	r3, r0, #1
 800b0ba:	d102      	bne.n	800b0c2 <_read_r+0x1e>
 800b0bc:	682b      	ldr	r3, [r5, #0]
 800b0be:	b103      	cbz	r3, 800b0c2 <_read_r+0x1e>
 800b0c0:	6023      	str	r3, [r4, #0]
 800b0c2:	bd38      	pop	{r3, r4, r5, pc}
 800b0c4:	20003cf8 	.word	0x20003cf8

0800b0c8 <_gettimeofday>:
 800b0c8:	4b02      	ldr	r3, [pc, #8]	; (800b0d4 <_gettimeofday+0xc>)
 800b0ca:	2258      	movs	r2, #88	; 0x58
 800b0cc:	601a      	str	r2, [r3, #0]
 800b0ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0d2:	4770      	bx	lr
 800b0d4:	20003cf8 	.word	0x20003cf8

0800b0d8 <_init>:
 800b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0da:	bf00      	nop
 800b0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0de:	bc08      	pop	{r3}
 800b0e0:	469e      	mov	lr, r3
 800b0e2:	4770      	bx	lr

0800b0e4 <_fini>:
 800b0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e6:	bf00      	nop
 800b0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0ea:	bc08      	pop	{r3}
 800b0ec:	469e      	mov	lr, r3
 800b0ee:	4770      	bx	lr
