{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 20:53:28 2023 " "Info: Processing started: Mon Feb 27 20:53:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Info: Found entity 1: lab4" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Info: Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state lab4.v(15) " "Warning (10240): Verilog HDL Always Construct warning at lab4.v(15): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "purchase lab4.v(15) " "Warning (10240): Verilog HDL Always Construct warning at lab4.v(15): inferring latch(es) for variable \"purchase\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cash_return lab4.v(15) " "Warning (10240): Verilog HDL Always Construct warning at lab4.v(15): inferring latch(es) for variable \"cash_return\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cash_return\[0\] lab4.v(15) " "Info (10041): Inferred latch for \"cash_return\[0\]\" at lab4.v(15)" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cash_return\[1\] lab4.v(15) " "Info (10041): Inferred latch for \"cash_return\[1\]\" at lab4.v(15)" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "purchase lab4.v(15) " "Info (10041): Inferred latch for \"purchase\" at lab4.v(15)" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 lab4.v(15) " "Info (10041): Inferred latch for \"next_state.state2\" at lab4.v(15)" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 lab4.v(15) " "Info (10041): Inferred latch for \"next_state.state1\" at lab4.v(15)" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 lab4.v(15) " "Info (10041): Inferred latch for \"next_state.state0\" at lab4.v(15)" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "purchase\$latch " "Warning: LATCH primitive \"purchase\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cash_return\[0\]\$latch " "Warning: LATCH primitive \"cash_return\[0\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cash_return\[1\]\$latch " "Warning: LATCH primitive \"cash_return\[1\]\$latch\" is permanently enabled" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.state0_385 " "Warning: LATCH primitive \"next_state.state0_385\" is permanently enabled" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.state1_356 " "Warning: LATCH primitive \"next_state.state1_356\" is permanently enabled" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state.state2_327 " "Warning: LATCH primitive \"next_state.state2_327\" is permanently enabled" {  } { { "lab4.v" "" { Text "E:/Study Brac/Spring 23/460/Lab/Lab 4 ( 3.2)/lab4.v" 15 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Info: Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 20:53:36 2023 " "Info: Processing ended: Mon Feb 27 20:53:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
