{"vcs1":{"timestamp_begin":1751003787.039620247, "rt":0.27, "ut":0.15, "st":0.07}}
{"vcselab":{"timestamp_begin":1751003787.383855472, "rt":0.20, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1751003787.639385661, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751003786.730732526}
{"VCS_COMP_START_TIME": 1751003786.730732526}
{"VCS_COMP_END_TIME": 1751003787.976964705}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2800923}}
{"stitch_vcselab": {"peak_mem": 2800963}}
