ERROR: [Synth 8-685] variable 'res' should not be used in output port connection [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v:1317]
ERROR: [Synth 8-6156] failed synthesizing module 'td_fused_top_ap_hadd_3_full_dsp_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v:1288]
ERROR: [Synth 8-6156] failed synthesizing module 'td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v:1219]
ERROR: [Synth 8-6156] failed synthesizing module 'td_fused_top_tdf10_l2_writeOutputs_165' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v:15]
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
