Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  3 16:27:57 2024
| Host         : DESKTOP-355QV49 running 64-bit major release  (build 9200)
| Command      : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
| Design       : fpga_top
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 39
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| DPIP-1    | Warning  | Input pipelining           | 8          |
| DPOP-1    | Warning  | PREG Output pipelining     | 4          |
| DPOP-2    | Warning  | MREG Output pipelining     | 4          |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
| ZPS7-1    | Warning  | PS7 block required         | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0 input u_top/u_cpu/u_exu/u_mul/iresult_final_high0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0 input u_top/u_cpu/u_exu/u_mul/iresult_final_high0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0 input u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0 input u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0 input u_top/u_cpu/u_exu/u_mul/iresult_final_low0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0 input u_top/u_cpu/u_exu/u_mul/iresult_final_low0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0 input u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0 input u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0 output u_top/u_cpu/u_exu/u_mul/iresult_final_high0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0 output u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0 output u_top/u_cpu/u_exu/u_mul/iresult_final_low0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0 output u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0 multiplier stage u_top/u_cpu/u_exu/u_mul/iresult_final_high0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0 multiplier stage u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0 multiplier stage u_top/u_cpu/u_exu/u_mul/iresult_final_low0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0 multiplier stage u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[30]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 u_top/u_ram/fpga_mem_reg_0 has an input control pin u_top/u_ram/fpga_mem_reg_0/ADDRARDADDR[12] (net: u_top/u_ram/i_mem_addr1[10]) which is driven by a register (u_top/u_cpu/dff_exu_inst_func/qout_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16] (the first 15 of 19 listed).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


