{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 6,
    "design__inferred_latch__count": 0,
    "design__instance__count": 1499,
    "design__instance__area": 10223.6,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0008331023855134845,
    "power__switching__total": 0.000721208518370986,
    "power__leakage__total": 1.2888165201729862e-08,
    "power__total": 0.0015543238259851933,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.04842049120930935,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.04842049120930935,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3173861263640339,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 3.404024269920094,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 20,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0448429084335763,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0448429084335763,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8522223168378982,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 1.2408980860753716,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.03979636177684095,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.03979636177684095,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1090390031351589,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.220181212827651,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 20,
    "design__max_fanout_violation__count": 8,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.05132516779078602,
    "clock__skew__worst_setup": 0.0370652408145973,
    "timing__hold__ws": 0.10714451851235883,
    "timing__setup__ws": 1.1547048088978604,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": Infinity,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 161.0 225.76",
    "design__core__bbox": "2.76 2.72 158.24 223.04",
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__io": 45,
    "design__die__area": 36347.4,
    "design__core__area": 34255.4,
    "design__instance__count__stdcell": 1499,
    "design__instance__area__stdcell": 10223.6,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.298451,
    "design__instance__utilization__stdcell": 0.298451,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 18569.8,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 54,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "route__net": 1047,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 527,
    "route__wirelength__iter:1": 21923,
    "route__drc_errors__iter:2": 150,
    "route__wirelength__iter:2": 21782,
    "route__drc_errors__iter:3": 122,
    "route__wirelength__iter:3": 21745,
    "route__drc_errors__iter:4": 6,
    "route__wirelength__iter:4": 21727,
    "route__drc_errors__iter:5": 0,
    "route__wirelength__iter:5": 21733,
    "route__drc_errors": 0,
    "route__wirelength": 21733,
    "route__vias": 7036,
    "route__vias__singlecut": 7036,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 8,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 298.7,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.04359485118514646,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.04359485118514646,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.31470560381756857,
    "timing__setup__ws__corner:min_tt_025C_1v80": 3.4617634183501442,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.03967803975464514,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.03967803975464514,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8476890540555394,
    "timing__setup__ws__corner:min_ss_100C_1v60": 1.3412400458788576,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0370652408145973,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0370652408145973,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10714451851235883,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 4.256636941184491,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.05132516779078602,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.05132516779078602,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3198588151544115,
    "timing__setup__ws__corner:max_tt_025C_1v80": 3.3565040585869146,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 20,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.05005518363699969,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.05005518363699969,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.8563194840038507,
    "timing__setup__ws__corner:max_ss_100C_1v60": 1.1547048088978604,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.04227543434979065,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.04227543434979065,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11123546842919758,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 4.190782062214901,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 29,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7999,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000104312,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 9.85087e-05,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.32161e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 9.85087e-05,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.37e-05,
    "ir__drop__worst": 0.000104,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}