library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DES_S0 is
port (
	TYPE S0 is array(0 to 3, 0 to 15) of std_logic;
	
	INPUT : in std_logic_vector(0 to 5);
	OUTPUT : out std_logic_vector(0 to 3);
	
	ROW :in std_logic_vector(0 to 1);
	COLUMN : in std_logic_vector(0 to 3));
end DES_S0;

architecture Behavioral of DES_S0 is

begin
process(INA,INB,INC,EN)
begin
 if(EN = '1')	then
	OUTA <= (not INA) and (not INB) and (not INC);
	OUTB <= (not INA) and (not INB) and INC;
	OUTC <= (not INA) and INB and (not INC);
	OUTD <= (not INA) and INB and INC;
	OUTE <= INA and (not INB) and (not INC);
	OUTF <= INA and (not INB) and INC;
	OUTG <= INA and INB and (not INC);
	OUTH <= INA and INB and INC;
	
else	-- EN = '0'
	OUTA <= '0';OUTB <= '0';OUTC <= '0';OUTD <= '0';
	OUTE <= '0';OUTF <= '0';OUTG <= '0';OUTH <= '0';
end if;
end process;
end Behavioral;