--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Apr 11 08:31:36 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_479 : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:Net_1559\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:Net_1498\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:Net_1495\ : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL \ShiftReg_5:Net_350\ : bit;
SIGNAL Net_660 : bit;
SIGNAL \ShiftReg_5:Net_1\ : bit;
SIGNAL \ShiftReg_5:Net_2\ : bit;
SIGNAL \ShiftReg_5:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_5:bSR:control_0\ : bit;
SIGNAL \ShiftReg_5:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_5:bSR:control_1\ : bit;
SIGNAL Net_677 : bit;
SIGNAL \ShiftReg_5:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_5:bSR:control_7\ : bit;
SIGNAL \ShiftReg_5:bSR:control_6\ : bit;
SIGNAL \ShiftReg_5:bSR:control_5\ : bit;
SIGNAL \ShiftReg_5:bSR:control_4\ : bit;
SIGNAL \ShiftReg_5:bSR:control_3\ : bit;
SIGNAL \ShiftReg_5:bSR:control_2\ : bit;
SIGNAL \ShiftReg_5:bSR:status_2\ : bit;
SIGNAL \ShiftReg_5:bSR:status_0\ : bit;
SIGNAL \ShiftReg_5:bSR:final_load\ : bit;
SIGNAL \ShiftReg_5:bSR:status_1\ : bit;
SIGNAL \ShiftReg_5:bSR:status_3\ : bit;
SIGNAL \ShiftReg_5:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_5:bSR:status_4\ : bit;
SIGNAL \ShiftReg_5:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_5:bSR:status_5\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_5:bSR:status_6\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_1647 : bit;
SIGNAL \ShiftReg_5:bSR:load_reg\ : bit;
SIGNAL Net_703 : bit;
SIGNAL \ShiftReg_5:bSR:f0_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_5:bSR:f0_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_5:bSR:reset\ : bit;
SIGNAL \ShiftReg_5:bSR:store\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:so_24_0\ : bit;
SIGNAL \ShiftReg_5:bSR:f0_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_5:bSR:f0_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:sh_right0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:sh_left0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:msb0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cap0_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cap0_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cfb0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:so_24_1\ : bit;
SIGNAL \ShiftReg_5:bSR:f0_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_5:bSR:f0_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_5:bSR:f1_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:sh_right1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:sh_left1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:msb1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cap1_1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cap1_0\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cfb1\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:so_24_2\ : bit;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_5:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_667 : bit;
SIGNAL \ShiftReg_6:Net_350\ : bit;
SIGNAL \ShiftReg_6:Net_1\ : bit;
SIGNAL \ShiftReg_6:Net_2\ : bit;
SIGNAL \ShiftReg_6:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_6:bSR:control_0\ : bit;
SIGNAL \ShiftReg_6:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_6:bSR:control_1\ : bit;
SIGNAL \ShiftReg_6:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_6:bSR:control_7\ : bit;
SIGNAL \ShiftReg_6:bSR:control_6\ : bit;
SIGNAL \ShiftReg_6:bSR:control_5\ : bit;
SIGNAL \ShiftReg_6:bSR:control_4\ : bit;
SIGNAL \ShiftReg_6:bSR:control_3\ : bit;
SIGNAL \ShiftReg_6:bSR:control_2\ : bit;
SIGNAL \ShiftReg_6:bSR:status_2\ : bit;
SIGNAL \ShiftReg_6:bSR:status_0\ : bit;
SIGNAL \ShiftReg_6:bSR:final_load\ : bit;
SIGNAL \ShiftReg_6:bSR:status_1\ : bit;
SIGNAL \ShiftReg_6:bSR:status_3\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_6:bSR:status_4\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_6:bSR:status_5\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_6:bSR:status_6\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_1650 : bit;
SIGNAL \ShiftReg_6:bSR:load_reg\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_6:bSR:reset\ : bit;
SIGNAL \ShiftReg_6:bSR:store\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:so_24_0\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:sh_right0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:sh_left0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:msb0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cap0_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cap0_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cfb0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:so_24_1\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_6:bSR:f0_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_6:bSR:f1_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:sh_right1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:sh_left1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:msb1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cap1_1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cap1_0\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cfb1\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:so_24_2\ : bit;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_6:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:Net_350\ : bit;
SIGNAL Net_697 : bit;
SIGNAL \ShiftReg_7:Net_1\ : bit;
SIGNAL \ShiftReg_7:Net_2\ : bit;
SIGNAL \ShiftReg_7:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_7:bSR:control_0\ : bit;
SIGNAL \ShiftReg_7:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_7:bSR:control_1\ : bit;
SIGNAL \ShiftReg_7:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_7:bSR:control_7\ : bit;
SIGNAL \ShiftReg_7:bSR:control_6\ : bit;
SIGNAL \ShiftReg_7:bSR:control_5\ : bit;
SIGNAL \ShiftReg_7:bSR:control_4\ : bit;
SIGNAL \ShiftReg_7:bSR:control_3\ : bit;
SIGNAL \ShiftReg_7:bSR:control_2\ : bit;
SIGNAL \ShiftReg_7:bSR:status_2\ : bit;
SIGNAL \ShiftReg_7:bSR:status_0\ : bit;
SIGNAL \ShiftReg_7:bSR:final_load\ : bit;
SIGNAL \ShiftReg_7:bSR:status_1\ : bit;
SIGNAL \ShiftReg_7:bSR:status_3\ : bit;
SIGNAL \ShiftReg_7:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_7:bSR:status_4\ : bit;
SIGNAL \ShiftReg_7:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_7:bSR:status_5\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_7:bSR:status_6\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_1653 : bit;
SIGNAL \ShiftReg_7:bSR:load_reg\ : bit;
SIGNAL Net_917 : bit;
SIGNAL \ShiftReg_7:bSR:f0_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_7:bSR:f0_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_7:bSR:reset\ : bit;
SIGNAL \ShiftReg_7:bSR:store\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:so_24_0\ : bit;
SIGNAL \ShiftReg_7:bSR:f0_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_7:bSR:f0_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:sh_right0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:sh_left0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:msb0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cap0_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cap0_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cfb0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:so_24_1\ : bit;
SIGNAL \ShiftReg_7:bSR:f0_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_7:bSR:f0_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_7:bSR:f1_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:sh_right1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:sh_left1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:msb1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cap1_1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cap1_0\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cfb1\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:so_24_2\ : bit;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_7:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_679 : bit;
SIGNAL \ShiftReg_8:Net_350\ : bit;
SIGNAL \ShiftReg_8:Net_1\ : bit;
SIGNAL \ShiftReg_8:Net_2\ : bit;
SIGNAL \ShiftReg_8:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ShiftReg_8:bSR:control_0\ : bit;
SIGNAL \ShiftReg_8:bSR:ctrl_f0_full\ : bit;
SIGNAL \ShiftReg_8:bSR:control_1\ : bit;
SIGNAL \ShiftReg_8:bSR:clk_fin\ : bit;
SIGNAL \ShiftReg_8:bSR:control_7\ : bit;
SIGNAL \ShiftReg_8:bSR:control_6\ : bit;
SIGNAL \ShiftReg_8:bSR:control_5\ : bit;
SIGNAL \ShiftReg_8:bSR:control_4\ : bit;
SIGNAL \ShiftReg_8:bSR:control_3\ : bit;
SIGNAL \ShiftReg_8:bSR:control_2\ : bit;
SIGNAL \ShiftReg_8:bSR:status_2\ : bit;
SIGNAL \ShiftReg_8:bSR:status_0\ : bit;
SIGNAL \ShiftReg_8:bSR:final_load\ : bit;
SIGNAL \ShiftReg_8:bSR:status_1\ : bit;
SIGNAL \ShiftReg_8:bSR:status_3\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ShiftReg_8:bSR:status_4\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ShiftReg_8:bSR:status_5\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ShiftReg_8:bSR:status_6\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_1656 : bit;
SIGNAL \ShiftReg_8:bSR:load_reg\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_blk_stat_24_2\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_bus_stat_24_2\ : bit;
SIGNAL \ShiftReg_8:bSR:reset\ : bit;
SIGNAL \ShiftReg_8:bSR:store\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:so_24_0\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_bus_stat_24_0\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_blk_stat_24_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:sh_right0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:sh_left0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:msb0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cap0_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cap0_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cfb0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:so_24_1\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_8:bSR:f0_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_bus_stat_24_1\ : bit;
SIGNAL \ShiftReg_8:bSR:f1_blk_stat_24_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:sh_right1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:sh_left1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:msb1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cap1_1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cap1_0\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cfb1\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:so_24_2\ : bit;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \ShiftReg_8:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_698 : bit;
SIGNAL \LUT_1:tmp__LUT_1_ins_2\ : bit;
SIGNAL Net_686 : bit;
SIGNAL \LUT_1:tmp__LUT_1_ins_1\ : bit;
SIGNAL \LUT_1:tmp__LUT_1_ins_0\ : bit;
SIGNAL Net_819 : bit;
SIGNAL \LUT_1:tmp__LUT_1_reg_1\ : bit;
SIGNAL \LUT_1:tmp__LUT_1_reg_0\ : bit;
SIGNAL Net_849 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Gen_ext_Channel1 : bit;
SIGNAL Net_853 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Gen_RST_Channel1 : bit;
SIGNAL Net_872_6 : bit;
SIGNAL Net_872_5 : bit;
SIGNAL Net_872_4 : bit;
SIGNAL Net_872_3 : bit;
SIGNAL Net_872_2 : bit;
SIGNAL Net_872_1 : bit;
SIGNAL Net_872_0 : bit;
SIGNAL Net_867 : bit;
SIGNAL cydff_3 : bit;
SIGNAL Net_860 : bit;
SIGNAL Net_896 : bit;
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_914 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_1669 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_1670 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_1671 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_1672 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_1673 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_1674 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL Net_871_6 : bit;
SIGNAL Net_871_5 : bit;
SIGNAL Net_871_4 : bit;
SIGNAL Net_871_3 : bit;
SIGNAL Net_871_2 : bit;
SIGNAL Net_871_1 : bit;
SIGNAL Net_871_0 : bit;
SIGNAL cydff_4 : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \MODULE_1:g1:a0:newa_6\ : bit;
SIGNAL MODIN1_6 : bit;
SIGNAL \MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL MODIN1_5 : bit;
SIGNAL \MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL MODIN1_4 : bit;
SIGNAL \MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL MODIN1_3 : bit;
SIGNAL \MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL MODIN1_2 : bit;
SIGNAL \MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \MODULE_1:g1:a0:newb_6\ : bit;
SIGNAL MODIN2_6 : bit;
SIGNAL \MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL MODIN2_5 : bit;
SIGNAL \MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL MODIN2_4 : bit;
SIGNAL \MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL MODIN2_3 : bit;
SIGNAL \MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL MODIN2_2 : bit;
SIGNAL \MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \MODULE_1:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \ShiftReg_5:bSR:load_reg\\D\ : bit;
SIGNAL \ShiftReg_6:bSR:load_reg\\D\ : bit;
SIGNAL \ShiftReg_7:bSR:load_reg\\D\ : bit;
SIGNAL \ShiftReg_8:bSR:load_reg\\D\ : bit;
SIGNAL \LUT_1:tmp__LUT_1_reg_1\\D\ : bit;
SIGNAL \LUT_1:tmp__LUT_1_reg_0\\D\ : bit;
SIGNAL cydff_1D : bit;
SIGNAL cydff_2D : bit;
SIGNAL cydff_3D : bit;
SIGNAL cydff_4D : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\ShiftReg_5:bSR:status_0\ <= ((not \ShiftReg_5:bSR:load_reg\ and Net_703));

\ShiftReg_6:bSR:status_0\ <= ((not \ShiftReg_6:bSR:load_reg\ and Net_703));

\ShiftReg_7:bSR:status_0\ <= ((not \ShiftReg_7:bSR:load_reg\ and Net_917));

\ShiftReg_8:bSR:status_0\ <= ((not \ShiftReg_8:bSR:load_reg\ and Net_917));

\LUT_1:tmp__LUT_1_reg_1\\D\ <= ((Net_660 and Net_698)
	OR (Net_660 and Net_686)
	OR (Net_698 and Net_686));

\LUT_1:tmp__LUT_1_reg_0\\D\ <= ((not Net_660 and not Net_698 and Net_686)
	OR (not Net_660 and not Net_686 and Net_698)
	OR (not Net_698 and not Net_686 and Net_660)
	OR (Net_660 and Net_698 and Net_686));

Net_819 <= (not Net_677);

Net_853 <= ((Net_677 and Net_867));

Net_896 <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));

Net_849 <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_677 and Net_872_1 and Net_872_0));

\MODULE_1:g1:a0:gx:u0:lt_5\ <= (Net_872_3
	OR Net_872_4
	OR Net_872_5);

\MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not Net_872_2 and not Net_872_0)
	OR (not Net_872_2 and not Net_872_1));

USB_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_479);
\USBUART_1:ep3\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBUART_1:dma_request_2\,
		trq=>\USBUART_1:dma_terminate\,
		nrq=>\USBUART_1:Net_1559\);
\USBUART_1:ep2\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBUART_1:dma_request_1\,
		trq=>\USBUART_1:dma_terminate\,
		nrq=>\USBUART_1:Net_1498\);
\USBUART_1:ep1\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBUART_1:dma_request_0\,
		trq=>\USBUART_1:dma_terminate\,
		nrq=>\USBUART_1:Net_1495\);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_479,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_479);
\ShiftReg_5:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>one,
		clock_out=>\ShiftReg_5:bSR:clk_fin\);
\ShiftReg_5:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_5:bSR:clk_fin\,
		control=>(\ShiftReg_5:bSR:control_7\, \ShiftReg_5:bSR:control_6\, \ShiftReg_5:bSR:control_5\, \ShiftReg_5:bSR:control_4\,
			\ShiftReg_5:bSR:control_3\, \ShiftReg_5:bSR:control_2\, \ShiftReg_5:bSR:control_1\, \ShiftReg_5:bSR:ctrl_clk_enable\));
\ShiftReg_5:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_5:bSR:clk_fin\,
		status=>(\ShiftReg_5:bSR:status_6\, \ShiftReg_5:bSR:status_5\, \ShiftReg_5:bSR:status_4\, \ShiftReg_5:bSR:status_3\,
			zero, zero, \ShiftReg_5:bSR:status_0\),
		interrupt=>Net_1647);
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_5:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_5:bSR:ctrl_clk_enable\, \ShiftReg_5:bSR:status_0\, zero),
		route_si=>Net_660,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_667,
		f0_bus_stat=>\ShiftReg_5:bSR:f0_bus_stat_24_0\,
		f0_blk_stat=>\ShiftReg_5:bSR:f0_blk_stat_24_0\,
		f1_bus_stat=>\ShiftReg_5:bSR:f1_bus_stat_24_0\,
		f1_blk_stat=>\ShiftReg_5:bSR:f1_blk_stat_24_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_right0\,
		sol=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_left0\,
		msbi=>\ShiftReg_5:bSR:sC24:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\ShiftReg_5:bSR:sC24:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_5:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_5:bSR:ctrl_clk_enable\, \ShiftReg_5:bSR:status_0\, zero),
		route_si=>Net_660,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_5:bSR:so_24_1\,
		f0_bus_stat=>\ShiftReg_5:bSR:f0_bus_stat_24_1\,
		f0_blk_stat=>\ShiftReg_5:bSR:f0_blk_stat_24_1\,
		f1_bus_stat=>\ShiftReg_5:bSR:f1_bus_stat_24_1\,
		f1_blk_stat=>\ShiftReg_5:bSR:f1_blk_stat_24_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\,
		co=>\ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\,
		sir=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_left0\,
		sor=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_right0\,
		sil=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_right1\,
		sol=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_left1\,
		msbi=>\ShiftReg_5:bSR:sC24:BShiftRegDp:msb1\,
		msbo=>\ShiftReg_5:bSR:sC24:BShiftRegDp:msb0\,
		cei=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		cli=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		clo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		zi=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		zo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		fi=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		fo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		capi=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cap0_0\),
		capo=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cap1_0\),
		cfbi=>\ShiftReg_5:bSR:sC24:BShiftRegDp:cfb0\,
		cfbo=>\ShiftReg_5:bSR:sC24:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_5:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_5:bSR:ctrl_clk_enable\, \ShiftReg_5:bSR:status_0\, zero),
		route_si=>Net_660,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_5:bSR:so_24_2\,
		f0_bus_stat=>\ShiftReg_5:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_5:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_5:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_5:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\,
		co=>open,
		sir=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_left1\,
		sor=>\ShiftReg_5:bSR:sC24:BShiftRegDp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ShiftReg_5:bSR:sC24:BShiftRegDp:msb1\,
		cei=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		clo=>open,
		zi=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		zo=>open,
		fi=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		fo=>open,
		capi=>(\ShiftReg_5:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_5:bSR:sC24:BShiftRegDp:cap1_0\),
		capo=>open,
		cfbi=>\ShiftReg_5:bSR:sC24:BShiftRegDp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_6:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>one,
		clock_out=>\ShiftReg_6:bSR:clk_fin\);
\ShiftReg_6:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_6:bSR:clk_fin\,
		control=>(\ShiftReg_6:bSR:control_7\, \ShiftReg_6:bSR:control_6\, \ShiftReg_6:bSR:control_5\, \ShiftReg_6:bSR:control_4\,
			\ShiftReg_6:bSR:control_3\, \ShiftReg_6:bSR:control_2\, \ShiftReg_6:bSR:control_1\, \ShiftReg_6:bSR:ctrl_clk_enable\));
\ShiftReg_6:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_6:bSR:clk_fin\,
		status=>(\ShiftReg_6:bSR:status_6\, \ShiftReg_6:bSR:status_5\, \ShiftReg_6:bSR:status_4\, \ShiftReg_6:bSR:status_3\,
			zero, zero, \ShiftReg_6:bSR:status_0\),
		interrupt=>Net_1650);
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_6:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_6:bSR:ctrl_clk_enable\, \ShiftReg_6:bSR:status_0\, zero),
		route_si=>Net_667,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_660,
		f0_bus_stat=>\ShiftReg_6:bSR:f0_bus_stat_24_0\,
		f0_blk_stat=>\ShiftReg_6:bSR:f0_blk_stat_24_0\,
		f1_bus_stat=>\ShiftReg_6:bSR:f1_bus_stat_24_0\,
		f1_blk_stat=>\ShiftReg_6:bSR:f1_blk_stat_24_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_right0\,
		sol=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_left0\,
		msbi=>\ShiftReg_6:bSR:sC24:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\ShiftReg_6:bSR:sC24:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_6:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_6:bSR:ctrl_clk_enable\, \ShiftReg_6:bSR:status_0\, zero),
		route_si=>Net_667,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_6:bSR:so_24_1\,
		f0_bus_stat=>\ShiftReg_6:bSR:f0_bus_stat_24_1\,
		f0_blk_stat=>\ShiftReg_6:bSR:f0_blk_stat_24_1\,
		f1_bus_stat=>\ShiftReg_6:bSR:f1_bus_stat_24_1\,
		f1_blk_stat=>\ShiftReg_6:bSR:f1_blk_stat_24_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\,
		co=>\ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\,
		sir=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_left0\,
		sor=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_right0\,
		sil=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_right1\,
		sol=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_left1\,
		msbi=>\ShiftReg_6:bSR:sC24:BShiftRegDp:msb1\,
		msbo=>\ShiftReg_6:bSR:sC24:BShiftRegDp:msb0\,
		cei=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		cli=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		clo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		zi=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		zo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		fi=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		fo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		capi=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cap0_0\),
		capo=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cap1_0\),
		cfbi=>\ShiftReg_6:bSR:sC24:BShiftRegDp:cfb0\,
		cfbo=>\ShiftReg_6:bSR:sC24:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_6:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_6:bSR:ctrl_clk_enable\, \ShiftReg_6:bSR:status_0\, zero),
		route_si=>Net_667,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_6:bSR:so_24_2\,
		f0_bus_stat=>\ShiftReg_6:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_6:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_6:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_6:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\,
		co=>open,
		sir=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_left1\,
		sor=>\ShiftReg_6:bSR:sC24:BShiftRegDp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ShiftReg_6:bSR:sC24:BShiftRegDp:msb1\,
		cei=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		clo=>open,
		zi=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		zo=>open,
		fi=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		fo=>open,
		capi=>(\ShiftReg_6:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_6:bSR:sC24:BShiftRegDp:cap1_0\),
		capo=>open,
		cfbi=>\ShiftReg_6:bSR:sC24:BShiftRegDp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_7:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>one,
		clock_out=>\ShiftReg_7:bSR:clk_fin\);
\ShiftReg_7:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_7:bSR:clk_fin\,
		control=>(\ShiftReg_7:bSR:control_7\, \ShiftReg_7:bSR:control_6\, \ShiftReg_7:bSR:control_5\, \ShiftReg_7:bSR:control_4\,
			\ShiftReg_7:bSR:control_3\, \ShiftReg_7:bSR:control_2\, \ShiftReg_7:bSR:control_1\, \ShiftReg_7:bSR:ctrl_clk_enable\));
\ShiftReg_7:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_7:bSR:clk_fin\,
		status=>(\ShiftReg_7:bSR:status_6\, \ShiftReg_7:bSR:status_5\, \ShiftReg_7:bSR:status_4\, \ShiftReg_7:bSR:status_3\,
			zero, zero, \ShiftReg_7:bSR:status_0\),
		interrupt=>Net_1653);
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_7:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_7:bSR:ctrl_clk_enable\, \ShiftReg_7:bSR:status_0\, zero),
		route_si=>Net_697,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_679,
		f0_bus_stat=>\ShiftReg_7:bSR:f0_bus_stat_24_0\,
		f0_blk_stat=>\ShiftReg_7:bSR:f0_blk_stat_24_0\,
		f1_bus_stat=>\ShiftReg_7:bSR:f1_bus_stat_24_0\,
		f1_blk_stat=>\ShiftReg_7:bSR:f1_blk_stat_24_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_right0\,
		sol=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_left0\,
		msbi=>\ShiftReg_7:bSR:sC24:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\ShiftReg_7:bSR:sC24:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_7:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_7:bSR:ctrl_clk_enable\, \ShiftReg_7:bSR:status_0\, zero),
		route_si=>Net_697,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_7:bSR:so_24_1\,
		f0_bus_stat=>\ShiftReg_7:bSR:f0_bus_stat_24_1\,
		f0_blk_stat=>\ShiftReg_7:bSR:f0_blk_stat_24_1\,
		f1_bus_stat=>\ShiftReg_7:bSR:f1_bus_stat_24_1\,
		f1_blk_stat=>\ShiftReg_7:bSR:f1_blk_stat_24_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\,
		co=>\ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\,
		sir=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_left0\,
		sor=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_right0\,
		sil=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_right1\,
		sol=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_left1\,
		msbi=>\ShiftReg_7:bSR:sC24:BShiftRegDp:msb1\,
		msbo=>\ShiftReg_7:bSR:sC24:BShiftRegDp:msb0\,
		cei=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		cli=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		clo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		zi=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		zo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		fi=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		fo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		capi=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cap0_0\),
		capo=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cap1_0\),
		cfbi=>\ShiftReg_7:bSR:sC24:BShiftRegDp:cfb0\,
		cfbo=>\ShiftReg_7:bSR:sC24:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_7:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_7:bSR:ctrl_clk_enable\, \ShiftReg_7:bSR:status_0\, zero),
		route_si=>Net_697,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_7:bSR:so_24_2\,
		f0_bus_stat=>\ShiftReg_7:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_7:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_7:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_7:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\,
		co=>open,
		sir=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_left1\,
		sor=>\ShiftReg_7:bSR:sC24:BShiftRegDp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ShiftReg_7:bSR:sC24:BShiftRegDp:msb1\,
		cei=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		clo=>open,
		zi=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		zo=>open,
		fi=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		fo=>open,
		capi=>(\ShiftReg_7:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_7:bSR:sC24:BShiftRegDp:cap1_0\),
		capo=>open,
		cfbi=>\ShiftReg_7:bSR:sC24:BShiftRegDp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_8:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>one,
		clock_out=>\ShiftReg_8:bSR:clk_fin\);
\ShiftReg_8:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_8:bSR:clk_fin\,
		control=>(\ShiftReg_8:bSR:control_7\, \ShiftReg_8:bSR:control_6\, \ShiftReg_8:bSR:control_5\, \ShiftReg_8:bSR:control_4\,
			\ShiftReg_8:bSR:control_3\, \ShiftReg_8:bSR:control_2\, \ShiftReg_8:bSR:control_1\, \ShiftReg_8:bSR:ctrl_clk_enable\));
\ShiftReg_8:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ShiftReg_8:bSR:clk_fin\,
		status=>(\ShiftReg_8:bSR:status_6\, \ShiftReg_8:bSR:status_5\, \ShiftReg_8:bSR:status_4\, \ShiftReg_8:bSR:status_3\,
			zero, zero, \ShiftReg_8:bSR:status_0\),
		interrupt=>Net_1656);
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_8:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_8:bSR:ctrl_clk_enable\, \ShiftReg_8:bSR:status_0\, zero),
		route_si=>Net_679,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_698,
		f0_bus_stat=>\ShiftReg_8:bSR:f0_bus_stat_24_0\,
		f0_blk_stat=>\ShiftReg_8:bSR:f0_blk_stat_24_0\,
		f1_bus_stat=>\ShiftReg_8:bSR:f1_bus_stat_24_0\,
		f1_blk_stat=>\ShiftReg_8:bSR:f1_blk_stat_24_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_right0\,
		sol=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_left0\,
		msbi=>\ShiftReg_8:bSR:sC24:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\ShiftReg_8:bSR:sC24:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_8:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_8:bSR:ctrl_clk_enable\, \ShiftReg_8:bSR:status_0\, zero),
		route_si=>Net_679,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_8:bSR:so_24_1\,
		f0_bus_stat=>\ShiftReg_8:bSR:f0_bus_stat_24_1\,
		f0_blk_stat=>\ShiftReg_8:bSR:f0_blk_stat_24_1\,
		f1_bus_stat=>\ShiftReg_8:bSR:f1_bus_stat_24_1\,
		f1_blk_stat=>\ShiftReg_8:bSR:f1_blk_stat_24_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\,
		co=>\ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\,
		sir=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_left0\,
		sor=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_right0\,
		sil=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_right1\,
		sol=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_left1\,
		msbi=>\ShiftReg_8:bSR:sC24:BShiftRegDp:msb1\,
		msbo=>\ShiftReg_8:bSR:sC24:BShiftRegDp:msb0\,
		cei=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		cli=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		clo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		zi=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		zo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		fi=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		fo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		capi=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cap0_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cap0_0\),
		capo=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cap1_0\),
		cfbi=>\ShiftReg_8:bSR:sC24:BShiftRegDp:cfb0\,
		cfbo=>\ShiftReg_8:bSR:sC24:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ShiftReg_8:bSR:clk_fin\,
		cs_addr=>(\ShiftReg_8:bSR:ctrl_clk_enable\, \ShiftReg_8:bSR:status_0\, zero),
		route_si=>Net_679,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ShiftReg_8:bSR:so_24_2\,
		f0_bus_stat=>\ShiftReg_8:bSR:status_4\,
		f0_blk_stat=>\ShiftReg_8:bSR:status_3\,
		f1_bus_stat=>\ShiftReg_8:bSR:status_6\,
		f1_blk_stat=>\ShiftReg_8:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\,
		co=>open,
		sir=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_left1\,
		sor=>\ShiftReg_8:bSR:sC24:BShiftRegDp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ShiftReg_8:bSR:sC24:BShiftRegDp:msb1\,
		cei=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		clo=>open,
		zi=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		zo=>open,
		fi=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		fo=>open,
		capi=>(\ShiftReg_8:bSR:sC24:BShiftRegDp:cap1_1\, \ShiftReg_8:bSR:sC24:BShiftRegDp:cap1_0\),
		capo=>open,
		cfbi=>\ShiftReg_8:bSR:sC24:BShiftRegDp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fc4436e9-87a7-46fb-ac68-45995e9db523",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_677,
		dig_domain_out=>open);
\Count7_1:Counter7\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'0',
		cy_alt_mode=>'0')
	PORT MAP(clock=>Net_819,
		reset=>zero,
		load=>zero,
		enable=>one,
		count=>(Net_872_6, Net_872_5, Net_872_4, Net_872_3,
			Net_872_2, Net_872_1, Net_872_0),
		tc=>Net_867);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, \Control_Reg_1:control_2\, Net_914, Net_860));
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd3a0eef-423c-43d5-b08d-05c9814c592a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>cydff_1,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"af526826-e557-4d51-b074-883daa2f00c2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_896,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>cydff_2,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\MODULE_1:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_1:g1:a0:gx:u0:lti_1\);
\MODULE_1:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_1:g1:a0:gx:u0:gti_1\);
\MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>Net_872_2,
		y=>\MODULE_1:g1:a0:gx:u0:lti_0\);
\MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_1:g1:a0:gx:u0:gti_0\);
\ShiftReg_5:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_703,
		clk=>\ShiftReg_5:bSR:clk_fin\,
		q=>\ShiftReg_5:bSR:load_reg\);
\ShiftReg_6:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_703,
		clk=>\ShiftReg_6:bSR:clk_fin\,
		q=>\ShiftReg_6:bSR:load_reg\);
\ShiftReg_7:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_917,
		clk=>\ShiftReg_7:bSR:clk_fin\,
		q=>\ShiftReg_7:bSR:load_reg\);
\ShiftReg_8:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_917,
		clk=>\ShiftReg_8:bSR:clk_fin\,
		q=>\ShiftReg_8:bSR:load_reg\);
\LUT_1:tmp__LUT_1_reg_1\:cy_dff
	PORT MAP(d=>\LUT_1:tmp__LUT_1_reg_1\\D\,
		clk=>Net_819,
		q=>Net_686);
\LUT_1:tmp__LUT_1_reg_0\:cy_dff
	PORT MAP(d=>\LUT_1:tmp__LUT_1_reg_0\\D\,
		clk=>Net_819,
		q=>Net_697);
cydff_1:cy_dff
	PORT MAP(d=>Net_697,
		clk=>Net_849,
		q=>cydff_1);
cydff_2:cy_dff
	PORT MAP(d=>Net_686,
		clk=>Net_853,
		q=>cydff_2);
cydff_3:cy_dff
	PORT MAP(d=>Net_860,
		clk=>Net_867,
		q=>Net_703);
cydff_4:cy_dff
	PORT MAP(d=>Net_914,
		clk=>Net_867,
		q=>Net_917);

END R_T_L;
