// Seed: 687540098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3
);
  assign id_5 = 1;
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5
  );
endmodule
module module_2 (
    output wire id_0,
    output tri id_1,
    input supply1 id_2
);
  wor  id_4 = id_2;
  wire id_5;
  id_6 :
  assert property (@(posedge |id_4) id_2)
  else $display;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
