Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date              : Thu Jun 09 22:48:40 2016
| Host              : JRGENRYTHER3929 running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file jrh_main_top_clock_utilization_routed.rpt
| Design            : jrh_main_top
| Device            : 7a35ti-cpg236
| Speed File        : -1L  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------------------------+---------------------------------------------------------------+--------------+-------+
|       |                                                    |                                                               |   Num Loads  |       |
+-------+----------------------------------------------------+---------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                          | Net Name                                                      | BELs | Sites | Fixed |
+-------+----------------------------------------------------+---------------------------------------------------------------+------+-------+-------+
|     1 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkf_buf    | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkfbout_buf_clk_wiz_0 |    1 |     1 |    no |
|     2 | clock_in_IBUF_BUFG_inst                            | clock_in_IBUF_BUFG                                            |   34 |    10 |    no |
|     3 | clock_slow_BUFG_inst                               | clock_slow_BUFG                                               |  215 |    69 |    no |
|     4 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1               |  325 |   130 |    no |
+-------+----------------------------------------------------+---------------------------------------------------------------+------+-------+-------+


+-------+------------------------------------------------------+-----------------------------------------------------------+--------------+-------+
|       |                                                      |                                                           |   Num Loads  |       |
+-------+------------------------------------------------------+-----------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                            | Net Name                                                  | BELs | Sites | Fixed |
+-------+------------------------------------------------------+-----------------------------------------------------------+------+-------+-------+
|     1 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0 |    1 |     1 |    no |
|     2 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkfbout_clk_wiz_0 |    1 |     1 |    no |
+-------+------------------------------------------------------+-----------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   98 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  473 | 12000 |    0 |  1800 |    1 |    40 |    0 |    20 |    1 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                  Clock Net Name                 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------+
| BUFG        | BUFHCE_X0Y8  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1 |
| BUFG        | BUFHCE_X0Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | clock_in_IBUF_BUFG                              |
| BUFG        | BUFHCE_X0Y9  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  65 |     0 |        0 | clock_slow_BUFG                                 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                         Clock Net Name                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y1 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkfbout_buf_clk_wiz_0 |
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | clock_in_IBUF_BUFG                                            |
| BUFG        | BUFHCE_X1Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 149 |     0 |        1 | clock_slow_BUFG                                               |
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 323 |     0 |        0 | CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1               |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells clock_in_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells clock_slow_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clock_in]

# Clock net "CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1" driven by instance "CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clock_in_IBUF_BUFG" driven by instance "clock_in_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_clock_in_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clock_in_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_in_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clock_in_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clock_slow_BUFG" driven by instance "clock_slow_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clock_slow_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clock_slow_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_slow_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clock_slow_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
