<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>RETAASPPC, RETABSPPC (immediate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">RETAASPPC, RETABSPPC (immediate)</h2>
      <p class="aml">Return from subroutine, with enhanced pointer authentication return (immediate). This instruction authenticates the address that is held in LR, using SP as the first modifier, the specified immediate subtracted from PC as the second modifier, and the specified key, and branches to the authenticated address, with a hint that this instruction is a subroutine return.</p>
      <p class="aml">Key A is used for <span class="asm-code">RETAASPPC</span>. Key B is used for <span class="asm-code">RETABSPPC</span>.</p>
      <p class="aml">If the authentication passes, the PE continues execution at the target of the branch. For information on behavior if the authentication fails, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Faulting on pointer authentication</a>.</p>
      <p class="aml">The authenticated address is not written back to LR.</p>
    
    <h3 class="classheading"><a id="iclass_general"/>Integer<span style="font-size:smaller;"><br/>(FEAT_PAuth_LR)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">x</td><td colspan="16" class="lr">imm16</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="8"/><td colspan="3" class="droppedname">opc</td><td colspan="16"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">RETAASPPC<span class="bitdiff"> (opc == 000)</span></h4><a id="RETAASPPC_only_miscbranch"/><p class="asm-code">RETAASPPC  <a href="#sa_label" title="Label whose address is to be calculated (field &quot;imm16&quot;)">&lt;label&gt;</a></p></div><div class="encoding"><h4 class="encoding">RETABSPPC<span class="bitdiff"> (opc == 001)</span></h4><a id="RETABSPPC_only_miscbranch"/><p class="asm-code">RETABSPPC  <a href="#sa_label" title="Label whose address is to be calculated (field &quot;imm16&quot;)">&lt;label&gt;</a></p></div><p class="pseudocode">if !IsFeatureImplemented(FEAT_PAuth_LR) then
    UNDEFINED;

boolean use_key_a = opc&lt;0&gt; == '0';
bits(64) offset = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm16:'00', 64);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;label&gt;</td><td><a id="sa_label"/>
        
          <p class="aml">Is the program label whose address is to be calculated. Its negative offset from the address of this instruction, a multiple of 4 in the range -262140 to 0, is encoded as an unsigned value in the "imm16" field as &lt;label&gt;/4.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#GCSInstruction" title="enumeration GCSInstruction { GCSInstType_PRET, GCSInstType_POPM, GCSInstType_PRETAA, GCSInstType_PRETAB, GCSInstType_SS1, GCSInstType_SS2, GCSInstType_POPCX, GCSInstType_POPX }">GCSInstruction</a> inst_type;
bits(64) target = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[30, 64];

bits(64) modifier = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]">SP</a>[];
bits(64) modifier2 = <a href="shared_pseudocode.html#impl-aarch64.PC64.read.none" title="accessor: bits(64) PC64">PC64</a> - offset;

if use_key_a then
    target = <a href="shared_pseudocode.html#impl-aarch64.AuthIA2.4" title="function: bits(64) AuthIA2(bits(64) x, bits(64) y, bits(64) z, boolean is_combined)">AuthIA2</a>(target, modifier, modifier2, TRUE);
else
    target = <a href="shared_pseudocode.html#impl-aarch64.AuthIB2.4" title="function: bits(64) AuthIB2(bits(64) x, bits(64) y, bits(64) z, boolean is_combined)">AuthIB2</a>(target, modifier, modifier2, TRUE);

if IsFeatureImplemented(FEAT_GCS) &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.GCSPCREnabled.1" title="function: boolean GCSPCREnabled(bits(2) el)">GCSPCREnabled</a>(PSTATE.EL) then
    inst_type = if use_key_a then <a href="shared_pseudocode.html#GCSInstType_PRETAA" title="enumeration GCSInstruction { GCSInstType_PRET, GCSInstType_POPM, GCSInstType_PRETAA, GCSInstType_PRETAB, GCSInstType_SS1, GCSInstType_SS2, GCSInstType_POPCX, GCSInstType_POPX }">GCSInstType_PRETAA</a> else <a href="shared_pseudocode.html#GCSInstType_PRETAB" title="enumeration GCSInstruction { GCSInstType_PRET, GCSInstType_POPM, GCSInstType_PRETAA, GCSInstType_PRETAB, GCSInstType_SS1, GCSInstType_SS2, GCSInstType_POPCX, GCSInstType_POPX }">GCSInstType_PRETAB</a>;
    target = <a href="shared_pseudocode.html#impl-aarch64.LoadCheckGCSRecord.2" title="function: bits(64) LoadCheckGCSRecord(bits(64) vaddress, GCSInstruction gcsinst_type)">LoadCheckGCSRecord</a>(target, inst_type);
    <a href="shared_pseudocode.html#impl-aarch64.SetCurrentGCSPointer.1" title="function: SetCurrentGCSPointer(bits(64) ptr)">SetCurrentGCSPointer</a>(<a href="shared_pseudocode.html#impl-aarch64.GetCurrentGCSPointer.0" title="function: bits(64) GetCurrentGCSPointer()">GetCurrentGCSPointer</a>() + 8);

// Value in BTypeNext will be used to set PSTATE.BTYPE
BTypeNext = '00';

<a href="shared_pseudocode.html#impl-shared.BranchTo.3" title="function: BranchTo(bits(N) target, BranchType branch_type, boolean branch_conditional)">BranchTo</a>(target, <a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}">BranchType_RET</a>, FALSE);</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.74, AdvSIMD v29.23, pseudocode v2023-09_rel, sve v2023-09_rc3
      ; Build timestamp: 2023-09-27T17:06
    </p><p class="copyconf">
      Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
