module ZedBoardWrapper(
    input clk,               
    input reset,             
    output csr_AWREADY,      
    input  csr_AWVALID,      
    input [31:0] csr_AWADDR, 
    input [2:0] csr_AWPROT,  
    output csr_WREADY,       
    input  csr_WVALID,       
    input [31:0] csr_WDATA,  
    input [3:0] csr_WSTRB,   
    input  csr_BREADY,       
    output csr_BVALID,       
    output[1:0] csr_BRESP,   
    output csr_ARREADY,      
    input  csr_ARVALID,      
    input [31:0] csr_ARADDR, 
    input [2:0] csr_ARPROT,  
    input  csr_RREADY,       
    output csr_RVALID,       
    output[31:0] csr_RDATA,  
    output[1:0] csr_RRESP,   
    input  mem3_AWREADY,
    output mem3_AWVALID,
    output[31:0] mem3_AWADDR,
    output[2:0] mem3_AWSIZE,
    output[7:0] mem3_AWLEN,
    output[1:0] mem3_AWBURST,
    output[5:0] mem3_AWID,
    output mem3_AWLOCK,
    output[3:0] mem3_AWCACHE,
    output[2:0] mem3_AWPROT,
    output[3:0] mem3_AWQOS,
    input  mem3_WREADY,
    output mem3_WVALID,
    output[63:0] mem3_WDATA,
    output[7:0] mem3_WSTRB,
    output mem3_WLAST,
    output mem3_BREADY,
    input  mem3_BVALID,
    input [5:0] mem3_BID,
    input [1:0] mem3_BRESP,
    input  mem3_ARREADY,
    output mem3_ARVALID,
    output[31:0] mem3_ARADDR,
    output[2:0] mem3_ARSIZE,
    output[7:0] mem3_ARLEN,
    output[1:0] mem3_ARBURST,
    output[5:0] mem3_ARID,
    output mem3_ARLOCK,
    output[3:0] mem3_ARCACHE,
    output[2:0] mem3_ARPROT,
    output[3:0] mem3_ARQOS,
    output mem3_RREADY,
    input  mem3_RVALID,
    input [63:0] mem3_RDATA,
    input [5:0] mem3_RID,
    input  mem3_RLAST,
    input [1:0] mem3_RRESP,
);
endmodule