# 7to1-mux
Simple implementation of a 7to1 multiplexor in Verilog, with associated test bench.
