<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='759' ll='761' type='bool llvm::MachineInstr::hasOptionalDef(llvm::MachineInstr::QueryType Type = IgnoreBundle) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='757'>/// Set if this instruction has an optional definition, e.g.
  /// ARM instructions which can set condition code if &apos;s&apos; bit is set.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2368' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='250' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11367' u='c' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='172' u='c' c='_ZN12_GLOBAL__N_113Thumb2ITBlock20MoveCopyOutOfITBlockEPN4llvm12MachineInstrENS1_5ARMCC9CondCodesES5_RNS1_8SmallSetIjLj4ESt4lessIjEEESA_'/>
