var searchIndex = new Map(JSON.parse('[\
["imxrt_ral",{"doc":"This package provides a register access layer (RAL) for …","t":"PPPPPPPPOPPOPPOPPPPPPPPOOOOOOOPPOPPOPPOPPOPPPPOOOOOOPPOPPOPPOPPPPOPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPOPPOPPOPPOPPOPPPPOOPPPPPPOPPOPPOPPOPPOPPPPOOPPOPPOPPPPPPPPPPPPPPPPPPPPOPPPPOPPPPOPPPPOPPPPOPPOOOPPOPPOPPOOOOFFGOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPOPPSOOOPPOPPOPPPPPPPPPPOPPPPPPPPPPOPPPPPPPPPPOPPPPPPPPPPOPPOFOPPFOPPOPPOPPPPOPPOPPPPPPSOPPOPPOPPPPOPPOPPOPPOPPOPPOPPOOOOOOOPPPPPPPPOPPOPPKOPPOPPFPPPPOOOOCCCCCNNNNNNNNNNNNCCCCNCCCCCNCCCCNCCCCNNNNNNNCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNINNNNNNCCCCCCCCCQNNCCCCCCNNQCCCCCCCCCCNNNNNNNNNNNNCNNNNNNCCCCCCNNQCCCISISCOCOCOCOCOCOCOCOICOCOCOFNNNNNNHNNNCCCCSSCCCCCCCCCCCCCCSSSSCCCSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSSSCCCSSSSSCCCSSSSCCCSSSCCCCCSSCCCSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSSSSCCCSSSSCCCSSSSSCCCSSSSCCCCSSCCCCCSSCCCSSSSCCCCCSSCCCSSISCOCOCOCOIFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCONNNNNHNNNCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSISISISISICOCOCOCOCOCOFNNNNNNNNHNNNCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSISISCOCOCOCOCOCOCOCOIFNNNNNNHNNNCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCOCOCOCOCOCOISCOCOCOCOCOCOCOCOCOICOCOFCONNNNNHNNNCCCCCSSCCCSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSISISCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOFCONNNNNNHNNNISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFCONNNNNHNNNCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSSSSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCCSSCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSCCCSSSSCCCCCCSSCCCSSCCCSSSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSCCCCCSSCCCSSCCCCCCCSSSSCCCSSSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSCCCSSSSCCCCSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSCCCCSSSSCCCCSSSSCCCCSSCOCOCOCOCOCOCOCOCOCOCOISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOIFNNNNNHNNNCCCCSSSSSSSSSSCCCCCCCCCCSSSSSSSSSSCCCSSSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCCCCCCCCCSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSCCCSSSSSSSSSSCCCSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSSSSSSSSSCCCSSSSCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSSCCCCSSSSCCCCCCCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSSCCCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSSCCCCCCCCSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCCCCCSSSSSSSSSSCCCSSSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSCCCSSSSSSSSSSCCCCCCCCCCCCSSSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSSCCCSSSSSCCCSSSSSCCCSSSSCCCSSSSCCCCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCSSSSCCCSSSSCCCSSSSISICOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFNNNNNHNNNCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSCCCCSSCCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSCCCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSSSCCCSSCCCSSCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSCCCCSSCCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSISISISISCOCOCOCOICOFCONNNNNNNNHNNNCCCCCSSSSSSSSSSCCCSSSSSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSCCCSSSSCCCCSSCCCCCSSSSSSSSSSCCCSSSSSSSSSSCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOIFNNNNNHNNNCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCSSSSSCCCSSSSSSCCCSSSSSCCCSSSSSCCCSSSSCCCSSCCCSSSSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCOISCOCOIFCONNNNNHNNNCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSISICOCOCOCOFNNNNNHNNNCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOISICOCOCOCOCOCOCOCOCOCOFCOCOCOCOCONNNNNHNNNCCCCCCCSSCCCSSCCCSSCCCSSCCCCCSSSCCCSSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSSSSSCCCSSSSSSCCCCCCSSCCCSSSSSSCCCSSSSSSCCCCCCSSCCCSSSSSSCCCSSSSSSCCCCCCSSCCCSSSSSSCCCSSSSSSCCCCSSCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCCSSCCCCSSSSSSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSCCCSSSSCCCSSSCCCSSSSSCCCSSSSSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSSSSSSCCCSSCCCSSCCCSSSSSSCCCCCCCSSSSSSSCCCSSCCCSSCCCSSSSSSCCCCCCCSSSSSSSCCCSSCCCSSCCCSSSSSSCCCCCCCSSSSSSSCCCSSCCCSSCCCSSSSSSCCCCCCSSCCCSSCCCSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOISCOCOCOCOCOCOCOIFCOCOCOONNNNNHCNNNCCCCCCSSSSCCCSSCCCSSSSCCCCCCSSSSCCCSSCCCSSSSCCCCCCSSSSCCCSSCCCSSSSCCCCCCSSSSCCCSSCCCSSSSCCCCCCSSSSCCCSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSCCCCCCSSSSCCCSSSSCCCSSCCCCCCSSSSCCCSSSSCCCSSFCOCOCOCOCOCOCOCOCOCOCONNNNNNNCCCCCCCSSCCCSSCCCSSSSSSSSSSSSCCCSSSSSSSCCCCCSSCCCSSSSCCCCCSSCCCSSSSCCCCCCCCCCCCCSSCCCSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCOISIFNNNNNHNNNCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCOCOISISISISCOCOICOCOCOCOCOCOCOCOCOFCOCOCOCOCOCOCONNNNNNNNHNNNCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCOCOCOCOCOCOCOCOCOCOISISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOOCOCOCOCOOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCONNNNNNHNNNCCCCSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCCCSSSSCCCSSSSSSCCCSSCCCCCSSCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCSSCCCCCCCSSSSCCCSSSSCCCSSCCCSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCSSSSCCCSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSSSCCCSSSSSSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSSSCCCSSSSSSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSSSCCCSSSSSSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSSSCCCSSSSSSSCCCCSSCCCCSSCCCCCSSSSCCCSSSSSSSCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCCCCSSSSCCCSSSSCCCSSCCCSSCOCOCOCOCOISIFCONNNNNHNNNCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCSSCOISISISICOCOFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCONNNNNNNHNNNCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCSSSSCCCSSCCCSSSSSSCCCSSSSSCCCCCCCCCSSSSSSCCCSSSSCCCSSCCCSSSSSSSSSCCCSSSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSCCCSSSSSSSSCCCSSSSCCCSSSSSSCCCCSSCCCCCCCCCCSSSSSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSSSCCCCSSCCCCSSCCCCCCSSSSCCCSSCCCSSISCOCOCOIFCONNNNNHNNNCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSCCCSSSSCCCSSSSCOCOCOCOCOCOCOISISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOFCOCOCOCONNNNNNHNNNCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCCCCSSCCCSSSSCCCSSCCCSSCCCCCCSSCCCSSSSCCCSSCCCCCSSCCCSSCCCCCCSSCCCSSSSCCCSSCCCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCSSCCCCCCCCCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCCCSSCCCSSCCCCCCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCSSCCCCCCSSSSSSCCCSSCCCSSCCCCCCCSSSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCOISCOCOCOCOCOCOCOCOCOCOIFNNNNNHNNNCCCCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCOCOCOCOCOCOISISISISISISISISISCOCOCOCOICOFNNNNNNNNNNNNNHNNNCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCCSSSSSSCCCSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCSSCCCCSSCCCCSSCOCOISISCOCOICOCOFCONNNNNNHNNNCCCCSSCCCCCCCCCCCCCCCCCCCCCSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCCSSCCCCCSSCCCSSSSSSSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOISICOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCONNNNNHNNNCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSCCCCSSSSSCCCCSSSSCCCCSSSSSCCCCSSSSCCCCSSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSCCCCSSSSSCCCCSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSSCCCCSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSSCCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCCSSSSSSSSCCCSSSSCCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCCSSSCCCSSSSCCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSCCCCSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSCCCCSSSSOCOCOCOCOCOCOOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOOISIFNNNNNHNNNCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCCCCCCSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSCCCSSSSSSSSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCCSSSSCCCSSCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSCCCSSSSSSSSCCCSSSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCCCSSSSCCCSSCCCCCSSSSCCCSSCCCCCSSSSCCCSSCCCCCSSSSCCCSSCCCCCSSSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSCCCCSSCCCCSSCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSISIFCOCOCOCOCOCOCOCOCONNNNNHNNNCCCCCSSSSCCCSSSSCCCCCSSSSCCCSSSSCCCCCSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSCCCSSSSOOOCOISIFNNNNNHNNNCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSICOCOCOISCOFNNNNNHNNNCCCCCSSSSCCCSSSSCCCCCSSSSCCCSSSSCCCCCSSCCCSSCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOIISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFCOCOCOCOCOCOCOCOCOCONNNNNHNNNCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCCCCCSSCCCSSSSSSSSCCCSSSSSSSSCCCSSSSSSSCCCCCCCSSCCCSSSSSSSSCCCSSSSSSSSCCCSSSSSSSCCCCCCCSSCCCSSSSSSSSCCCSSSSSSSSCCCSSSSSSSCCCCCCCSSCCCSSSSSSSSCCCSSSSSSSSCCCSSSSSSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCCCSSSCCCSSSCCCCCSSSCCCSSSSSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSIISISISISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFCOCOCOCOCOCOCOCOCOCOCOCONNNNNNNNHNNNCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCSSSSCCCSSSSCCCSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSCCCCCCSSCCCSSCCCSSCCCCSSCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSSSCCCSSSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSCCCSSSSCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSSSSSSSSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSSSCCCSSCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSSSCCCCSSCCCCCCSSSSCCCSSCCCSSCOCOCOCOCOCOCOCOCOCOIISISISISCOCOCOFCOCOCOCONNNNNNNNHNNNCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSCCCSSCCCSSCCCCSSCCCCCSSSSCCCSSSSCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSSCCCCSSCCCCCCSSSCCCSSCCCSSCOCOCOCOCOIISISISISISISISISCOCOCOCOFCOCOCONNNNNNNNNNNNHNNNCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSSSCCCCCSSCCCSSCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSCCCSSCCCCSSSSSSCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOCOCOCOCOISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCONNNNNHNNNCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCOCOCOCOICOCOCOCOISFNNNNNHNNNCCCCSSSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCSSSSCCCCSSSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCSSSSICOCOCOISFONNNNNHCNNNCCCCSSCCCCSSCCCCCSSSSCCCSSSSCOCOFCOCONNNNNNNCCCCSSCCCCSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCSSSSICOCOCOCOCOCOCOCOCOCOCOCOISCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFNNNNNHNNNCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSCCCSSSSCCCCCCCCCCCSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCCCCCCCCCSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCCCCCCCCCSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCCCCCCCCCSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSSSSCOCOCOCOCOCOICOCOCOCOISISISISFOCONNNNNNNNHCNNNCCCCCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCSSSSSSCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSSSCCCCCCSSCCCSSCCCSSSSCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCCSSSSCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCONNNNNNNCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCSSSSSCCCSSCCCSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCSSCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSSSSSCCCSSCCCSSSSSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOISFCOCOCOCONNNNNHNNNCCCCSSCCCCSSCCCCSSCCCCCCCCCSSCCCSSSSSSCCCSSCCCSSCCCSSSSSSSSSCCCSSSSSSSSSSSSSSCCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCCCSSCCCSSCCCSSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCSSCCCSSCCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSCCCSSCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSCCCSSCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSCCCSSCCCCCCCSSSSSSCCCSSSSSSCCCSSSSSSSSSSSSSSSSSCCCSSCCCCCSSCCCSSCCCCSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSIISCOCOCOOCOCOFNNNNNHNNNCCCCCSSCCCSSSSCCCCCSSSSCCCSSSSCCCCSSCCCCSSSSCCCCCSSSSSCCCSSSSCOCOIISFCOCONNNNNHNNNCCCCCSSCCCSSCCCCCCCCCCCCCCCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSCCCSSCCCCCSSCCCSSICOCOCOCOCOCOCOCOCOCOFISISISCOCOCOCOCOCOCOCOCOCONNNNNNNHNNNCCCCCCSSCCCSSCCCSSCCCCSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSSSSSCCCSSSSCCCSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCCCSSSSCCCSSCCCSSCCCCSSSSCCCCSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCCCSSCCCSSSSCCCSSCCCCSSSSCCCCCCSSSCCCSSCCCSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOCOCOFCOCOCOCOISCOCOCOOCOOOOCOCOOOCOOOOOOOONNNNNHNNNCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSCCCSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSCCCSSCCCCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSCCCCCSSCCCSSCCCCSSCCCCCSSSSSSSSSSCCCSSCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCCCCCCCCCSSSSSSSSSSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCCCCCCSSSSSSSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSSSCCCSSCCCSSSSSSSSCCCSSSSCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSSSSSSSSSSSCCCSSCCCSSCCCCCCCCSSSSSSSSSSSSCCCSSSSSSSSSSCCCSSCCCSSSSSSSSSSSSCCCSSSSSSSSSSSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSSSCCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCSSSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFISNNNNNHNNNCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSCCCCSSCCCCSSCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSSCCCSSSSSSSSSSCCCSSSSCCCCCCCCCCSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSCCCCCCCCCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCCSSCCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSCCCSSCCCCSSCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCSSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSSSCCCCSSIFCOCOCOISCOCOCOCOCOCOCOCOCOCOCOCOCOCONNNNNHNNNCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSSCCCSSSSSCCCSSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCSSSSSSSSCCCSSSSSSSSSCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCSSSSSCCCSSSSSCCCSSSSSSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCOOCOOOOOOOOIFCOCOCOISCONNNNNHNNNCCCCSSCCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSIFISCOCOCOCOCOCOCOCOCOCOCOCONNNNNHNNNCCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOFCOCOCOCOISISISISNNNNNNNNHNNNCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCCCCCCSSSSCCCSSSSSCCCSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSSSSCCCSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSSSSCCCSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSSSSCCCSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCCCCCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSCCCSSSSSSSSSSSSSSSSSSCCCSSSSSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCSSSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCOCOCOCOCOCOICOCOCOCOCOCOCOCOCOCOCOFCOCOCOCOCOCOCOCOCOCOCOCOISCOCONNNNNHNNNCCCCSSCCCCSSCCCCSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCSSSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSSCCCSSSCCCSSSCCCCCCCSSSCCCSSSCCCSSSCCCSSSCOCOCOCOCOCOCOICOCOFISNNNNNHNNNCCCCCCSSSSCCCSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSCCCSSCCCCSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOFCOCOISISCOCOCOCONNNNNNHNNNCCCCSSCCCCCSSCCCSSCCCCSSCCCCSSSSCCCCCCSSCCCSSCCCSSCCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCSSCCCCCSSCCCSSCCCCSSSSSSSSSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCCCCSSCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSSSCCCSSCCCCCCSSSSSSSSSSCCCSSSSSSCCCSSSSSSCCCCCSSSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSSSCCCSSSSSSSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSSSSSSSSCCCCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCSSSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCSSSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCSSSSSCCCSSSSCCCSSCCCSSSSCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCOIFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOISNNNNNHNNNCCCCSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSSSCCCSSCCCSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSSSCCCSSCCCSSCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSSSSSSSSSIFISISCOCONNNNNNHNNNCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCSSSSCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOCOCOCOCOFCOCOCOCOCOISISCONNNNNNHNNNCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCSSCCCSSCCCSSCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOICOCOCOCOFCOCOISISCOCOCONNNNNNHNNNCCCCCCSSSSCCCSSCCCSSSSCCCCSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCSSSSSSCCCSSSSSSSSSSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCSSCCCCCCCCCSSSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCSSSSSSCCCCSSCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCSSCCCCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCCCCCCCCSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSSSSSSCCCCCCCCCCCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCCCCCCCCCSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSCCCSSSSSCCCSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCCSSSSSSSCCCSSSSSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSCCCSSCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCCCCCCSSSSCCCSSCCCSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCSSCCCSSCCCSSCCCSSIFCOISISCOCOCOCONNNNNNHNNNCCCCCCCCCCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSSSSCCCCCCSSSSSSCCCSSSSCCCSSSSCCCCSSSSCCCCCCSSSSCCCSSSSCCCSSSSCCCCSSSSCOCOIFCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOISNNNNNHNNNCCCCCCCCCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCCCCCCCSSSSCCCSSSSCCCSSSSSSCCCSSSSSSCCCSSSSCCCSSSSCCCSSSSCCCSSSSCCCCCSSCCCSSCCCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSIFCOCOCOCOCOCOCOCOISISNNNNNNHNNNCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSICOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOFISNNNNNHNNNCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSSSCCCSSCCCSSCCCSSSSCCCSSCCCSSSSCCCSSCCCSSSSSSCCCSSSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCCCCCCCSSSSCCCSSSSSSSSSSCCCSSSSCCCSSSSSSCCCSSCCCSSCCCSSCCCSSSSCCCSSSSSSSSSSCCCSSCCCSSSSCCCSSSSSSCCCSSSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCCCCCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSSCCCCCCCSSCCCSSCCCSSCCCSS","n":["ACMP1","ACMP1","ACMP2","ACMP2","ACMP3","ACMP3","ACMP4","ACMP4","ADC1","ADC1","ADC1","ADC2","ADC2","ADC2","ADC_ETC","ADC_ETC_ERROR_IRQ","ADC_ETC_ERROR_IRQ","ADC_ETC_IRQ0","ADC_ETC_IRQ0","ADC_ETC_IRQ1","ADC_ETC_IRQ1","ADC_ETC_IRQ2","ADC_ETC_IRQ2","AIPSTZ1","AIPSTZ2","AIPSTZ3","AIPSTZ4","AOI1","AOI2","BEE","BEE","BEE","CAN1","CAN1","CAN1","CAN2","CAN2","CAN2","CAN3","CAN3","CAN3","CCM","CCM_1","CCM_1","CCM_2","CCM_2","CCM_ANALOG","CMP1","CMP2","CMP3","CMP4","CSI","CSI","CSI","CSU","CSU","CSU","DCDC","DCDC","DCDC","DCP","DCP","DCP","DCP_VMI","DCP_VMI","DMA","DMA0_DMA16","DMA0_DMA16","DMA10_DMA26","DMA10_DMA26","DMA11_DMA27","DMA11_DMA27","DMA12_DMA28","DMA12_DMA28","DMA13_DMA29","DMA13_DMA29","DMA14_DMA30","DMA14_DMA30","DMA15_DMA31","DMA15_DMA31","DMA1_DMA17","DMA1_DMA17","DMA2_DMA18","DMA2_DMA18","DMA3_DMA19","DMA3_DMA19","DMA4_DMA20","DMA4_DMA20","DMA5_DMA21","DMA5_DMA21","DMA6_DMA22","DMA6_DMA22","DMA7_DMA23","DMA7_DMA23","DMA8_DMA24","DMA8_DMA24","DMA9_DMA25","DMA9_DMA25","DMAMUX","DMA_ERROR","DMA_ERROR","ENC1","ENC1","ENC1","ENC2","ENC2","ENC2","ENC3","ENC3","ENC3","ENC4","ENC4","ENC4","ENET","ENET","ENET1","ENET2","ENET2","ENET2","ENET2_1588_TIMER","ENET2_1588_TIMER","ENET_1588_TIMER","ENET_1588_TIMER","EWM","EWM","EWM","FLEXIO1","FLEXIO1","FLEXIO1","FLEXIO2","FLEXIO2","FLEXIO2","FLEXIO3","FLEXIO3","FLEXIO3","FLEXRAM","FLEXRAM","FLEXRAM","FLEXSPI","FLEXSPI","FLEXSPI1","FLEXSPI2","FLEXSPI2","FLEXSPI2","GPC","GPC","GPC","GPIO1","GPIO1_COMBINED_0_15","GPIO1_COMBINED_0_15","GPIO1_COMBINED_16_31","GPIO1_COMBINED_16_31","GPIO1_INT0","GPIO1_INT0","GPIO1_INT1","GPIO1_INT1","GPIO1_INT2","GPIO1_INT2","GPIO1_INT3","GPIO1_INT3","GPIO1_INT4","GPIO1_INT4","GPIO1_INT5","GPIO1_INT5","GPIO1_INT6","GPIO1_INT6","GPIO1_INT7","GPIO1_INT7","GPIO2","GPIO2_COMBINED_0_15","GPIO2_COMBINED_0_15","GPIO2_COMBINED_16_31","GPIO2_COMBINED_16_31","GPIO3","GPIO3_COMBINED_0_15","GPIO3_COMBINED_0_15","GPIO3_COMBINED_16_31","GPIO3_COMBINED_16_31","GPIO4","GPIO4_COMBINED_0_15","GPIO4_COMBINED_0_15","GPIO4_COMBINED_16_31","GPIO4_COMBINED_16_31","GPIO5","GPIO5_COMBINED_0_15","GPIO5_COMBINED_0_15","GPIO5_COMBINED_16_31","GPIO5_COMBINED_16_31","GPIO6","GPIO6_7_8_9","GPIO6_7_8_9","GPIO7","GPIO8","GPIO9","GPR_IRQ","GPR_IRQ","GPT1","GPT1","GPT1","GPT2","GPT2","GPT2","IOMUXC","IOMUXC_GPR","IOMUXC_SNVS","IOMUXC_SNVS_GPR","Instance","Instances","Interrupt","KPP","KPP","KPP","LCDIF","LCDIF","LCDIF","LPI2C1","LPI2C1","LPI2C1","LPI2C2","LPI2C2","LPI2C2","LPI2C3","LPI2C3","LPI2C3","LPI2C4","LPI2C4","LPI2C4","LPSPI1","LPSPI1","LPSPI1","LPSPI2","LPSPI2","LPSPI2","LPSPI3","LPSPI3","LPSPI3","LPSPI4","LPSPI4","LPSPI4","LPUART1","LPUART1","LPUART1","LPUART2","LPUART2","LPUART2","LPUART3","LPUART3","LPUART3","LPUART4","LPUART4","LPUART4","LPUART5","LPUART5","LPUART5","LPUART6","LPUART6","LPUART6","LPUART7","LPUART7","LPUART7","LPUART8","LPUART8","LPUART8","NVIC_PRIO_BITS","OCOTP","PGC","PIT","PIT","PIT","PMU","PMU_EVENT","PMU_EVENT","PWM1","PWM1_0","PWM1_0","PWM1_1","PWM1_1","PWM1_2","PWM1_2","PWM1_3","PWM1_3","PWM1_FAULT","PWM1_FAULT","PWM2","PWM2_0","PWM2_0","PWM2_1","PWM2_1","PWM2_2","PWM2_2","PWM2_3","PWM2_3","PWM2_FAULT","PWM2_FAULT","PWM3","PWM3_0","PWM3_0","PWM3_1","PWM3_1","PWM3_2","PWM3_2","PWM3_3","PWM3_3","PWM3_FAULT","PWM3_FAULT","PWM4","PWM4_0","PWM4_0","PWM4_1","PWM4_1","PWM4_2","PWM4_2","PWM4_3","PWM4_3","PWM4_FAULT","PWM4_FAULT","PXP","PXP","PXP","ROMC","RORegister","RTWDOG","RTWDOG","RTWDOG","RWRegister","SAI1","SAI1","SAI1","SAI2","SAI2","SAI2","SAI3","SAI3_RX","SAI3_RX","SAI3_TX","SAI3_TX","SEMC","SEMC","SEMC","SNVS","SNVS_HP_WRAPPER","SNVS_HP_WRAPPER","SNVS_HP_WRAPPER_TZ","SNVS_HP_WRAPPER_TZ","SNVS_LP_WRAPPER","SNVS_LP_WRAPPER","SOLE_INSTANCE","SPDIF","SPDIF","SPDIF","SRC","SRC","SRC","TEMPMON","TEMP_LOW_HIGH","TEMP_LOW_HIGH","TEMP_PANIC","TEMP_PANIC","TMR1","TMR1","TMR1","TMR2","TMR2","TMR2","TMR3","TMR3","TMR3","TMR4","TMR4","TMR4","TRNG","TRNG","TRNG","TSC","TSC_DIG","TSC_DIG","USB1","USB2","USBNC1","USBNC2","USBPHY1","USBPHY2","USB_ANALOG","USB_OTG1","USB_OTG1","USB_OTG2","USB_OTG2","USB_PHY1","USB_PHY1","USB_PHY2","USB_PHY2","USDHC1","USDHC1","USDHC1","USDHC2","USDHC2","USDHC2","Valid","WDOG1","WDOG1","WDOG1","WDOG2","WDOG2","WDOG2","WORegister","XBAR1_IRQ_0_1","XBAR1_IRQ_0_1","XBAR1_IRQ_2_3","XBAR1_IRQ_2_3","XBARA1","XBARB2","XBARB3","XTALOSC24M","adc","adc_etc","aipstz","aoi","bee","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","can","can3","ccm","ccm_analog","clone","cmp","csi","csu","dcdc","dcp","deref","dma","dmamux","enc","enet","eq","ewm","flexio","flexram","flexspi","fmt","from","from","from","from","from","from","gpc","gpio","gpt","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instance","instances","interrupt","into","into","into","into","into","into","iomuxc","iomuxc_gpr","iomuxc_snvs","iomuxc_snvs_gpr","kpp","lcdif","lpi2c","lpspi","lpuart","modify_reg","new","number","ocotp","pgc","pit","pmu","pwm","pxp","read","read","read_reg","romc","rtwdog","sai","semc","snvs","spdif","src","tempmon","tmr","trng","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tsc","type_id","type_id","type_id","type_id","type_id","type_id","usb","usb_analog","usbnc","usbphy","usdhc","wdog","write","write","write_reg","xbara1","xbarb","xtalosc24m","ADC1","ADC1","ADC2","ADC2","CAL","CAL","CFG","CFG","CV","CV","GC","GC","GS","GS","HC","HC","HC0","HC0","HS","HS","Instance","OFS","OFS","R","R","R0","R0","RegisterBlock","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","CAL_CODE","R","RW","W","mask","offset","ADHSC","ADICLK","ADIV","ADLPC","ADLSMP","ADSTS","ADTRG","AVGS","MODE","OVWREN","REFSEL","R","RW","W","mask","offset","ADHSC_0","ADHSC_1","R","RW","W","mask","offset","ADICLK_0","ADICLK_1","ADICLK_3","R","RW","W","mask","offset","ADIV_0","ADIV_1","ADIV_2","ADIV_3","R","RW","W","mask","offset","ADLPC_0","ADLPC_1","R","RW","W","mask","offset","ADLSMP_0","ADLSMP_1","R","RW","W","mask","offset","ADSTS_0","ADSTS_1","ADSTS_2","ADSTS_3","R","RW","W","mask","offset","ADTRG_0","ADTRG_1","R","RW","W","mask","offset","AVGS_0","AVGS_1","AVGS_2","AVGS_3","R","RW","W","mask","offset","MODE_0","MODE_1","MODE_2","R","RW","W","mask","offset","OVWREN_0","OVWREN_1","R","RW","W","mask","offset","REFSEL_0","CV1","CV2","R","RW","W","mask","offset","R","RW","W","mask","offset","ACFE","ACFGT","ACREN","ADACKEN","ADCO","AVGE","CAL","DMAEN","R","RW","W","mask","offset","ACFE_0","ACFE_1","R","RW","W","mask","offset","ACFGT_0","ACFGT_1","R","RW","W","mask","offset","ACREN_0","ACREN_1","R","RW","W","mask","offset","ADACKEN_0","ADACKEN_1","R","RW","W","mask","offset","ADCO_0","ADCO_1","R","RW","W","mask","offset","AVGE_0","AVGE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","DMAEN_0","DMAEN_1","ADACT","AWKST","CALF","R","RW","W","mask","offset","ADACT_0","ADACT_1","R","RW","W","mask","offset","AWKST_0","AWKST_1","R","RW","W","mask","offset","CALF_0","CALF_1","ADCH","AIEN","ADCH","AIEN","R","RW","W","mask","offset","ADCH_16","ADCH_25","ADCH_31","R","RW","W","mask","offset","AIEN_0","AIEN_1","R","RW","W","mask","offset","ADCH_16","ADCH_25","ADCH_31","R","RW","W","mask","offset","AIEN_0","AIEN_1","COCO0","R","RW","W","mask","offset","OFS","SIGN","R","RW","W","mask","offset","R","RW","W","mask","offset","SIGN_0","SIGN_1","CDATA","CDATA","R","RW","W","mask","offset","R","RW","W","mask","offset","ADC_ETC","ADC_ETC","CTRL","CTRL","DMA_CTRL","DMA_CTRL","DONE0_1_IRQ","DONE0_1_IRQ","DONE2_ERR_IRQ","DONE2_ERR_IRQ","Instance","RegisterBlock","TRIG0_CHAIN_1_0","TRIG0_CHAIN_1_0","TRIG0_CHAIN_3_2","TRIG0_CHAIN_3_2","TRIG0_CHAIN_5_4","TRIG0_CHAIN_5_4","TRIG0_CHAIN_7_6","TRIG0_CHAIN_7_6","TRIG0_COUNTER","TRIG0_COUNTER","TRIG0_CTRL","TRIG0_CTRL","TRIG0_RESULT_1_0","TRIG0_RESULT_1_0","TRIG0_RESULT_3_2","TRIG0_RESULT_3_2","TRIG0_RESULT_5_4","TRIG0_RESULT_5_4","TRIG0_RESULT_7_6","TRIG0_RESULT_7_6","TRIG1_CHAIN_1_0","TRIG1_CHAIN_1_0","TRIG1_CHAIN_3_2","TRIG1_CHAIN_3_2","TRIG1_CHAIN_5_4","TRIG1_CHAIN_5_4","TRIG1_CHAIN_7_6","TRIG1_CHAIN_7_6","TRIG1_COUNTER","TRIG1_COUNTER","TRIG1_CTRL","TRIG1_CTRL","TRIG1_RESULT_1_0","TRIG1_RESULT_1_0","TRIG1_RESULT_3_2","TRIG1_RESULT_3_2","TRIG1_RESULT_5_4","TRIG1_RESULT_5_4","TRIG1_RESULT_7_6","TRIG1_RESULT_7_6","TRIG2_CHAIN_1_0","TRIG2_CHAIN_1_0","TRIG2_CHAIN_3_2","TRIG2_CHAIN_3_2","TRIG2_CHAIN_5_4","TRIG2_CHAIN_5_4","TRIG2_CHAIN_7_6","TRIG2_CHAIN_7_6","TRIG2_COUNTER","TRIG2_COUNTER","TRIG2_CTRL","TRIG2_CTRL","TRIG2_RESULT_1_0","TRIG2_RESULT_1_0","TRIG2_RESULT_3_2","TRIG2_RESULT_3_2","TRIG2_RESULT_5_4","TRIG2_RESULT_5_4","TRIG2_RESULT_7_6","TRIG2_RESULT_7_6","TRIG3_CHAIN_1_0","TRIG3_CHAIN_1_0","TRIG3_CHAIN_3_2","TRIG3_CHAIN_3_2","TRIG3_CHAIN_5_4","TRIG3_CHAIN_5_4","TRIG3_CHAIN_7_6","TRIG3_CHAIN_7_6","TRIG3_COUNTER","TRIG3_COUNTER","TRIG3_CTRL","TRIG3_CTRL","TRIG3_RESULT_1_0","TRIG3_RESULT_1_0","TRIG3_RESULT_3_2","TRIG3_RESULT_3_2","TRIG3_RESULT_5_4","TRIG3_RESULT_5_4","TRIG3_RESULT_7_6","TRIG3_RESULT_7_6","TRIG4_CHAIN_1_0","TRIG4_CHAIN_1_0","TRIG4_CHAIN_3_2","TRIG4_CHAIN_3_2","TRIG4_CHAIN_5_4","TRIG4_CHAIN_5_4","TRIG4_CHAIN_7_6","TRIG4_CHAIN_7_6","TRIG4_COUNTER","TRIG4_COUNTER","TRIG4_CTRL","TRIG4_CTRL","TRIG4_RESULT_1_0","TRIG4_RESULT_1_0","TRIG4_RESULT_3_2","TRIG4_RESULT_3_2","TRIG4_RESULT_5_4","TRIG4_RESULT_5_4","TRIG4_RESULT_7_6","TRIG4_RESULT_7_6","TRIG5_CHAIN_1_0","TRIG5_CHAIN_1_0","TRIG5_CHAIN_3_2","TRIG5_CHAIN_3_2","TRIG5_CHAIN_5_4","TRIG5_CHAIN_5_4","TRIG5_CHAIN_7_6","TRIG5_CHAIN_7_6","TRIG5_COUNTER","TRIG5_COUNTER","TRIG5_CTRL","TRIG5_CTRL","TRIG5_RESULT_1_0","TRIG5_RESULT_1_0","TRIG5_RESULT_3_2","TRIG5_RESULT_3_2","TRIG5_RESULT_5_4","TRIG5_RESULT_5_4","TRIG5_RESULT_7_6","TRIG5_RESULT_7_6","TRIG6_CHAIN_1_0","TRIG6_CHAIN_1_0","TRIG6_CHAIN_3_2","TRIG6_CHAIN_3_2","TRIG6_CHAIN_5_4","TRIG6_CHAIN_5_4","TRIG6_CHAIN_7_6","TRIG6_CHAIN_7_6","TRIG6_COUNTER","TRIG6_COUNTER","TRIG6_CTRL","TRIG6_CTRL","TRIG6_RESULT_1_0","TRIG6_RESULT_1_0","TRIG6_RESULT_3_2","TRIG6_RESULT_3_2","TRIG6_RESULT_5_4","TRIG6_RESULT_5_4","TRIG6_RESULT_7_6","TRIG6_RESULT_7_6","TRIG7_CHAIN_1_0","TRIG7_CHAIN_1_0","TRIG7_CHAIN_3_2","TRIG7_CHAIN_3_2","TRIG7_CHAIN_5_4","TRIG7_CHAIN_5_4","TRIG7_CHAIN_7_6","TRIG7_CHAIN_7_6","TRIG7_COUNTER","TRIG7_COUNTER","TRIG7_CTRL","TRIG7_CTRL","TRIG7_RESULT_1_0","TRIG7_RESULT_1_0","TRIG7_RESULT_3_2","TRIG7_RESULT_3_2","TRIG7_RESULT_5_4","TRIG7_RESULT_5_4","TRIG7_RESULT_7_6","TRIG7_RESULT_7_6","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","DMA_MODE_SEL","EXT0_TRIG_ENABLE","EXT0_TRIG_PRIORITY","EXT1_TRIG_ENABLE","EXT1_TRIG_PRIORITY","PRE_DIVIDER","SOFTRST","TRIG_ENABLE","TSC_BYPASS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TRIG0_ENABLE","TRIG0_REQ","TRIG1_ENABLE","TRIG1_REQ","TRIG2_ENABLE","TRIG2_REQ","TRIG3_ENABLE","TRIG3_REQ","TRIG4_ENABLE","TRIG4_REQ","TRIG5_ENABLE","TRIG5_REQ","TRIG6_ENABLE","TRIG6_REQ","TRIG7_ENABLE","TRIG7_REQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TRIG0_DONE0","TRIG0_DONE1","TRIG1_DONE0","TRIG1_DONE1","TRIG2_DONE0","TRIG2_DONE1","TRIG3_DONE0","TRIG3_DONE1","TRIG4_DONE0","TRIG4_DONE1","TRIG5_DONE0","TRIG5_DONE1","TRIG6_DONE0","TRIG6_DONE1","TRIG7_DONE0","TRIG7_DONE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TRIG0_DONE2","TRIG0_ERR","TRIG1_DONE2","TRIG1_ERR","TRIG2_DONE2","TRIG2_ERR","TRIG3_DONE2","TRIG3_ERR","TRIG4_DONE2","TRIG4_ERR","TRIG5_DONE2","TRIG5_ERR","TRIG6_DONE2","TRIG6_ERR","TRIG7_DONE2","TRIG7_ERR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B0","B2B1","CSEL0","CSEL1","HWTS0","HWTS1","IE0","IE1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B2","B2B3","CSEL2","CSEL3","HWTS2","HWTS3","IE2","IE3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B4","B2B5","CSEL4","CSEL5","HWTS4","HWTS5","IE4","IE5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B2B6","B2B7","CSEL6","CSEL7","HWTS6","HWTS7","IE6","IE7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INIT_DELAY","SAMPLE_INTERVAL","R","RW","W","mask","offset","R","RW","W","mask","offset","SW_TRIG","SYNC_MODE","TRIG_CHAIN","TRIG_MODE","TRIG_PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA0","DATA1","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA2","DATA3","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA4","DATA5","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA6","DATA7","R","RW","W","mask","offset","R","RW","W","mask","offset","AIPSTZ1","AIPSTZ1","AIPSTZ2","AIPSTZ2","AIPSTZ3","AIPSTZ3","AIPSTZ4","AIPSTZ4","Instance","MPR","MPR","OPACR","OPACR","OPACR1","OPACR1","OPACR2","OPACR2","OPACR3","OPACR3","OPACR4","OPACR4","RegisterBlock","borrow","borrow_mut","from","instance","instance","instance","instance","into","number","try_from","try_into","type_id","MPROT0","MPROT1","MPROT2","MPROT3","MPROT5","R","RW","W","mask","offset","MPL0","MPL1","R","RW","W","mask","offset","MPL0","MPL1","R","RW","W","mask","offset","MPL0","MPL1","R","RW","W","mask","offset","MPL0","MPL1","R","RW","W","mask","offset","MPL0","MPL1","OPAC0","OPAC1","OPAC2","OPAC3","OPAC4","OPAC5","OPAC6","OPAC7","OPAC10","OPAC11","OPAC12","OPAC13","OPAC14","OPAC15","OPAC8","OPAC9","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","OPAC16","OPAC17","OPAC18","OPAC19","OPAC20","OPAC21","OPAC22","OPAC23","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","OPAC24","OPAC25","OPAC26","OPAC27","OPAC28","OPAC29","OPAC30","OPAC31","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","OPAC32","OPAC33","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","R","RW","W","mask","offset","TP0","TP1","AOI1","AOI1","AOI2","AOI2","BFCRT010","BFCRT010","BFCRT011","BFCRT011","BFCRT012","BFCRT012","BFCRT013","BFCRT013","BFCRT230","BFCRT230","BFCRT231","BFCRT231","BFCRT232","BFCRT232","BFCRT233","BFCRT233","Instance","RegisterBlock","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","PT0_AC","PT0_BC","PT0_CC","PT0_DC","PT1_AC","PT1_BC","PT1_CC","PT1_DC","R","RW","W","mask","offset","PT0_AC_0","PT0_AC_1","PT0_AC_2","PT0_AC_3","R","RW","W","mask","offset","PT0_BC_0","PT0_BC_1","PT0_BC_2","PT0_BC_3","R","RW","W","mask","offset","PT0_CC_0","PT0_CC_1","PT0_CC_2","PT0_CC_3","R","RW","W","mask","offset","PT0_DC_0","PT0_DC_1","PT0_DC_2","PT0_DC_3","R","RW","W","mask","offset","PT1_AC_0","PT1_AC_1","PT1_AC_2","PT1_AC_3","R","RW","W","mask","offset","PT1_BC_0","PT1_BC_1","PT1_BC_2","PT1_BC_3","R","RW","W","mask","offset","PT1_CC_0","PT1_CC_1","PT1_CC_2","PT1_CC_3","R","RW","W","mask","offset","PT1_DC_0","PT1_DC_1","PT1_DC_2","PT1_DC_3","PT0_AC","PT0_BC","PT0_CC","PT0_DC","PT1_AC","PT1_BC","PT1_CC","PT1_DC","R","RW","W","mask","offset","PT0_AC_0","PT0_AC_1","PT0_AC_2","PT0_AC_3","R","RW","W","mask","offset","PT0_BC_0","PT0_BC_1","PT0_BC_2","PT0_BC_3","R","RW","W","mask","offset","PT0_CC_0","PT0_CC_1","PT0_CC_2","PT0_CC_3","R","RW","W","mask","offset","PT0_DC_0","PT0_DC_1","PT0_DC_2","PT0_DC_3","R","RW","W","mask","offset","PT1_AC_0","PT1_AC_1","PT1_AC_2","PT1_AC_3","R","RW","W","mask","offset","PT1_BC_0","PT1_BC_1","PT1_BC_2","PT1_BC_3","R","RW","W","mask","offset","PT1_CC_0","PT1_CC_1","PT1_CC_2","PT1_CC_3","R","RW","W","mask","offset","PT1_DC_0","PT1_DC_1","PT1_DC_2","PT1_DC_3","PT0_AC","PT0_BC","PT0_CC","PT0_DC","PT1_AC","PT1_BC","PT1_CC","PT1_DC","R","RW","W","mask","offset","PT0_AC_0","PT0_AC_1","PT0_AC_2","PT0_AC_3","R","RW","W","mask","offset","PT0_BC_0","PT0_BC_1","PT0_BC_2","PT0_BC_3","R","RW","W","mask","offset","PT0_CC_0","PT0_CC_1","PT0_CC_2","PT0_CC_3","R","RW","W","mask","offset","PT0_DC_0","PT0_DC_1","PT0_DC_2","PT0_DC_3","R","RW","W","mask","offset","PT1_AC_0","PT1_AC_1","PT1_AC_2","PT1_AC_3","R","RW","W","mask","offset","PT1_BC_0","PT1_BC_1","PT1_BC_2","PT1_BC_3","R","RW","W","mask","offset","PT1_CC_0","PT1_CC_1","PT1_CC_2","PT1_CC_3","R","RW","W","mask","offset","PT1_DC_0","PT1_DC_1","PT1_DC_2","PT1_DC_3","PT0_AC","PT0_BC","PT0_CC","PT0_DC","PT1_AC","PT1_BC","PT1_CC","PT1_DC","R","RW","W","mask","offset","PT0_AC_0","PT0_AC_1","PT0_AC_2","PT0_AC_3","R","RW","W","mask","offset","PT0_BC_0","PT0_BC_1","PT0_BC_2","PT0_BC_3","R","RW","W","mask","offset","PT0_CC_0","PT0_CC_1","PT0_CC_2","PT0_CC_3","R","RW","W","mask","offset","PT0_DC_0","PT0_DC_1","PT0_DC_2","PT0_DC_3","R","RW","W","mask","offset","PT1_AC_0","PT1_AC_1","PT1_AC_2","PT1_AC_3","R","RW","W","mask","offset","PT1_BC_0","PT1_BC_1","PT1_BC_2","PT1_BC_3","R","RW","W","mask","offset","PT1_CC_0","PT1_CC_1","PT1_CC_2","PT1_CC_3","R","RW","W","mask","offset","PT1_DC_0","PT1_DC_1","PT1_DC_2","PT1_DC_3","PT2_AC","PT2_BC","PT2_CC","PT2_DC","PT3_AC","PT3_BC","PT3_CC","PT3_DC","R","RW","W","mask","offset","PT2_AC_0","PT2_AC_1","PT2_AC_2","PT2_AC_3","R","RW","W","mask","offset","PT2_BC_0","PT2_BC_1","PT2_BC_2","PT2_BC_3","R","RW","W","mask","offset","PT2_CC_0","PT2_CC_1","PT2_CC_2","PT2_CC_3","R","RW","W","mask","offset","PT2_DC_0","PT2_DC_1","PT2_DC_2","PT2_DC_3","R","RW","W","mask","offset","PT3_AC_0","PT3_AC_1","PT3_AC_2","PT3_AC_3","R","RW","W","mask","offset","PT3_BC_0","PT3_BC_1","PT3_BC_2","PT3_BC_3","R","RW","W","mask","offset","PT3_CC_0","PT3_CC_1","PT3_CC_2","PT3_CC_3","R","RW","W","mask","offset","PT3_DC_0","PT3_DC_1","PT3_DC_2","PT3_DC_3","PT2_AC","PT2_BC","PT2_CC","PT2_DC","PT3_AC","PT3_BC","PT3_CC","PT3_DC","R","RW","W","mask","offset","PT2_AC_0","PT2_AC_1","PT2_AC_2","PT2_AC_3","R","RW","W","mask","offset","PT2_BC_0","PT2_BC_1","PT2_BC_2","PT2_BC_3","R","RW","W","mask","offset","PT2_CC_0","PT2_CC_1","PT2_CC_2","PT2_CC_3","R","RW","W","mask","offset","PT2_DC_0","PT2_DC_1","PT2_DC_2","PT2_DC_3","R","RW","W","mask","offset","PT3_AC_0","PT3_AC_1","PT3_AC_2","PT3_AC_3","R","RW","W","mask","offset","PT3_BC_0","PT3_BC_1","PT3_BC_2","PT3_BC_3","R","RW","W","mask","offset","PT3_CC_0","PT3_CC_1","PT3_CC_2","PT3_CC_3","R","RW","W","mask","offset","PT3_DC_0","PT3_DC_1","PT3_DC_2","PT3_DC_3","PT2_AC","PT2_BC","PT2_CC","PT2_DC","PT3_AC","PT3_BC","PT3_CC","PT3_DC","R","RW","W","mask","offset","PT2_AC_0","PT2_AC_1","PT2_AC_2","PT2_AC_3","R","RW","W","mask","offset","PT2_BC_0","PT2_BC_1","PT2_BC_2","PT2_BC_3","R","RW","W","mask","offset","PT2_CC_0","PT2_CC_1","PT2_CC_2","PT2_CC_3","R","RW","W","mask","offset","PT2_DC_0","PT2_DC_1","PT2_DC_2","PT2_DC_3","R","RW","W","mask","offset","PT3_AC_0","PT3_AC_1","PT3_AC_2","PT3_AC_3","R","RW","W","mask","offset","PT3_BC_0","PT3_BC_1","PT3_BC_2","PT3_BC_3","R","RW","W","mask","offset","PT3_CC_0","PT3_CC_1","PT3_CC_2","PT3_CC_3","R","RW","W","mask","offset","PT3_DC_0","PT3_DC_1","PT3_DC_2","PT3_DC_3","PT2_AC","PT2_BC","PT2_CC","PT2_DC","PT3_AC","PT3_BC","PT3_CC","PT3_DC","R","RW","W","mask","offset","PT2_AC_0","PT2_AC_1","PT2_AC_2","PT2_AC_3","R","RW","W","mask","offset","PT2_BC_0","PT2_BC_1","PT2_BC_2","PT2_BC_3","R","RW","W","mask","offset","PT2_CC_0","PT2_CC_1","PT2_CC_2","PT2_CC_3","R","RW","W","mask","offset","PT2_DC_0","PT2_DC_1","PT2_DC_2","PT2_DC_3","R","RW","W","mask","offset","PT3_AC_0","PT3_AC_1","PT3_AC_2","PT3_AC_3","R","RW","W","mask","offset","PT3_BC_0","PT3_BC_1","PT3_BC_2","PT3_BC_3","R","RW","W","mask","offset","PT3_CC_0","PT3_CC_1","PT3_CC_2","PT3_CC_3","R","RW","W","mask","offset","PT3_DC_0","PT3_DC_1","PT3_DC_2","PT3_DC_3","ADDR_OFFSET0","ADDR_OFFSET0","ADDR_OFFSET1","ADDR_OFFSET1","AES_KEY0_W0","AES_KEY0_W0","AES_KEY0_W1","AES_KEY0_W1","AES_KEY0_W2","AES_KEY0_W2","AES_KEY0_W3","AES_KEY0_W3","BEE","BEE","CTRL","CTRL","CTR_NONCE0_W0","CTR_NONCE0_W0","CTR_NONCE0_W1","CTR_NONCE0_W1","CTR_NONCE0_W2","CTR_NONCE0_W2","CTR_NONCE0_W3","CTR_NONCE0_W3","CTR_NONCE1_W0","CTR_NONCE1_W0","CTR_NONCE1_W1","CTR_NONCE1_W1","CTR_NONCE1_W2","CTR_NONCE1_W2","CTR_NONCE1_W3","CTR_NONCE1_W3","Instance","REGION1_BOT","REGION1_BOT","REGION1_TOP","REGION1_TOP","RegisterBlock","STATUS","STATUS","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ADDR_OFFSET0","ADDR_OFFSET0_LOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR_OFFSET1","ADDR_OFFSET1_LOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","KEY0","R","RW","W","mask","offset","KEY1","R","RW","W","mask","offset","KEY2","R","RW","W","mask","offset","KEY3","R","RW","W","mask","offset","AC_PROT_EN","AC_PROT_EN_LOCK","BEE_ENABLE","BEE_ENABLE_LOCK","CTRL_AES_MODE_R0","CTRL_AES_MODE_R0_LOCK","CTRL_AES_MODE_R1","CTRL_AES_MODE_R1_LOCK","CTRL_CLK_EN","CTRL_CLK_EN_LOCK","CTRL_SFTRST_N","CTRL_SFTRST_N_LOCK","KEY_REGION_SEL","KEY_REGION_SEL_LOCK","KEY_VALID","KEY_VALID_LOCK","LITTLE_ENDIAN","LITTLE_ENDIAN_LOCK","REGION0_KEY_LOCK","REGION1_ADDR_LOCK","REGION1_KEY_LOCK","SECURITY_LEVEL_R0","SECURITY_LEVEL_R0_LOCK","SECURITY_LEVEL_R1","SECURITY_LEVEL_R1_LOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BEE_ENABLE_0","BEE_ENABLE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","CTRL_AES_MODE_R0_0","CTRL_AES_MODE_R0_1","R","RW","W","mask","offset","R","RW","W","mask","offset","CTRL_AES_MODE_R1_0","CTRL_AES_MODE_R1_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","KEY_REGION_SEL_0","KEY_REGION_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LITTLE_ENDIAN_0","LITTLE_ENDIAN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NONCE00","R","RW","W","mask","offset","NONCE01","R","RW","W","mask","offset","NONCE02","R","RW","W","mask","offset","NONCE03","R","RW","W","mask","offset","NONCE10","R","RW","W","mask","offset","NONCE11","R","RW","W","mask","offset","NONCE12","R","RW","W","mask","offset","NONCE13","R","RW","W","mask","offset","REGION1_BOT","R","RW","W","mask","offset","REGION1_TOP","R","RW","W","mask","offset","BEE_IDLE","IRQ_VEC","R","RW","W","mask","offset","R","RW","W","mask","offset","CAN1","CAN1","CAN2","CAN2","CRCR","CRCR","CTRL1","CTRL1","CTRL2","CTRL2","DBG1","DBG1","DBG2","DBG2","ECR","ECR","ESR1","ESR1","ESR2","ESR2","GFWR","GFWR","IFLAG1","IFLAG1","IFLAG2","IFLAG2","IMASK1","IMASK1","IMASK2","IMASK2","Instance","MCR","MCR","RX14MASK","RX14MASK","RX15MASK","RX15MASK","RXFGMASK","RXFGMASK","RXFIR","RXFIR","RXIMR","RXIMR","RXMGMASK","RXMGMASK","RegisterBlock","TIMER","TIMER","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","CAN3","CAN3","CBT","CBT","CRCR","CRCR","CS0","CS0","CS1","CS1","CS10","CS10","CS11","CS11","CS12","CS12","CS13","CS13","CS14","CS14","CS15","CS15","CS16","CS16","CS17","CS17","CS18","CS18","CS19","CS19","CS2","CS2","CS20","CS20","CS21","CS21","CS22","CS22","CS23","CS23","CS24","CS24","CS25","CS25","CS26","CS26","CS27","CS27","CS28","CS28","CS29","CS29","CS3","CS3","CS30","CS30","CS31","CS31","CS32","CS32","CS33","CS33","CS34","CS34","CS35","CS35","CS36","CS36","CS37","CS37","CS38","CS38","CS39","CS39","CS4","CS4","CS40","CS40","CS41","CS41","CS42","CS42","CS43","CS43","CS44","CS44","CS45","CS45","CS46","CS46","CS47","CS47","CS48","CS48","CS49","CS49","CS5","CS5","CS50","CS50","CS51","CS51","CS52","CS52","CS53","CS53","CS54","CS54","CS55","CS55","CS56","CS56","CS57","CS57","CS58","CS58","CS59","CS59","CS6","CS6","CS60","CS60","CS61","CS61","CS62","CS62","CS63","CS63","CS7","CS7","CS8","CS8","CS9","CS9","CTRL1","CTRL1","CTRL2","CTRL2","ECR","ECR","EDCBT","EDCBT","ENCBT","ENCBT","EPRS","EPRS","ERFCR","ERFCR","ERFFEL","ERFFEL","ERFIER","ERFIER","ERFSR","ERFSR","ESR1","ESR1","ESR2","ESR2","ETDC","ETDC","FDCBT","FDCBT","FDCRC","FDCRC","FDCTRL","FDCTRL","HR_TIME_STAMP","HR_TIME_STAMP","ID0","ID0","ID1","ID1","ID10","ID10","ID11","ID11","ID12","ID12","ID13","ID13","ID14","ID14","ID15","ID15","ID16","ID16","ID17","ID17","ID18","ID18","ID19","ID19","ID2","ID2","ID20","ID20","ID21","ID21","ID22","ID22","ID23","ID23","ID24","ID24","ID25","ID25","ID26","ID26","ID27","ID27","ID28","ID28","ID29","ID29","ID3","ID3","ID30","ID30","ID31","ID31","ID32","ID32","ID33","ID33","ID34","ID34","ID35","ID35","ID36","ID36","ID37","ID37","ID38","ID38","ID39","ID39","ID4","ID4","ID40","ID40","ID41","ID41","ID42","ID42","ID43","ID43","ID44","ID44","ID45","ID45","ID46","ID46","ID47","ID47","ID48","ID48","ID49","ID49","ID5","ID5","ID50","ID50","ID51","ID51","ID52","ID52","ID53","ID53","ID54","ID54","ID55","ID55","ID56","ID56","ID57","ID57","ID58","ID58","ID59","ID59","ID6","ID6","ID60","ID60","ID61","ID61","ID62","ID62","ID63","ID63","ID7","ID7","ID8","ID8","ID9","ID9","IFLAG1","IFLAG1","IFLAG2","IFLAG2","IMASK1","IMASK1","IMASK2","IMASK2","Instance","MB0_16B_WORD0","MB0_16B_WORD0","MB0_16B_WORD1","MB0_16B_WORD1","MB0_32B_WORD4","MB0_32B_WORD4","MB0_32B_WORD5","MB0_32B_WORD5","MB0_64B_WORD12","MB0_64B_WORD12","MB0_64B_WORD13","MB0_64B_WORD13","MB0_64B_WORD8","MB0_64B_WORD8","MB0_64B_WORD9","MB0_64B_WORD9","MB10_16B_WORD0","MB10_16B_WORD0","MB10_16B_WORD1","MB10_16B_WORD1","MB10_32B_WORD0","MB10_32B_WORD0","MB10_32B_WORD1","MB10_32B_WORD1","MB10_32B_WORD4","MB10_32B_WORD4","MB10_32B_WORD5","MB10_32B_WORD5","MB10_64B_WORD0","MB10_64B_WORD0","MB10_64B_WORD1","MB10_64B_WORD1","MB10_64B_WORD12","MB10_64B_WORD12","MB10_64B_WORD13","MB10_64B_WORD13","MB10_64B_WORD4","MB10_64B_WORD4","MB10_64B_WORD5","MB10_64B_WORD5","MB10_64B_WORD8","MB10_64B_WORD8","MB10_64B_WORD9","MB10_64B_WORD9","MB10_8B_WORD0","MB10_8B_WORD0","MB10_8B_WORD1","MB10_8B_WORD1","MB11_16B_CS","MB11_16B_CS","MB11_16B_ID","MB11_16B_ID","MB11_16B_WORD2","MB11_16B_WORD2","MB11_16B_WORD3","MB11_16B_WORD3","MB11_32B_CS","MB11_32B_CS","MB11_32B_ID","MB11_32B_ID","MB11_32B_WORD2","MB11_32B_WORD2","MB11_32B_WORD3","MB11_32B_WORD3","MB11_32B_WORD6","MB11_32B_WORD6","MB11_32B_WORD7","MB11_32B_WORD7","MB11_64B_CS","MB11_64B_CS","MB11_64B_ID","MB11_64B_ID","MB11_64B_WORD10","MB11_64B_WORD10","MB11_64B_WORD11","MB11_64B_WORD11","MB11_64B_WORD14","MB11_64B_WORD14","MB11_64B_WORD15","MB11_64B_WORD15","MB11_64B_WORD2","MB11_64B_WORD2","MB11_64B_WORD3","MB11_64B_WORD3","MB11_64B_WORD6","MB11_64B_WORD6","MB11_64B_WORD7","MB11_64B_WORD7","MB11_8B_WORD0","MB11_8B_WORD0","MB11_8B_WORD1","MB11_8B_WORD1","MB12_16B_WORD0","MB12_16B_WORD0","MB12_16B_WORD1","MB12_16B_WORD1","MB12_32B_WORD0","MB12_32B_WORD0","MB12_32B_WORD1","MB12_32B_WORD1","MB12_32B_WORD4","MB12_32B_WORD4","MB12_32B_WORD5","MB12_32B_WORD5","MB12_64B_WORD0","MB12_64B_WORD0","MB12_64B_WORD1","MB12_64B_WORD1","MB12_64B_WORD12","MB12_64B_WORD12","MB12_64B_WORD13","MB12_64B_WORD13","MB12_64B_WORD4","MB12_64B_WORD4","MB12_64B_WORD5","MB12_64B_WORD5","MB12_64B_WORD8","MB12_64B_WORD8","MB12_64B_WORD9","MB12_64B_WORD9","MB12_8B_WORD0","MB12_8B_WORD0","MB12_8B_WORD1","MB12_8B_WORD1","MB13_16B_CS","MB13_16B_CS","MB13_16B_ID","MB13_16B_ID","MB13_16B_WORD2","MB13_16B_WORD2","MB13_16B_WORD3","MB13_16B_WORD3","MB13_32B_CS","MB13_32B_CS","MB13_32B_ID","MB13_32B_ID","MB13_32B_WORD2","MB13_32B_WORD2","MB13_32B_WORD3","MB13_32B_WORD3","MB13_32B_WORD6","MB13_32B_WORD6","MB13_32B_WORD7","MB13_32B_WORD7","MB13_64B_CS","MB13_64B_CS","MB13_64B_ID","MB13_64B_ID","MB13_64B_WORD10","MB13_64B_WORD10","MB13_64B_WORD11","MB13_64B_WORD11","MB13_64B_WORD14","MB13_64B_WORD14","MB13_64B_WORD15","MB13_64B_WORD15","MB13_64B_WORD2","MB13_64B_WORD2","MB13_64B_WORD3","MB13_64B_WORD3","MB13_64B_WORD6","MB13_64B_WORD6","MB13_64B_WORD7","MB13_64B_WORD7","MB13_8B_WORD0","MB13_8B_WORD0","MB13_8B_WORD1","MB13_8B_WORD1","MB14_16B_WORD0","MB14_16B_WORD0","MB14_16B_WORD1","MB14_16B_WORD1","MB14_32B_WORD0","MB14_32B_WORD0","MB14_32B_WORD1","MB14_32B_WORD1","MB14_32B_WORD4","MB14_32B_WORD4","MB14_32B_WORD5","MB14_32B_WORD5","MB14_8B_WORD0","MB14_8B_WORD0","MB14_8B_WORD1","MB14_8B_WORD1","MB15_16B_CS","MB15_16B_CS","MB15_16B_ID","MB15_16B_ID","MB15_16B_WORD2","MB15_16B_WORD2","MB15_16B_WORD3","MB15_16B_WORD3","MB15_32B_CS","MB15_32B_CS","MB15_32B_ID","MB15_32B_ID","MB15_32B_WORD2","MB15_32B_WORD2","MB15_32B_WORD3","MB15_32B_WORD3","MB15_32B_WORD6","MB15_32B_WORD6","MB15_32B_WORD7","MB15_32B_WORD7","MB16_16B_WORD0","MB16_16B_WORD0","MB16_16B_WORD1","MB16_16B_WORD1","MB16_32B_WORD0","MB16_32B_WORD0","MB16_32B_WORD1","MB16_32B_WORD1","MB16_32B_WORD4","MB16_32B_WORD4","MB16_32B_WORD5","MB16_32B_WORD5","MB17_32B_CS","MB17_32B_CS","MB17_32B_ID","MB17_32B_ID","MB17_32B_WORD2","MB17_32B_WORD2","MB17_32B_WORD3","MB17_32B_WORD3","MB17_32B_WORD6","MB17_32B_WORD6","MB17_32B_WORD7","MB17_32B_WORD7","MB1_32B_WORD6","MB1_32B_WORD6","MB1_32B_WORD7","MB1_32B_WORD7","MB1_64B_WORD10","MB1_64B_WORD10","MB1_64B_WORD11","MB1_64B_WORD11","MB1_64B_WORD14","MB1_64B_WORD14","MB1_64B_WORD15","MB1_64B_WORD15","MB1_64B_WORD2","MB1_64B_WORD2","MB1_64B_WORD3","MB1_64B_WORD3","MB1_64B_WORD6","MB1_64B_WORD6","MB1_64B_WORD7","MB1_64B_WORD7","MB2_64B_WORD0","MB2_64B_WORD0","MB2_64B_WORD1","MB2_64B_WORD1","MB63_8B_WORD0","MB63_8B_WORD0","MB63_8B_WORD1","MB63_8B_WORD1","MCR","MCR","RX14MASK","RX14MASK","RX15MASK","RX15MASK","RXFGMASK","RXFGMASK","RXFIR","RXFIR","RXIMR","RXIMR","RXMGMASK","RXMGMASK","RegisterBlock","TIMER","TIMER","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","BTF","EPRESDIV","EPROPSEG","EPSEG1","EPSEG2","ERJW","R","RW","W","mask","offset","BTF_0","BTF_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","MBCRC","TXCRC","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BOFFMSK","BOFFREC","CLKSRC","ERRMSK","LBUF","LOM","LPB","PRESDIV","PROPSEG","PSEG1","PSEG2","RJW","RWRNMSK","SMP","TSYN","TWRNMSK","R","RW","W","mask","offset","BOFFMSK_0","BOFFMSK_1","R","RW","W","mask","offset","BOFFREC_0","BOFFREC_1","R","RW","W","mask","offset","CLKSRC_0","CLKSRC_1","R","RW","W","mask","offset","ERRMSK_0","ERRMSK_1","R","RW","W","mask","offset","LBUF_0","LBUF_1","R","RW","W","mask","offset","LOM_0","LOM_1","R","RW","W","mask","offset","LPB_0","LPB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RWRNMSK_0","RWRNMSK_1","R","RW","W","mask","offset","SMP_0","SMP_1","R","RW","W","mask","offset","TSYN_0","TSYN_1","R","RW","W","mask","offset","TWRNMSK_0","TWRNMSK_1","BOFFDONEMSK","BTE","EACEN","EDFLTDIS","ERRMSK_FAST","ISOCANFDEN","MBTSBASE","MRP","PREXCEN","RFFN","RRS","TASD","TIMER_SRC","TSTAMPCAP","R","RW","W","mask","offset","BOFFDONEMSK_0","BOFFDONEMSK_1","R","RW","W","mask","offset","BTE_0","BTE_1","R","RW","W","mask","offset","EACEN_0","EACEN_1","R","RW","W","mask","offset","EDFLTDIS_0","EDFLTDIS_1","R","RW","W","mask","offset","ERRMSK_FAST_0","ERRMSK_FAST_1","R","RW","W","mask","offset","ISOCANFDEN_0","ISOCANFDEN_1","R","RW","W","mask","offset","MBTSBASE_0","MBTSBASE_1","MBTSBASE_2","R","RW","W","mask","offset","MRP_0","MRP_1","R","RW","W","mask","offset","PREXCEN_0","PREXCEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RRS_0","RRS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TIMER_SRC_0","TIMER_SRC_1","R","RW","W","mask","offset","TSTAMPCAP_0","TSTAMPCAP_1","TSTAMPCAP_2","TSTAMPCAP_3","RXERRCNT","RXERRCNT_FAST","TXERRCNT","TXERRCNT_FAST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DRJW","DTSEG1","DTSEG2","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NRJW","NTSEG1","NTSEG2","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EDPRESDIV","ENPRESDIV","R","RW","W","mask","offset","R","RW","W","mask","offset","DMALW","ERFEN","ERFWM","NEXIF","NFE","R","RW","W","mask","offset","R","RW","W","mask","offset","ERFEN_0","ERFEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FEL","R","RW","W","mask","offset","ERFDAIE","ERFOVFIE","ERFUFWIE","ERFWMIIE","R","RW","W","mask","offset","ERFDAIE_0","ERFDAIE_1","R","RW","W","mask","offset","ERFOVFIE_0","ERFOVFIE_1","R","RW","W","mask","offset","ERFUFWIE_0","ERFUFWIE_1","R","RW","W","mask","offset","ERFWMIIE_0","ERFWMIIE_1","ERFCLR","ERFDA","ERFE","ERFEL","ERFF","ERFOVF","ERFUFW","ERFWMI","R","RW","W","mask","offset","ERFCLR_0","ERFCLR_1","R","RW","W","mask","offset","ERFDA_0","ERFDA_1","R","RW","W","mask","offset","ERFE_0","ERFE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ERFF_0","ERFF_1","R","RW","W","mask","offset","ERFOVF_0","ERFOVF_1","R","RW","W","mask","offset","ERFUFW_0","ERFUFW_1","R","RW","W","mask","offset","ERFWMI_0","ERFWMI_1","ACKERR","BIT0ERR","BIT0ERR_FAST","BIT1ERR","BIT1ERR_FAST","BOFFDONEINT","BOFFINT","CRCERR","CRCERR_FAST","ERRINT","ERRINT_FAST","ERROVR","FLTCONF","FRMERR","FRMERR_FAST","IDLE","RWRNINT","RX","RXWRN","STFERR","STFERR_FAST","SYNCH","TWRNINT","TX","TXWRN","WAKINT","R","RW","W","mask","offset","ACKERR_0","ACKERR_1","R","RW","W","mask","offset","BIT0ERR_0","BIT0ERR_1","R","RW","W","mask","offset","BIT0ERR_FAST_0","BIT0ERR_FAST_1","R","RW","W","mask","offset","BIT1ERR_0","BIT1ERR_1","R","RW","W","mask","offset","BIT1ERR_FAST_0","BIT1ERR_FAST_1","R","RW","W","mask","offset","BOFFDONEINT_0","BOFFDONEINT_1","R","RW","W","mask","offset","BOFFINT_0","BOFFINT_1","R","RW","W","mask","offset","CRCERR_0","CRCERR_1","R","RW","W","mask","offset","CRCERR_FAST_0","CRCERR_FAST_1","R","RW","W","mask","offset","ERRINT_0","ERRINT_1","R","RW","W","mask","offset","ERRINT_FAST_0","ERRINT_FAST_1","R","RW","W","mask","offset","ERROVR_0","ERROVR_1","R","RW","W","mask","offset","FLTCONF_0","FLTCONF_1","FLTCONF_2","R","RW","W","mask","offset","FRMERR_0","FRMERR_1","R","RW","W","mask","offset","FRMERR_FAST_0","FRMERR_FAST_1","R","RW","W","mask","offset","IDLE_0","IDLE_1","R","RW","W","mask","offset","RWRNINT_0","RWRNINT_1","R","RW","W","mask","offset","RX_0","RX_1","R","RW","W","mask","offset","RXWRN_0","RXWRN_1","R","RW","W","mask","offset","STFERR_0","STFERR_1","R","RW","W","mask","offset","STFERR_FAST_0","STFERR_FAST_1","R","RW","W","mask","offset","SYNCH_0","SYNCH_1","R","RW","W","mask","offset","TWRNINT_0","TWRNINT_1","R","RW","W","mask","offset","TX_0","TX_1","R","RW","W","mask","offset","TXWRN_0","TXWRN_1","R","RW","W","mask","offset","WAKINT_0","WAKINT_1","IMB","LPTM","VPS","R","RW","W","mask","offset","IMB_0","IMB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","VPS_0","VPS_1","ETDCOFF","ETDCVAL","TDMDIS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TDMDIS_0","TDMDIS_1","FPRESDIV","FPROPSEG","FPSEG1","FPSEG2","FRJW","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FD_MBCRC","FD_TXCRC","R","RW","W","mask","offset","R","RW","W","mask","offset","FDRATE","MBDSR0","MBDSR1","TDCEN","TDCFAIL","TDCOFF","TDCVAL","R","RW","W","mask","offset","FDRATE_0","FDRATE_1","R","RW","W","mask","offset","MBDSR0_0","MBDSR0_1","MBDSR0_2","MBDSR0_3","R","RW","W","mask","offset","MBDSR1_0","MBDSR1_1","MBDSR1_2","MBDSR1_3","R","RW","W","mask","offset","TDCEN_0","TDCEN_1","R","RW","W","mask","offset","TDCFAIL_0","TDCFAIL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TS","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BUF0I","BUF31TO8I","BUF4TO1I","BUF5I","BUF6I","BUF7I","R","RW","W","mask","offset","BUF0I_0","BUF0I_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BUF5I_0","BUF5I_1","R","RW","W","mask","offset","BUF6I_0","BUF6I_1","R","RW","W","mask","offset","BUF7I_0","BUF7I_1","BUF63TO32I","R","RW","W","mask","offset","BUF31TO0M","R","RW","W","mask","offset","BUF63TO32M","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_16","DATA_BYTE_17","DATA_BYTE_18","DATA_BYTE_19","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_20","DATA_BYTE_21","DATA_BYTE_22","DATA_BYTE_23","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_48","DATA_BYTE_49","DATA_BYTE_50","DATA_BYTE_51","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_52","DATA_BYTE_53","DATA_BYTE_54","DATA_BYTE_55","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_32","DATA_BYTE_33","DATA_BYTE_34","DATA_BYTE_35","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_36","DATA_BYTE_37","DATA_BYTE_38","DATA_BYTE_39","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_16","DATA_BYTE_17","DATA_BYTE_18","DATA_BYTE_19","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_20","DATA_BYTE_21","DATA_BYTE_22","DATA_BYTE_23","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","DATA_BYTE_48","DATA_BYTE_49","DATA_BYTE_50","DATA_BYTE_51","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_52","DATA_BYTE_53","DATA_BYTE_54","DATA_BYTE_55","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_16","DATA_BYTE_17","DATA_BYTE_18","DATA_BYTE_19","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_20","DATA_BYTE_21","DATA_BYTE_22","DATA_BYTE_23","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_32","DATA_BYTE_33","DATA_BYTE_34","DATA_BYTE_35","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_36","DATA_BYTE_37","DATA_BYTE_38","DATA_BYTE_39","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_40","DATA_BYTE_41","DATA_BYTE_42","DATA_BYTE_43","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_44","DATA_BYTE_45","DATA_BYTE_46","DATA_BYTE_47","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_56","DATA_BYTE_57","DATA_BYTE_58","DATA_BYTE_59","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_60","DATA_BYTE_61","DATA_BYTE_62","DATA_BYTE_63","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_16","DATA_BYTE_17","DATA_BYTE_18","DATA_BYTE_19","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_20","DATA_BYTE_21","DATA_BYTE_22","DATA_BYTE_23","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","DATA_BYTE_48","DATA_BYTE_49","DATA_BYTE_50","DATA_BYTE_51","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_52","DATA_BYTE_53","DATA_BYTE_54","DATA_BYTE_55","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_16","DATA_BYTE_17","DATA_BYTE_18","DATA_BYTE_19","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_20","DATA_BYTE_21","DATA_BYTE_22","DATA_BYTE_23","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_32","DATA_BYTE_33","DATA_BYTE_34","DATA_BYTE_35","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_36","DATA_BYTE_37","DATA_BYTE_38","DATA_BYTE_39","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_40","DATA_BYTE_41","DATA_BYTE_42","DATA_BYTE_43","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_44","DATA_BYTE_45","DATA_BYTE_46","DATA_BYTE_47","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_56","DATA_BYTE_57","DATA_BYTE_58","DATA_BYTE_59","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_60","DATA_BYTE_61","DATA_BYTE_62","DATA_BYTE_63","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_16","DATA_BYTE_17","DATA_BYTE_18","DATA_BYTE_19","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_20","DATA_BYTE_21","DATA_BYTE_22","DATA_BYTE_23","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_16","DATA_BYTE_17","DATA_BYTE_18","DATA_BYTE_19","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_20","DATA_BYTE_21","DATA_BYTE_22","DATA_BYTE_23","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BRS","CODE","DLC","EDL","ESI","IDE","RTR","SRR","TIME_STAMP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EXT","PRIO","STD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_40","DATA_BYTE_41","DATA_BYTE_42","DATA_BYTE_43","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_44","DATA_BYTE_45","DATA_BYTE_46","DATA_BYTE_47","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_56","DATA_BYTE_57","DATA_BYTE_58","DATA_BYTE_59","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_60","DATA_BYTE_61","DATA_BYTE_62","DATA_BYTE_63","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_10","DATA_BYTE_11","DATA_BYTE_8","DATA_BYTE_9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_12","DATA_BYTE_13","DATA_BYTE_14","DATA_BYTE_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_24","DATA_BYTE_25","DATA_BYTE_26","DATA_BYTE_27","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_28","DATA_BYTE_29","DATA_BYTE_30","DATA_BYTE_31","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_0","DATA_BYTE_1","DATA_BYTE_2","DATA_BYTE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA_BYTE_4","DATA_BYTE_5","DATA_BYTE_6","DATA_BYTE_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AEN","DMA","DOZE","FDEN","FRZ","FRZACK","HALT","IDAM","IRMQ","LPMACK","LPRIOEN","MAXMB","MDIS","NOTRDY","RFEN","SLFWAK","SOFTRST","SRXDIS","SUPV","WAKMSK","WAKSRC","WRNEN","R","RW","W","mask","offset","AEN_0","AEN_1","R","RW","W","mask","offset","DMA_0","DMA_1","R","RW","W","mask","offset","DOZE_0","DOZE_1","R","RW","W","mask","offset","FDEN_0","FDEN_1","R","RW","W","mask","offset","FRZ_0","FRZ_1","R","RW","W","mask","offset","FRZACK_0","FRZACK_1","R","RW","W","mask","offset","HALT_0","HALT_1","R","RW","W","mask","offset","IDAM_0","IDAM_1","IDAM_2","IDAM_3","R","RW","W","mask","offset","IRMQ_0","IRMQ_1","R","RW","W","mask","offset","LPMACK_0","LPMACK_1","R","RW","W","mask","offset","LPRIOEN_0","LPRIOEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","MDIS_0","MDIS_1","R","RW","W","mask","offset","NOTRDY_0","NOTRDY_1","R","RW","W","mask","offset","RFEN_0","RFEN_1","R","RW","W","mask","offset","SLFWAK_0","SLFWAK_1","R","RW","W","mask","offset","SOFTRST_0","SOFTRST_1","R","RW","W","mask","offset","SRXDIS_0","SRXDIS_1","R","RW","W","mask","offset","SUPV_0","SUPV_1","R","RW","W","mask","offset","WAKMSK_0","WAKMSK_1","R","RW","W","mask","offset","WAKSRC_0","WAKSRC_1","R","RW","W","mask","offset","WRNEN_0","WRNEN_1","RX14M","R","RW","W","mask","offset","RX15M","R","RW","W","mask","offset","FGM","R","RW","W","mask","offset","IDHIT","R","RW","W","mask","offset","MI","R","RW","W","mask","offset","MG","R","RW","W","mask","offset","TIMER","R","RW","W","mask","offset","MBCRC","TXCRC","R","RW","W","mask","offset","R","RW","W","mask","offset","BOFFMSK","BOFFREC","ERRMSK","LBUF","LOM","LPB","PRESDIV","PROPSEG","PSEG1","PSEG2","RJW","RWRNMSK","SMP","TSYN","TWRNMSK","R","RW","W","mask","offset","BOFFMSK_0","BOFFMSK_1","R","RW","W","mask","offset","BOFFREC_0","BOFFREC_1","R","RW","W","mask","offset","ERRMSK_0","ERRMSK_1","R","RW","W","mask","offset","LBUF_0","LBUF_1","R","RW","W","mask","offset","LOM_0","LOM_1","R","RW","W","mask","offset","LPB_0","LPB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RWRNMSK_0","RWRNMSK_1","R","RW","W","mask","offset","SMP_0","SMP_1","R","RW","W","mask","offset","TSYN_0","TSYN_1","R","RW","W","mask","offset","TWRNMSK_0","TWRNMSK_1","EACEN","MRP","RFFN","RRS","TASD","WRMFRZ","R","RW","W","mask","offset","EACEN_0","EACEN_1","R","RW","W","mask","offset","MRP_0","MRP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RRS_0","RRS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","WRMFRZ_0","WRMFRZ_1","CBN","CFSM","R","RW","W","mask","offset","R","RW","W","mask","offset","APP","MPP","RMP","TAP","R","RW","W","mask","offset","APP_0","APP_1","R","RW","W","mask","offset","MPP_0","MPP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RX_ERR_COUNTER","TX_ERR_COUNTER","R","RW","W","mask","offset","R","RW","W","mask","offset","ACKERR","BIT0ERR","BIT1ERR","BOFFINT","CRCERR","ERRINT","FLTCONF","FRMERR","IDLE","RWRNINT","RX","RXWRN","STFERR","SYNCH","TWRNINT","TX","TXWRN","WAKINT","R","RW","W","mask","offset","ACKERR_0","ACKERR_1","R","RW","W","mask","offset","BIT0ERR_0","BIT0ERR_1","R","RW","W","mask","offset","BIT1ERR_0","BIT1ERR_1","R","RW","W","mask","offset","BOFFINT_0","BOFFINT_1","R","RW","W","mask","offset","CRCERR_0","CRCERR_1","R","RW","W","mask","offset","ERRINT_0","ERRINT_1","R","RW","W","mask","offset","FLTCONF_0","FLTCONF_1","FLTCONF_2","R","RW","W","mask","offset","FRMERR_0","FRMERR_1","R","RW","W","mask","offset","IDLE_0","IDLE_1","R","RW","W","mask","offset","RWRNINT_0","RWRNINT_1","R","RW","W","mask","offset","RX_0","RX_1","R","RW","W","mask","offset","RXWRN_0","RXWRN_1","R","RW","W","mask","offset","STFERR_0","STFERR_1","R","RW","W","mask","offset","SYNCH_0","SYNCH_1","R","RW","W","mask","offset","TWRNINT_0","TWRNINT_1","R","RW","W","mask","offset","TX_0","TX_1","R","RW","W","mask","offset","TXWRN_0","TXWRN_1","R","RW","W","mask","offset","WAKINT_0","WAKINT_1","IMB","LPTM","VPS","R","RW","W","mask","offset","IMB_0","IMB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","VPS_0","VPS_1","GFWR","R","RW","W","mask","offset","BUF31TO8I","BUF4TO0I","BUF5I","BUF6I","BUF7I","R","RW","W","mask","offset","BUF31TO8I_0","BUF31TO8I_1","R","RW","W","mask","offset","BUF4TO0I_0","BUF4TO0I_1","R","RW","W","mask","offset","BUF5I_0","BUF5I_1","R","RW","W","mask","offset","BUF6I_0","BUF6I_1","R","RW","W","mask","offset","BUF7I_0","BUF7I_1","BUFHI","R","RW","W","mask","offset","BUFHI_0","BUFHI_1","BUFLM","R","RW","W","mask","offset","BUFLM_0","BUFLM_1","BUFHM","R","RW","W","mask","offset","BUFHM_0","BUFHM_1","AEN","FRZ","FRZACK","HALT","IDAM","IRMQ","LPMACK","LPRIOEN","MAXMB","MDIS","NOTRDY","RFEN","SLFWAK","SOFTRST","SRXDIS","SUPV","WAKMSK","WAKSRC","WRNEN","R","RW","W","mask","offset","AEN_0","AEN_1","R","RW","W","mask","offset","FRZ_0","FRZ_1","R","RW","W","mask","offset","FRZACK_0","FRZACK_1","R","RW","W","mask","offset","HALT_0","HALT_1","R","RW","W","mask","offset","IDAM_0","IDAM_1","IDAM_2","IDAM_3","R","RW","W","mask","offset","IRMQ_0","IRMQ_1","R","RW","W","mask","offset","LPMACK_0","LPMACK_1","R","RW","W","mask","offset","LPRIOEN_0","LPRIOEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","MDIS_0","MDIS_1","R","RW","W","mask","offset","NOTRDY_0","NOTRDY_1","R","RW","W","mask","offset","RFEN_0","RFEN_1","R","RW","W","mask","offset","SLFWAK_0","SLFWAK_1","R","RW","W","mask","offset","SOFTRST_0","SOFTRST_1","R","RW","W","mask","offset","SRXDIS_0","SRXDIS_1","R","RW","W","mask","offset","SUPV_0","SUPV_1","R","RW","W","mask","offset","WAKMSK_0","WAKMSK_1","R","RW","W","mask","offset","WAKSRC_0","WAKSRC_1","R","RW","W","mask","offset","WRNEN_0","WRNEN_1","RX14M","R","RW","W","mask","offset","RX14M_0","RX14M_1","RX15M","R","RW","W","mask","offset","RX15M_0","RX15M_1","FGM","R","RW","W","mask","offset","FGM_0","FGM_1","IDHIT","R","RW","W","mask","offset","MI","R","RW","W","mask","offset","MI_0","MI_1","MG","R","RW","W","mask","offset","MG_0","MG_1","TIMER","R","RW","W","mask","offset","CACRR","CACRR","CBCDR","CBCDR","CBCMR","CBCMR","CCGR0","CCGR0","CCGR1","CCGR1","CCGR2","CCGR2","CCGR3","CCGR3","CCGR4","CCGR4","CCGR5","CCGR5","CCGR6","CCGR6","CCGR7","CCGR7","CCM","CCM","CCOSR","CCOSR","CCR","CCR","CCSR","CCSR","CDCDR","CDCDR","CDHIPR","CDHIPR","CGPR","CGPR","CIMR","CIMR","CISR","CISR","CLPCR","CLPCR","CMEOR","CMEOR","CS1CDR","CS1CDR","CS2CDR","CS2CDR","CSCDR1","CSCDR1","CSCDR2","CSCDR2","CSCDR3","CSCDR3","CSCMR1","CSCMR1","CSCMR2","CSCMR2","CSR","CSR","Instance","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ARM_PODF","R","RW","W","mask","offset","ARM_PODF_0","ARM_PODF_1","ARM_PODF_2","ARM_PODF_3","ARM_PODF_4","ARM_PODF_5","ARM_PODF_6","ARM_PODF_7","AHB_PODF","IPG_PODF","PERIPH_CLK2_PODF","PERIPH_CLK_SEL","SEMC_ALT_CLK_SEL","SEMC_CLK_SEL","SEMC_PODF","R","RW","W","mask","offset","AHB_PODF_0","AHB_PODF_1","AHB_PODF_2","AHB_PODF_3","AHB_PODF_4","AHB_PODF_5","AHB_PODF_6","AHB_PODF_7","R","RW","W","mask","offset","IPG_PODF_0","IPG_PODF_1","IPG_PODF_2","IPG_PODF_3","R","RW","W","mask","offset","PERIPH_CLK2_PODF_0","PERIPH_CLK2_PODF_1","PERIPH_CLK2_PODF_2","PERIPH_CLK2_PODF_3","PERIPH_CLK2_PODF_4","PERIPH_CLK2_PODF_5","PERIPH_CLK2_PODF_6","PERIPH_CLK2_PODF_7","R","RW","W","mask","offset","PERIPH_CLK_SEL_0","PERIPH_CLK_SEL_1","R","RW","W","mask","offset","SEMC_ALT_CLK_SEL_0","SEMC_ALT_CLK_SEL_1","R","RW","W","mask","offset","SEMC_CLK_SEL_0","SEMC_CLK_SEL_1","R","RW","W","mask","offset","SEMC_PODF_0","SEMC_PODF_1","SEMC_PODF_2","SEMC_PODF_3","SEMC_PODF_4","SEMC_PODF_5","SEMC_PODF_6","SEMC_PODF_7","FLEXSPI2_CLK_SEL","FLEXSPI2_PODF","LCDIF_PODF","LPSPI_CLK_SEL","LPSPI_PODF","PERIPH_CLK2_SEL","PRE_PERIPH_CLK_SEL","TRACE_CLK_SEL","R","RW","W","mask","offset","FLEXSPI2_CLK_SEL_0","FLEXSPI2_CLK_SEL_1","FLEXSPI2_CLK_SEL_2","FLEXSPI2_CLK_SEL_3","R","RW","W","mask","offset","FLEXSPI2_PODF_0","FLEXSPI2_PODF_1","FLEXSPI2_PODF_2","FLEXSPI2_PODF_3","FLEXSPI2_PODF_4","FLEXSPI2_PODF_5","FLEXSPI2_PODF_6","FLEXSPI2_PODF_7","R","RW","W","mask","offset","LCDIF_PODF_0","LCDIF_PODF_1","LCDIF_PODF_2","LCDIF_PODF_3","LCDIF_PODF_4","LCDIF_PODF_5","LCDIF_PODF_6","LCDIF_PODF_7","R","RW","W","mask","offset","LPSPI_CLK_SEL_0","LPSPI_CLK_SEL_1","LPSPI_CLK_SEL_2","LPSPI_CLK_SEL_3","R","RW","W","mask","offset","LPSPI_PODF_0","LPSPI_PODF_1","LPSPI_PODF_2","LPSPI_PODF_3","LPSPI_PODF_4","LPSPI_PODF_5","LPSPI_PODF_6","LPSPI_PODF_7","R","RW","W","mask","offset","PERIPH_CLK2_SEL_0","PERIPH_CLK2_SEL_1","PERIPH_CLK2_SEL_2","R","RW","W","mask","offset","PRE_PERIPH_CLK_SEL_0","PRE_PERIPH_CLK_SEL_1","PRE_PERIPH_CLK_SEL_2","PRE_PERIPH_CLK_SEL_3","R","RW","W","mask","offset","TRACE_CLK_SEL_0","TRACE_CLK_SEL_1","TRACE_CLK_SEL_2","TRACE_CLK_SEL_3","CG0","CG1","CG10","CG11","CG12","CG13","CG14","CG15","CG2","CG3","CG4","CG5","CG6","CG7","CG8","CG9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CG0","CG1","CG10","CG11","CG12","CG13","CG14","CG15","CG2","CG3","CG4","CG5","CG6","CG7","CG8","CG9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CG0","CG1","CG10","CG11","CG12","CG13","CG14","CG15","CG2","CG3","CG4","CG5","CG6","CG7","CG8","CG9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CG0","CG1","CG10","CG11","CG12","CG13","CG14","CG15","CG2","CG3","CG4","CG5","CG6","CG7","CG8","CG9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CG0","CG1","CG10","CG11","CG12","CG13","CG14","CG15","CG2","CG3","CG4","CG5","CG6","CG7","CG8","CG9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CG0","CG1","CG10","CG11","CG12","CG13","CG14","CG15","CG2","CG3","CG4","CG5","CG6","CG7","CG8","CG9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CG0","CG1","CG10","CG11","CG12","CG13","CG14","CG15","CG2","CG3","CG4","CG5","CG6","CG7","CG8","CG9","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CG0","CG1","CG2","CG3","CG4","CG5","CG6","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKO1_DIV","CLKO1_EN","CLKO1_SEL","CLKO2_DIV","CLKO2_EN","CLKO2_SEL","CLK_OUT_SEL","R","RW","W","mask","offset","CLKO1_DIV_0","CLKO1_DIV_1","CLKO1_DIV_2","CLKO1_DIV_3","CLKO1_DIV_4","CLKO1_DIV_5","CLKO1_DIV_6","CLKO1_DIV_7","R","RW","W","mask","offset","CLKO1_EN_0","CLKO1_EN_1","R","RW","W","mask","offset","CLKO1_SEL_0","CLKO1_SEL_1","CLKO1_SEL_10","CLKO1_SEL_11","CLKO1_SEL_12","CLKO1_SEL_13","CLKO1_SEL_14","CLKO1_SEL_15","CLKO1_SEL_3","CLKO1_SEL_5","R","RW","W","mask","offset","CLKO2_DIV_0","CLKO2_DIV_1","CLKO2_DIV_2","CLKO2_DIV_3","CLKO2_DIV_4","CLKO2_DIV_5","CLKO2_DIV_6","CLKO2_DIV_7","R","RW","W","mask","offset","CLKO2_EN_0","CLKO2_EN_1","R","RW","W","mask","offset","CLKO2_SEL_11","CLKO2_SEL_14","CLKO2_SEL_17","CLKO2_SEL_18","CLKO2_SEL_19","CLKO2_SEL_20","CLKO2_SEL_23","CLKO2_SEL_27","CLKO2_SEL_28","CLKO2_SEL_29","CLKO2_SEL_3","CLKO2_SEL_6","R","RW","W","mask","offset","CLK_OUT_SEL_0","CLK_OUT_SEL_1","COSC_EN","OSCNT","RBC_EN","REG_BYPASS_COUNT","R","RW","W","mask","offset","COSC_EN_0","COSC_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RBC_EN_0","RBC_EN_1","R","RW","W","mask","offset","REG_BYPASS_COUNT_0","REG_BYPASS_COUNT_1","REG_BYPASS_COUNT_63","PLL3_SW_CLK_SEL","R","RW","W","mask","offset","PLL3_SW_CLK_SEL_0","PLL3_SW_CLK_SEL_1","FLEXIO1_CLK_PODF","FLEXIO1_CLK_PRED","FLEXIO1_CLK_SEL","SPDIF0_CLK_PODF","SPDIF0_CLK_PRED","SPDIF0_CLK_SEL","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_2","DIVIDE_3","DIVIDE_4","DIVIDE_5","DIVIDE_6","DIVIDE_7","DIVIDE_8","R","RW","W","mask","offset","FLEXIO1_CLK_PRED_0","FLEXIO1_CLK_PRED_1","FLEXIO1_CLK_PRED_2","FLEXIO1_CLK_PRED_3","FLEXIO1_CLK_PRED_4","FLEXIO1_CLK_PRED_5","FLEXIO1_CLK_PRED_6","FLEXIO1_CLK_PRED_7","R","RW","W","mask","offset","FLEXIO1_CLK_SEL_0","FLEXIO1_CLK_SEL_1","FLEXIO1_CLK_SEL_2","FLEXIO1_CLK_SEL_3","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_2","DIVIDE_3","DIVIDE_4","DIVIDE_5","DIVIDE_6","DIVIDE_7","DIVIDE_8","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_2","DIVIDE_3","DIVIDE_4","DIVIDE_5","DIVIDE_6","DIVIDE_7","DIVIDE_8","R","RW","W","mask","offset","SPDIF0_CLK_SEL_0","SPDIF0_CLK_SEL_1","SPDIF0_CLK_SEL_2","SPDIF0_CLK_SEL_3","AHB_PODF_BUSY","ARM_PODF_BUSY","PERIPH2_CLK_SEL_BUSY","PERIPH_CLK_SEL_BUSY","SEMC_PODF_BUSY","R","RW","W","mask","offset","AHB_PODF_BUSY_0","AHB_PODF_BUSY_1","R","RW","W","mask","offset","ARM_PODF_BUSY_0","ARM_PODF_BUSY_1","R","RW","W","mask","offset","PERIPH2_CLK_SEL_BUSY_0","PERIPH2_CLK_SEL_BUSY_1","R","RW","W","mask","offset","PERIPH_CLK_SEL_BUSY_0","PERIPH_CLK_SEL_BUSY_1","R","RW","W","mask","offset","SEMC_PODF_BUSY_0","SEMC_PODF_BUSY_1","EFUSE_PROG_SUPPLY_GATE","FPL","INT_MEM_CLK_LPM","PMIC_DELAY_SCALER","SYS_MEM_DS_CTRL","R","RW","W","mask","offset","EFUSE_PROG_SUPPLY_GATE_0","EFUSE_PROG_SUPPLY_GATE_1","R","RW","W","mask","offset","FPL_0","FPL_1","R","RW","W","mask","offset","INT_MEM_CLK_LPM_0","INT_MEM_CLK_LPM_1","R","RW","W","mask","offset","PMIC_DELAY_SCALER_0","PMIC_DELAY_SCALER_1","R","RW","W","mask","offset","SYS_MEM_DS_CTRL_0","SYS_MEM_DS_CTRL_1","SYS_MEM_DS_CTRL_2","ARM_PODF_LOADED","MASK_AHB_PODF_LOADED","MASK_COSC_READY","MASK_LRF_PLL","MASK_PERIPH2_CLK_SEL_LOADED","MASK_PERIPH_CLK_SEL_LOADED","MASK_SEMC_PODF_LOADED","R","RW","W","mask","offset","ARM_PODF_LOADED_0","ARM_PODF_LOADED_1","R","RW","W","mask","offset","MASK_AHB_PODF_LOADED_0","MASK_AHB_PODF_LOADED_1","R","RW","W","mask","offset","MASK_COSC_READY_0","MASK_COSC_READY_1","R","RW","W","mask","offset","MASK_LRF_PLL_0","MASK_LRF_PLL_1","R","RW","W","mask","offset","MASK_PERIPH2_CLK_SEL_LOADED_0","MASK_PERIPH2_CLK_SEL_LOADED_1","R","RW","W","mask","offset","MASK_PERIPH_CLK_SEL_LOADED_0","MASK_PERIPH_CLK_SEL_LOADED_1","R","RW","W","mask","offset","MASK_SEMC_PODF_LOADED_0","MASK_SEMC_PODF_LOADED_1","AHB_PODF_LOADED","ARM_PODF_LOADED","COSC_READY","LRF_PLL","PERIPH2_CLK_SEL_LOADED","PERIPH_CLK_SEL_LOADED","SEMC_PODF_LOADED","R","RW","W","mask","offset","AHB_PODF_LOADED_0","AHB_PODF_LOADED_1","R","RW","W","mask","offset","ARM_PODF_LOADED_0","ARM_PODF_LOADED_1","R","RW","W","mask","offset","COSC_READY_0","COSC_READY_1","R","RW","W","mask","offset","LRF_PLL_0","LRF_PLL_1","R","RW","W","mask","offset","PERIPH2_CLK_SEL_LOADED_0","PERIPH2_CLK_SEL_LOADED_1","R","RW","W","mask","offset","PERIPH_CLK_SEL_LOADED_0","PERIPH_CLK_SEL_LOADED_1","R","RW","W","mask","offset","SEMC_PODF_LOADED_0","SEMC_PODF_LOADED_1","ARM_CLK_DIS_ON_LPM","BYPASS_LPM_HS0","BYPASS_LPM_HS1","COSC_PWRDOWN","DIS_REF_OSC","LPM","MASK_CORE0_WFI","MASK_L2CC_IDLE","MASK_SCU_IDLE","SBYOS","STBY_COUNT","VSTBY","R","RW","W","mask","offset","ARM_CLK_DIS_ON_LPM_0","ARM_CLK_DIS_ON_LPM_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","COSC_PWRDOWN_0","COSC_PWRDOWN_1","R","RW","W","mask","offset","DIS_REF_OSC_0","DIS_REF_OSC_1","R","RW","W","mask","offset","LPM_0","LPM_1","LPM_2","R","RW","W","mask","offset","MASK_CORE0_WFI_0","MASK_CORE0_WFI_1","R","RW","W","mask","offset","MASK_L2CC_IDLE_0","MASK_L2CC_IDLE_1","R","RW","W","mask","offset","MASK_SCU_IDLE_0","MASK_SCU_IDLE_1","R","RW","W","mask","offset","SBYOS_0","SBYOS_1","R","RW","W","mask","offset","STBY_COUNT_0","STBY_COUNT_1","STBY_COUNT_2","STBY_COUNT_3","R","RW","W","mask","offset","VSTBY_0","VSTBY_1","MOD_EN_OV_CAN1_CPI","MOD_EN_OV_CAN2_CPI","MOD_EN_OV_CANFD_CPI","MOD_EN_OV_GPT","MOD_EN_OV_PIT","MOD_EN_OV_TRNG","MOD_EN_USDHC","R","RW","W","mask","offset","MOD_EN_OV_CAN1_CPI_0","MOD_EN_OV_CAN1_CPI_1","R","RW","W","mask","offset","MOD_EN_OV_CAN2_CPI_0","MOD_EN_OV_CAN2_CPI_1","R","RW","W","mask","offset","MOD_EN_OV_CANFD_CPI_0","MOD_EN_OV_CANFD_CPI_1","R","RW","W","mask","offset","MOD_EN_OV_GPT_0","MOD_EN_OV_GPT_1","R","RW","W","mask","offset","MOD_EN_OV_PIT_0","MOD_EN_OV_PIT_1","R","RW","W","mask","offset","MOD_EN_OV_TRNG_0","MOD_EN_OV_TRNG_1","R","RW","W","mask","offset","MOD_EN_USDHC_0","MOD_EN_USDHC_1","FLEXIO2_CLK_PODF","FLEXIO2_CLK_PRED","SAI1_CLK_PODF","SAI1_CLK_PRED","SAI3_CLK_PODF","SAI3_CLK_PRED","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_2","DIVIDE_3","DIVIDE_4","DIVIDE_5","DIVIDE_6","DIVIDE_7","DIVIDE_8","R","RW","W","mask","offset","FLEXIO2_CLK_PRED_0","FLEXIO2_CLK_PRED_1","FLEXIO2_CLK_PRED_2","FLEXIO2_CLK_PRED_3","FLEXIO2_CLK_PRED_4","FLEXIO2_CLK_PRED_5","FLEXIO2_CLK_PRED_6","FLEXIO2_CLK_PRED_7","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_11","DIVIDE_12","DIVIDE_13","DIVIDE_14","DIVIDE_15","DIVIDE_16","DIVIDE_17","DIVIDE_18","DIVIDE_19","DIVIDE_2","DIVIDE_20","DIVIDE_21","DIVIDE_22","DIVIDE_23","DIVIDE_24","DIVIDE_25","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_7","DIVIDE_8","DIVIDE_9","R","RW","W","mask","offset","SAI1_CLK_PRED_0","SAI1_CLK_PRED_1","SAI1_CLK_PRED_2","SAI1_CLK_PRED_3","SAI1_CLK_PRED_4","SAI1_CLK_PRED_5","SAI1_CLK_PRED_6","SAI1_CLK_PRED_7","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_11","DIVIDE_12","DIVIDE_13","DIVIDE_14","DIVIDE_15","DIVIDE_16","DIVIDE_17","DIVIDE_18","DIVIDE_19","DIVIDE_2","DIVIDE_20","DIVIDE_21","DIVIDE_22","DIVIDE_23","DIVIDE_24","DIVIDE_25","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_7","DIVIDE_8","DIVIDE_9","R","RW","W","mask","offset","SAI3_CLK_PRED_0","SAI3_CLK_PRED_1","SAI3_CLK_PRED_2","SAI3_CLK_PRED_3","SAI3_CLK_PRED_4","SAI3_CLK_PRED_5","SAI3_CLK_PRED_6","SAI3_CLK_PRED_7","SAI2_CLK_PODF","SAI2_CLK_PRED","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_11","DIVIDE_12","DIVIDE_13","DIVIDE_14","DIVIDE_15","DIVIDE_16","DIVIDE_17","DIVIDE_18","DIVIDE_19","DIVIDE_2","DIVIDE_20","DIVIDE_21","DIVIDE_22","DIVIDE_23","DIVIDE_24","DIVIDE_25","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_7","DIVIDE_8","DIVIDE_9","R","RW","W","mask","offset","SAI2_CLK_PRED_0","SAI2_CLK_PRED_1","SAI2_CLK_PRED_2","SAI2_CLK_PRED_3","SAI2_CLK_PRED_4","SAI2_CLK_PRED_5","SAI2_CLK_PRED_6","SAI2_CLK_PRED_7","TRACE_PODF","UART_CLK_PODF","UART_CLK_SEL","USDHC1_PODF","USDHC2_PODF","R","RW","W","mask","offset","TRACE_PODF_0","TRACE_PODF_1","TRACE_PODF_2","TRACE_PODF_3","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_11","DIVIDE_12","DIVIDE_13","DIVIDE_14","DIVIDE_15","DIVIDE_16","DIVIDE_17","DIVIDE_18","DIVIDE_19","DIVIDE_2","DIVIDE_20","DIVIDE_21","DIVIDE_22","DIVIDE_23","DIVIDE_24","DIVIDE_25","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_7","DIVIDE_8","DIVIDE_9","R","RW","W","mask","offset","UART_CLK_SEL_0","UART_CLK_SEL_1","R","RW","W","mask","offset","USDHC1_PODF_0","USDHC1_PODF_1","USDHC1_PODF_2","USDHC1_PODF_3","USDHC1_PODF_4","USDHC1_PODF_5","USDHC1_PODF_6","USDHC1_PODF_7","R","RW","W","mask","offset","USDHC2_PODF_0","USDHC2_PODF_1","USDHC2_PODF_2","USDHC2_PODF_3","USDHC2_PODF_4","USDHC2_PODF_5","USDHC2_PODF_6","USDHC2_PODF_7","LCDIF_PRED","LCDIF_PRE_CLK_SEL","LPI2C_CLK_PODF","LPI2C_CLK_SEL","R","RW","W","mask","offset","LCDIF_PRED_0","LCDIF_PRED_1","LCDIF_PRED_2","LCDIF_PRED_3","LCDIF_PRED_4","LCDIF_PRED_5","LCDIF_PRED_6","LCDIF_PRED_7","R","RW","W","mask","offset","LCDIF_PRE_CLK_SEL_0","LCDIF_PRE_CLK_SEL_1","LCDIF_PRE_CLK_SEL_2","LCDIF_PRE_CLK_SEL_3","LCDIF_PRE_CLK_SEL_4","LCDIF_PRE_CLK_SEL_5","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_11","DIVIDE_12","DIVIDE_13","DIVIDE_14","DIVIDE_15","DIVIDE_16","DIVIDE_17","DIVIDE_18","DIVIDE_19","DIVIDE_2","DIVIDE_20","DIVIDE_21","DIVIDE_22","DIVIDE_23","DIVIDE_24","DIVIDE_25","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_7","DIVIDE_8","DIVIDE_9","R","RW","W","mask","offset","LPI2C_CLK_SEL_0","LPI2C_CLK_SEL_1","CSI_CLK_SEL","CSI_PODF","R","RW","W","mask","offset","CSI_CLK_SEL_0","CSI_CLK_SEL_1","CSI_CLK_SEL_2","CSI_CLK_SEL_3","R","RW","W","mask","offset","CSI_PODF_0","CSI_PODF_1","CSI_PODF_2","CSI_PODF_3","CSI_PODF_4","CSI_PODF_5","CSI_PODF_6","CSI_PODF_7","FLEXSPI_CLK_SEL","FLEXSPI_PODF","PERCLK_CLK_SEL","PERCLK_PODF","SAI1_CLK_SEL","SAI2_CLK_SEL","SAI3_CLK_SEL","USDHC1_CLK_SEL","USDHC2_CLK_SEL","R","RW","W","mask","offset","FLEXSPI_CLK_SEL_0","FLEXSPI_CLK_SEL_1","FLEXSPI_CLK_SEL_2","FLEXSPI_CLK_SEL_3","R","RW","W","mask","offset","FLEXSPI_PODF_0","FLEXSPI_PODF_1","FLEXSPI_PODF_2","FLEXSPI_PODF_3","FLEXSPI_PODF_4","FLEXSPI_PODF_5","FLEXSPI_PODF_6","FLEXSPI_PODF_7","R","RW","W","mask","offset","PERCLK_CLK_SEL_0","PERCLK_CLK_SEL_1","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_11","DIVIDE_12","DIVIDE_13","DIVIDE_14","DIVIDE_15","DIVIDE_16","DIVIDE_17","DIVIDE_18","DIVIDE_19","DIVIDE_2","DIVIDE_20","DIVIDE_21","DIVIDE_22","DIVIDE_23","DIVIDE_24","DIVIDE_25","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_7","DIVIDE_8","DIVIDE_9","R","RW","W","mask","offset","SAI1_CLK_SEL_0","SAI1_CLK_SEL_1","SAI1_CLK_SEL_2","R","RW","W","mask","offset","SAI2_CLK_SEL_0","SAI2_CLK_SEL_1","SAI2_CLK_SEL_2","R","RW","W","mask","offset","SAI3_CLK_SEL_0","SAI3_CLK_SEL_1","SAI3_CLK_SEL_2","R","RW","W","mask","offset","USDHC1_CLK_SEL_0","USDHC1_CLK_SEL_1","R","RW","W","mask","offset","USDHC2_CLK_SEL_0","USDHC2_CLK_SEL_1","CAN_CLK_PODF","CAN_CLK_SEL","FLEXIO2_CLK_SEL","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_11","DIVIDE_12","DIVIDE_13","DIVIDE_14","DIVIDE_15","DIVIDE_16","DIVIDE_17","DIVIDE_18","DIVIDE_19","DIVIDE_2","DIVIDE_20","DIVIDE_21","DIVIDE_22","DIVIDE_23","DIVIDE_24","DIVIDE_25","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_7","DIVIDE_8","DIVIDE_9","R","RW","W","mask","offset","CAN_CLK_SEL_0","CAN_CLK_SEL_1","CAN_CLK_SEL_2","CAN_CLK_SEL_3","R","RW","W","mask","offset","FLEXIO2_CLK_SEL_0","FLEXIO2_CLK_SEL_1","FLEXIO2_CLK_SEL_2","FLEXIO2_CLK_SEL_3","CAMP2_READY","COSC_READY","REF_EN_B","R","RW","W","mask","offset","CAMP2_READY_0","CAMP2_READY_1","R","RW","W","mask","offset","COSC_READY_0","COSC_READY_1","R","RW","W","mask","offset","REF_EN_B_0","REF_EN_B_1","CCM_ANALOG","CCM_ANALOG","Instance","MISC0","MISC0","MISC0_CLR","MISC0_CLR","MISC0_SET","MISC0_SET","MISC0_TOG","MISC0_TOG","MISC1","MISC1","MISC1_CLR","MISC1_CLR","MISC1_SET","MISC1_SET","MISC1_TOG","MISC1_TOG","MISC2","MISC2","MISC2_CLR","MISC2_CLR","MISC2_SET","MISC2_SET","MISC2_TOG","MISC2_TOG","PFD_480","PFD_480","PFD_480_CLR","PFD_480_CLR","PFD_480_SET","PFD_480_SET","PFD_480_TOG","PFD_480_TOG","PFD_528","PFD_528","PFD_528_CLR","PFD_528_CLR","PFD_528_SET","PFD_528_SET","PFD_528_TOG","PFD_528_TOG","PLL_ARM","PLL_ARM","PLL_ARM_CLR","PLL_ARM_CLR","PLL_ARM_SET","PLL_ARM_SET","PLL_ARM_TOG","PLL_ARM_TOG","PLL_AUDIO","PLL_AUDIO","PLL_AUDIO_CLR","PLL_AUDIO_CLR","PLL_AUDIO_DENOM","PLL_AUDIO_DENOM","PLL_AUDIO_NUM","PLL_AUDIO_NUM","PLL_AUDIO_SET","PLL_AUDIO_SET","PLL_AUDIO_TOG","PLL_AUDIO_TOG","PLL_ENET","PLL_ENET","PLL_ENET_CLR","PLL_ENET_CLR","PLL_ENET_SET","PLL_ENET_SET","PLL_ENET_TOG","PLL_ENET_TOG","PLL_SYS","PLL_SYS","PLL_SYS_CLR","PLL_SYS_CLR","PLL_SYS_DENOM","PLL_SYS_DENOM","PLL_SYS_NUM","PLL_SYS_NUM","PLL_SYS_SET","PLL_SYS_SET","PLL_SYS_SS","PLL_SYS_SS","PLL_SYS_TOG","PLL_SYS_TOG","PLL_USB1","PLL_USB1","PLL_USB1_CLR","PLL_USB1_CLR","PLL_USB1_SET","PLL_USB1_SET","PLL_USB1_TOG","PLL_USB1_TOG","PLL_USB2","PLL_USB2","PLL_USB2_CLR","PLL_USB2_CLR","PLL_USB2_SET","PLL_USB2_SET","PLL_USB2_TOG","PLL_USB2_TOG","PLL_VIDEO","PLL_VIDEO","PLL_VIDEO_CLR","PLL_VIDEO_CLR","PLL_VIDEO_DENOM","PLL_VIDEO_DENOM","PLL_VIDEO_NUM","PLL_VIDEO_NUM","PLL_VIDEO_SET","PLL_VIDEO_SET","PLL_VIDEO_TOG","PLL_VIDEO_TOG","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_OK","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_OK","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","PLL3_DISABLE_0","PLL3_DISABLE_1","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_OK","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_OK","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","PLL3_DISABLE_0","PLL3_DISABLE_1","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_OK","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_OK","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","PLL3_DISABLE_0","PLL3_DISABLE_1","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_OK","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_OK","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","PLL3_DISABLE_0","PLL3_DISABLE_1","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFD0_CLKGATE","PFD0_FRAC","PFD0_STABLE","PFD1_CLKGATE","PFD1_FRAC","PFD1_STABLE","PFD2_CLKGATE","PFD2_FRAC","PFD2_STABLE","PFD3_CLKGATE","PFD3_FRAC","PFD3_STABLE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","B","R","RW","W","mask","offset","A","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","ENET2_DIV_SELECT","ENET2_REF_EN","ENET_25M_REF_EN","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENET2_DIV_SELECT_0","ENET2_DIV_SELECT_1","ENET2_DIV_SELECT_2","ENET2_DIV_SELECT_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","ENET2_DIV_SELECT","ENET2_REF_EN","ENET_25M_REF_EN","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENET2_DIV_SELECT_0","ENET2_DIV_SELECT_1","ENET2_DIV_SELECT_2","ENET2_DIV_SELECT_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","ENET2_DIV_SELECT","ENET2_REF_EN","ENET_25M_REF_EN","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENET2_DIV_SELECT_0","ENET2_DIV_SELECT_1","ENET2_DIV_SELECT_2","ENET2_DIV_SELECT_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","ENET2_DIV_SELECT","ENET2_REF_EN","ENET_25M_REF_EN","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENET2_DIV_SELECT_0","ENET2_DIV_SELECT_1","ENET2_DIV_SELECT_2","ENET2_DIV_SELECT_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","B","R","RW","W","mask","offset","A","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENABLE","STEP","STOP","R","RW","W","mask","offset","ENABLE_0","ENABLE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_USB_CLKS_0","EN_USB_CLKS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_USB_CLKS_0","EN_USB_CLKS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_USB_CLKS_0","EN_USB_CLKS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_USB_CLKS_0","EN_USB_CLKS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","EN_USB_CLKS","LOCK","POWER","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","B","R","RW","W","mask","offset","A","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","BYPASS","BYPASS_CLK_SRC","DIV_SELECT","ENABLE","LOCK","POST_DIV_SELECT","POWERDOWN","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK1","REF_CLK_24M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","POST_DIV_SELECT_0","POST_DIV_SELECT_1","POST_DIV_SELECT_2","R","RW","W","mask","offset","CMP1","CMP1","CMP2","CMP2","CMP3","CMP3","CMP4","CMP4","CR0","CR0","CR1","CR1","DACCR","DACCR","FPR","FPR","Instance","MUXCR","MUXCR","RegisterBlock","SCR","SCR","borrow","borrow_mut","from","instance","instance","instance","instance","into","number","try_from","try_into","type_id","FILTER_CNT","HYSTCTR","R","RW","W","mask","offset","FILTER_CNT_0","FILTER_CNT_1","FILTER_CNT_2","FILTER_CNT_3","FILTER_CNT_4","FILTER_CNT_5","FILTER_CNT_6","FILTER_CNT_7","R","RW","W","mask","offset","HYSTCTR_0","HYSTCTR_1","HYSTCTR_2","HYSTCTR_3","COS","EN","INV","OPE","PMODE","SE","WE","R","RW","W","mask","offset","COS_0","COS_1","R","RW","W","mask","offset","EN_0","EN_1","R","RW","W","mask","offset","INV_0","INV_1","R","RW","W","mask","offset","OPE_0","OPE_1","R","RW","W","mask","offset","PMODE_0","PMODE_1","R","RW","W","mask","offset","SE_0","SE_1","R","RW","W","mask","offset","WE_0","WE_1","DACEN","VOSEL","VRSEL","R","RW","W","mask","offset","DACEN_0","DACEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","VRSEL_0","VRSEL_1","FILT_PER","R","RW","W","mask","offset","MSEL","PSEL","R","RW","W","mask","offset","MSEL_0","MSEL_1","MSEL_2","MSEL_3","MSEL_4","MSEL_5","MSEL_6","MSEL_7","R","RW","W","mask","offset","PSEL_0","PSEL_1","PSEL_2","PSEL_3","PSEL_4","PSEL_5","PSEL_6","PSEL_7","CFF","CFR","COUT","DMAEN","IEF","IER","R","RW","W","mask","offset","CFF_0","CFF_1","R","RW","W","mask","offset","CFR_0","CFR_1","R","RW","W","mask","offset","R","RW","W","mask","offset","DMAEN_0","DMAEN_1","R","RW","W","mask","offset","IEF_0","IEF_1","R","RW","W","mask","offset","IER_0","IER_1","CSI","CSI","CSICR1","CSICR1","CSICR18","CSICR18","CSICR19","CSICR19","CSICR2","CSICR2","CSICR3","CSICR3","CSIDMASA_FB1","CSIDMASA_FB1","CSIDMASA_FB2","CSIDMASA_FB2","CSIDMASA_STATFIFO","CSIDMASA_STATFIFO","CSIDMATS_STATFIFO","CSIDMATS_STATFIFO","CSIFBUF_PARA","CSIFBUF_PARA","CSIIMAG_PARA","CSIIMAG_PARA","CSIRFIFO","CSIRFIFO","CSIRXCNT","CSIRXCNT","CSISR","CSISR","CSISTATFIFO","CSISTATFIFO","Instance","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","CCIR_EN","CCIR_MODE","CLR_RXFIFO","CLR_STATFIFO","COF_INT_EN","EOF_INT_EN","EXT_VSYNC","FB1_DMA_DONE_INTEN","FB2_DMA_DONE_INTEN","FCC","GCLK_MODE","HSYNC_POL","INV_DATA","INV_PCLK","PACK_DIR","PIXEL_BIT","PRP_IF_EN","REDGE","RF_OR_INTEN","RXFF_INTEN","SFF_DMA_DONE_INTEN","SF_OR_INTEN","SOF_INTEN","SOF_POL","STATFF_INTEN","SWAP16_EN","AHB_HPROT","BASEADDR_CHANGE_ERROR_IE","BASEADDR_SWITCH_EN","BASEADDR_SWITCH_SEL","CSI_ENABLE","DEINTERLACE_EN","DMA_FIELD1_DONE_IE","FIELD0_DONE_IE","LAST_DMA_REQ_SEL","MASK_OPTION","PARALLEL24_EN","RGB888A_FORMAT_SEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BASEADDR_SWITCH_SEL_0","BASEADDR_SWITCH_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","DEINTERLACE_EN_0","DEINTERLACE_EN_1","R","RW","W","mask","offset","DMA_FIELD1_DONE_IE_0","DMA_FIELD1_DONE_IE_1","R","RW","W","mask","offset","FIELD0_DONE_IE_0","FIELD0_DONE_IE_1","R","RW","W","mask","offset","LAST_DMA_REQ_SEL_0","LAST_DMA_REQ_SEL_1","R","RW","W","mask","offset","MASK_OPTION_0","MASK_OPTION_1","MASK_OPTION_2","MASK_OPTION_3","R","RW","W","mask","offset","R","RW","W","mask","offset","RGB888A_FORMAT_SEL_0","RGB888A_FORMAT_SEL_1","DMA_RFIFO_HIGHEST_FIFO_LEVEL","R","RW","W","mask","offset","R","RW","W","mask","offset","CCIR_EN_0","CCIR_EN_1","R","RW","W","mask","offset","CCIR_MODE_0","CCIR_MODE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","COF_INT_EN_0","COF_INT_EN_1","R","RW","W","mask","offset","EOF_INT_EN_0","EOF_INT_EN_1","R","RW","W","mask","offset","EXT_VSYNC_0","EXT_VSYNC_1","R","RW","W","mask","offset","FB1_DMA_DONE_INTEN_0","FB1_DMA_DONE_INTEN_1","R","RW","W","mask","offset","FB2_DMA_DONE_INTEN_0","FB2_DMA_DONE_INTEN_1","R","RW","W","mask","offset","FCC_0","FCC_1","R","RW","W","mask","offset","GCLK_MODE_0","GCLK_MODE_1","R","RW","W","mask","offset","HSYNC_POL_0","HSYNC_POL_1","R","RW","W","mask","offset","INV_DATA_0","INV_DATA_1","R","RW","W","mask","offset","INV_PCLK_0","INV_PCLK_1","R","RW","W","mask","offset","PACK_DIR_0","PACK_DIR_1","R","RW","W","mask","offset","PIXEL_BIT_0","PIXEL_BIT_1","R","RW","W","mask","offset","PRP_IF_EN_0","PRP_IF_EN_1","R","RW","W","mask","offset","REDGE_0","REDGE_1","R","RW","W","mask","offset","RF_OR_INTEN_0","RF_OR_INTEN_1","R","RW","W","mask","offset","RXFF_INTEN_0","RXFF_INTEN_1","R","RW","W","mask","offset","SFF_DMA_DONE_INTEN_0","SFF_DMA_DONE_INTEN_1","R","RW","W","mask","offset","SF_OR_INTEN_0","SF_OR_INTEN_1","R","RW","W","mask","offset","SOF_INTEN_0","SOF_INTEN_1","R","RW","W","mask","offset","SOF_POL_0","SOF_POL_1","R","RW","W","mask","offset","STATFF_INTEN_0","STATFF_INTEN_1","R","RW","W","mask","offset","SWAP16_EN_0","SWAP16_EN_1","AFS","BTS","DMA_BURST_TYPE_RFF","DMA_BURST_TYPE_SFF","DRM","HSC","LVRM","SCE","VSC","R","RW","W","mask","offset","AFS_0","AFS_1","AFS_2","R","RW","W","mask","offset","BTS_0","BTS_1","BTS_2","BTS_3","R","RW","W","mask","offset","DMA_BURST_TYPE_RFF_0","DMA_BURST_TYPE_RFF_1","DMA_BURST_TYPE_RFF_3","R","RW","W","mask","offset","DMA_BURST_TYPE_SFF_0","DMA_BURST_TYPE_SFF_1","DMA_BURST_TYPE_SFF_3","R","RW","W","mask","offset","DRM_0","DRM_1","R","RW","W","mask","offset","R","RW","W","mask","offset","LVRM_0","LVRM_1","LVRM_2","LVRM_3","LVRM_4","LVRM_5","LVRM_6","R","RW","W","mask","offset","SCE_0","SCE_1","R","RW","W","mask","offset","DMA_REFLASH_RFF","DMA_REFLASH_SFF","DMA_REQ_EN_RFF","DMA_REQ_EN_SFF","ECC_AUTO_EN","ECC_INT_EN","FRMCNT","FRMCNT_RST","HRESP_ERR_EN","RXFF_LEVEL","STATFF_LEVEL","TWO_8BIT_SENSOR","ZERO_PACK_EN","R","RW","W","mask","offset","DMA_REFLASH_RFF_0","DMA_REFLASH_RFF_1","R","RW","W","mask","offset","DMA_REFLASH_SFF_0","DMA_REFLASH_SFF_1","R","RW","W","mask","offset","DMA_REQ_EN_RFF_0","DMA_REQ_EN_RFF_1","R","RW","W","mask","offset","DMA_REQ_EN_SFF_0","DMA_REQ_EN_SFF_1","R","RW","W","mask","offset","ECC_AUTO_EN_0","ECC_AUTO_EN_1","R","RW","W","mask","offset","ECC_INT_EN_0","ECC_INT_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","FRMCNT_RST_0","FRMCNT_RST_1","R","RW","W","mask","offset","HRESP_ERR_EN_0","HRESP_ERR_EN_1","R","RW","W","mask","offset","RXFF_LEVEL_0","RXFF_LEVEL_1","RXFF_LEVEL_2","RXFF_LEVEL_3","RXFF_LEVEL_4","RXFF_LEVEL_5","RXFF_LEVEL_6","RXFF_LEVEL_7","R","RW","W","mask","offset","STATFF_LEVEL_0","STATFF_LEVEL_1","STATFF_LEVEL_2","STATFF_LEVEL_3","STATFF_LEVEL_4","STATFF_LEVEL_5","STATFF_LEVEL_6","STATFF_LEVEL_7","R","RW","W","mask","offset","TWO_8BIT_SENSOR_0","TWO_8BIT_SENSOR_1","R","RW","W","mask","offset","ZERO_PACK_EN_0","ZERO_PACK_EN_1","DMA_START_ADDR_FB1","R","RW","W","mask","offset","DMA_START_ADDR_FB2","R","RW","W","mask","offset","DMA_START_ADDR_SFF","R","RW","W","mask","offset","DMA_TSF_SIZE_SFF","R","RW","W","mask","offset","DEINTERLACE_STRIDE","FBUF_STRIDE","R","RW","W","mask","offset","R","RW","W","mask","offset","IMAGE_HEIGHT","IMAGE_WIDTH","R","RW","W","mask","offset","R","RW","W","mask","offset","IMAGE","R","RW","W","mask","offset","RXCNT","R","RW","W","mask","offset","BASEADDR_CHHANGE_ERROR","COF_INT","DMA_FIELD0_DONE","DMA_FIELD1_DONE","DMA_TSF_DONE_FB1","DMA_TSF_DONE_FB2","DMA_TSF_DONE_SFF","DRDY","ECC_INT","EOF_INT","F1_INT","F2_INT","HRESP_ERR_INT","RF_OR_INT","RXFF_INT","SF_OR_INT","SOF_INT","STATFF_INT","R","RW","W","mask","offset","R","RW","W","mask","offset","COF_INT_0","COF_INT_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DMA_TSF_DONE_FB1_0","DMA_TSF_DONE_FB1_1","R","RW","W","mask","offset","DMA_TSF_DONE_FB2_0","DMA_TSF_DONE_FB2_1","R","RW","W","mask","offset","DMA_TSF_DONE_SFF_0","DMA_TSF_DONE_SFF_1","R","RW","W","mask","offset","DRDY_0","DRDY_1","R","RW","W","mask","offset","ECC_INT_0","ECC_INT_1","R","RW","W","mask","offset","EOF_INT_0","EOF_INT_1","R","RW","W","mask","offset","F1_INT_0","F1_INT_1","R","RW","W","mask","offset","F2_INT_0","F2_INT_1","R","RW","W","mask","offset","HRESP_ERR_INT_0","HRESP_ERR_INT_1","R","RW","W","mask","offset","RF_OR_INT_0","RF_OR_INT_1","R","RW","W","mask","offset","RXFF_INT_0","RXFF_INT_1","R","RW","W","mask","offset","SF_OR_INT_0","SF_OR_INT_1","R","RW","W","mask","offset","SOF_INT_0","SOF_INT_1","R","RW","W","mask","offset","STATFF_INT_0","STATFF_INT_1","STAT","R","RW","W","mask","offset","CSL","CSL","CSU","CSU","HP0","HP0","HPCONTROL0","HPCONTROL0","Instance","RegisterBlock","SA","SA","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","LOCK_S1","LOCK_S2","NSR_S1","NSR_S2","NSW_S1","NSW_S2","NUR_S1","NUR_S2","NUW_S1","NUW_S2","SSR_S1","SSR_S2","SSW_S1","SSW_S2","SUR_S1","SUR_S2","SUW_S1","SUW_S2","R","RW","W","mask","offset","LOCK_S1_0","LOCK_S1_1","R","RW","W","mask","offset","LOCK_S2_0","LOCK_S2_1","R","RW","W","mask","offset","NSR_S1_0","NSR_S1_1","R","RW","W","mask","offset","NSR_S2_0","NSR_S2_1","R","RW","W","mask","offset","NSW_S1_0","NSW_S1_1","R","RW","W","mask","offset","NSW_S2_0","NSW_S2_1","R","RW","W","mask","offset","NUR_S1_0","NUR_S1_1","R","RW","W","mask","offset","NUR_S2_0","NUR_S2_1","R","RW","W","mask","offset","NUW_S1_0","NUW_S1_1","R","RW","W","mask","offset","NUW_S2_0","NUW_S2_1","R","RW","W","mask","offset","SSR_S1_0","SSR_S1_1","R","RW","W","mask","offset","SSR_S2_0","SSR_S2_1","R","RW","W","mask","offset","SSW_S1_0","SSW_S1_1","R","RW","W","mask","offset","SSW_S2_0","SSW_S2_1","R","RW","W","mask","offset","SUR_S1_0","SUR_S1_1","R","RW","W","mask","offset","SUR_S2_0","SUR_S2_1","R","RW","W","mask","offset","SUW_S1_0","SUW_S1_1","R","RW","W","mask","offset","SUW_S2_0","SUW_S2_1","HP_CSI","HP_DCP","HP_DMA","HP_ENET","HP_LCDIF","HP_PXP","HP_TPSMP","HP_USB","HP_USDHC1","HP_USDHC2","L_CSI","L_DCP","L_DMA","L_ENET","L_LCDIF","L_PXP","L_TPSMP","L_USB","L_USDHC1","L_USDHC2","R","RW","W","mask","offset","HP_CSI_0","HP_CSI_1","R","RW","W","mask","offset","HP_DCP_0","HP_DCP_1","R","RW","W","mask","offset","HP_DMA_0","HP_DMA_1","R","RW","W","mask","offset","HP_ENET_0","HP_ENET_1","R","RW","W","mask","offset","HP_LCDIF_0","HP_LCDIF_1","R","RW","W","mask","offset","HP_PXP_0","HP_PXP_1","R","RW","W","mask","offset","HP_TPSMP_0","HP_TPSMP_1","R","RW","W","mask","offset","HP_USB_0","HP_USB_1","R","RW","W","mask","offset","HP_USDHC1_0","HP_USDHC1_1","R","RW","W","mask","offset","HP_USDHC2_0","HP_USDHC2_1","R","RW","W","mask","offset","L_CSI_0","L_CSI_1","R","RW","W","mask","offset","L_DCP_0","L_DCP_1","R","RW","W","mask","offset","L_DMA_0","L_DMA_1","R","RW","W","mask","offset","L_ENET_0","L_ENET_1","R","RW","W","mask","offset","L_LCDIF_0","L_LCDIF_1","R","RW","W","mask","offset","L_PXP_0","L_PXP_1","R","RW","W","mask","offset","L_TPSMP_0","L_TPSMP_1","R","RW","W","mask","offset","L_USB_0","L_USB_1","R","RW","W","mask","offset","L_USDHC1_0","L_USDHC1_1","R","RW","W","mask","offset","L_USDHC2_0","L_USDHC2_1","HPC_CSI","HPC_DCP","HPC_DMA","HPC_ENET","HPC_LCDIF","HPC_PXP","HPC_TPSMP","HPC_USB","HPC_USDHC1","HPC_USDHC2","L_CSI","L_DCP","L_DMA","L_ENET","L_LCDIF","L_PXP","L_TPSMP","L_USB","L_USDHC1","L_USDHC2","R","RW","W","mask","offset","HPC_CSI_0","HPC_CSI_1","R","RW","W","mask","offset","HPC_DCP_0","HPC_DCP_1","R","RW","W","mask","offset","HPC_DMA_0","HPC_DMA_1","R","RW","W","mask","offset","HPC_ENET_0","HPC_ENET_1","R","RW","W","mask","offset","HPC_LCDIF_0","HPC_LCDIF_1","R","RW","W","mask","offset","HPC_PXP_0","HPC_PXP_1","R","RW","W","mask","offset","HPC_TPSMP_0","HPC_TPSMP_1","R","RW","W","mask","offset","HPC_USB_0","HPC_USB_1","R","RW","W","mask","offset","HPC_USDHC1_0","HPC_USDHC1_1","R","RW","W","mask","offset","HPC_USDHC2_0","HPC_USDHC2_1","R","RW","W","mask","offset","L_CSI_0","L_CSI_1","R","RW","W","mask","offset","L_DCP_0","L_DCP_1","R","RW","W","mask","offset","L_DMA_0","L_DMA_1","R","RW","W","mask","offset","L_ENET_0","L_ENET_1","R","RW","W","mask","offset","L_LCDIF_0","L_LCDIF_1","R","RW","W","mask","offset","L_PXP_0","L_PXP_1","R","RW","W","mask","offset","L_TPSMP_0","L_TPSMP_1","R","RW","W","mask","offset","L_USB_0","L_USB_1","R","RW","W","mask","offset","L_USDHC1_0","L_USDHC1_1","R","RW","W","mask","offset","L_USDHC2_0","L_USDHC2_1","L_CSI","L_DCP","L_DMA","L_ENET","L_LCDIF","L_PXP","L_TPSMP","L_USB","L_USDHC1","L_USDHC2","NSA_CSI","NSA_DCP","NSA_DMA","NSA_ENET","NSA_LCDIF","NSA_PXP","NSA_TPSMP","NSA_USB","NSA_USDHC1","NSA_USDHC2","R","RW","W","mask","offset","L_CSI_0","L_CSI_1","R","RW","W","mask","offset","L_DCP_0","L_DCP_1","R","RW","W","mask","offset","L_DMA_0","L_DMA_1","R","RW","W","mask","offset","L_ENET_0","L_ENET_1","R","RW","W","mask","offset","L_LCDIF_0","L_LCDIF_1","R","RW","W","mask","offset","L_PXP_0","L_PXP_1","R","RW","W","mask","offset","L_TPSMP_0","L_TPSMP_1","R","RW","W","mask","offset","L_USB_0","L_USB_1","R","RW","W","mask","offset","L_USDHC1_0","L_USDHC1_1","R","RW","W","mask","offset","L_USDHC2_0","L_USDHC2_1","R","RW","W","mask","offset","NSA_CSI_0","NSA_CSI_1","R","RW","W","mask","offset","NSA_DCP_0","NSA_DCP_1","R","RW","W","mask","offset","NSA_DMA_0","NSA_DMA_1","R","RW","W","mask","offset","NSA_ENET_0","NSA_ENET_1","R","RW","W","mask","offset","NSA_LCDIF_0","NSA_LCDIF_1","R","RW","W","mask","offset","NSA_PXP_0","NSA_PXP_1","R","RW","W","mask","offset","NSA_TPSMP_0","NSA_TPSMP_1","R","RW","W","mask","offset","NSA_USB_0","NSA_USB_1","R","RW","W","mask","offset","NSA_USDHC1_0","NSA_USDHC1_1","R","RW","W","mask","offset","NSA_USDHC2_0","NSA_USDHC2_1","DCDC","DCDC","Instance","REG0","REG0","REG1","REG1","REG2","REG2","REG3","REG3","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ADJ_POSLIMIT_BUCK","CURRENT_ALERT_RESET","CUR_SNS_THRSH","DISABLE_AUTO_CLK_SWITCH","EN_LP_OVERLOAD_SNS","LP_HIGH_HYS","LP_OVERLOAD_FREQ_SEL","LP_OVERLOAD_THRSH","OVERCUR_TRIG_ADJ","PWD_CMP_BATT_DET","PWD_CMP_OFFSET","PWD_CUR_SNS_CMP","PWD_HIGH_VOLT_DET","PWD_OSC_INT","PWD_OVERCUR_DET","PWD_ZCD","SEL_CLK","STS_DC_OK","XTALOK_DISABLE","XTAL_24M_OK","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LOOPCTRL_EN_HYST","LOOPCTRL_HST_THRESH","LP_CMP_ISRC_SEL","REG_FBK_SEL","REG_RLOAD_SW","VBG_TRIM","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DCM_SET_CTRL","DISABLE_PULSE_SKIP","LOOPCTRL_DC_C","LOOPCTRL_DC_FF","LOOPCTRL_DC_R","LOOPCTRL_EN_RCSCALE","LOOPCTRL_HYST_SIGN","LOOPCTRL_RCSCALE_THRSH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DISABLE_STEP","MINPWR_DC_HALFCLK","MISC_DELAY_TIMING","TARGET_LP","TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CAPABILITY0","CAPABILITY0","CAPABILITY1","CAPABILITY1","CH0CMDPTR","CH0CMDPTR","CH0OPTS","CH0OPTS","CH0OPTS_CLR","CH0OPTS_CLR","CH0OPTS_SET","CH0OPTS_SET","CH0OPTS_TOG","CH0OPTS_TOG","CH0SEMA","CH0SEMA","CH0STAT","CH0STAT","CH0STAT_CLR","CH0STAT_CLR","CH0STAT_SET","CH0STAT_SET","CH0STAT_TOG","CH0STAT_TOG","CH1CMDPTR","CH1CMDPTR","CH1OPTS","CH1OPTS","CH1OPTS_CLR","CH1OPTS_CLR","CH1OPTS_SET","CH1OPTS_SET","CH1OPTS_TOG","CH1OPTS_TOG","CH1SEMA","CH1SEMA","CH1STAT","CH1STAT","CH1STAT_CLR","CH1STAT_CLR","CH1STAT_SET","CH1STAT_SET","CH1STAT_TOG","CH1STAT_TOG","CH2CMDPTR","CH2CMDPTR","CH2OPTS","CH2OPTS","CH2OPTS_CLR","CH2OPTS_CLR","CH2OPTS_SET","CH2OPTS_SET","CH2OPTS_TOG","CH2OPTS_TOG","CH2SEMA","CH2SEMA","CH2STAT","CH2STAT","CH2STAT_CLR","CH2STAT_CLR","CH2STAT_SET","CH2STAT_SET","CH2STAT_TOG","CH2STAT_TOG","CH3CMDPTR","CH3CMDPTR","CH3OPTS","CH3OPTS","CH3OPTS_CLR","CH3OPTS_CLR","CH3OPTS_SET","CH3OPTS_SET","CH3OPTS_TOG","CH3OPTS_TOG","CH3SEMA","CH3SEMA","CH3STAT","CH3STAT","CH3STAT_CLR","CH3STAT_CLR","CH3STAT_SET","CH3STAT_SET","CH3STAT_TOG","CH3STAT_TOG","CHANNELCTRL","CHANNELCTRL","CHANNELCTRL_CLR","CHANNELCTRL_CLR","CHANNELCTRL_SET","CHANNELCTRL_SET","CHANNELCTRL_TOG","CHANNELCTRL_TOG","CONTEXT","CONTEXT","CTRL","CTRL","CTRL_CLR","CTRL_CLR","CTRL_SET","CTRL_SET","CTRL_TOG","CTRL_TOG","DBGDATA","DBGDATA","DBGSELECT","DBGSELECT","DCP","DCP","Instance","KEY","KEY","KEYDATA","KEYDATA","PACKET0","PACKET0","PACKET1","PACKET1","PACKET2","PACKET2","PACKET3","PACKET3","PACKET4","PACKET4","PACKET5","PACKET5","PACKET6","PACKET6","PAGETABLE","PAGETABLE","RegisterBlock","STAT","STAT","STAT_CLR","STAT_CLR","STAT_SET","STAT_SET","STAT_TOG","STAT_TOG","VERSION","VERSION","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","DISABLE_DECRYPT","DISABLE_UNIQUE_KEY","NUM_CHANNELS","NUM_KEYS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CIPHER_ALGORITHMS","HASH_ALGORITHMS","R","RW","W","mask","offset","AES128","R","RW","W","mask","offset","CRC32","SHA1","SHA256","ADDR","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","INCREMENT","VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","INCREMENT","VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","INCREMENT","VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","RECOVERY_TIMER","R","RW","W","mask","offset","INCREMENT","VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ERROR_CODE","ERROR_DST","ERROR_PACKET","ERROR_PAGEFAULT","ERROR_SETUP","ERROR_SRC","HASH_MISMATCH","TAG","R","RW","W","mask","offset","CONTEXT_ERROR","INVALID_MODE","NEXT_CHAIN_IS_0","NO_CHAIN","PAYLOAD_ERROR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0_IRQ_MERGED","ENABLE_CHANNEL","HIGH_PRIORITY_CHANNEL","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","CH0_IRQ_MERGED","ENABLE_CHANNEL","HIGH_PRIORITY_CHANNEL","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","CH0_IRQ_MERGED","ENABLE_CHANNEL","HIGH_PRIORITY_CHANNEL","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","CH0_IRQ_MERGED","ENABLE_CHANNEL","HIGH_PRIORITY_CHANNEL","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","ADDR","R","RW","W","mask","offset","CHANNEL_INTERRUPT_ENABLE","CLKGATE","ENABLE_CONTEXT_CACHING","ENABLE_CONTEXT_SWITCHING","GATHER_RESIDUAL_WRITES","PRESENT_CRYPTO","PRESENT_SHA","SFTRST","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","CHANNEL_INTERRUPT_ENABLE","CLKGATE","ENABLE_CONTEXT_CACHING","ENABLE_CONTEXT_SWITCHING","GATHER_RESIDUAL_WRITES","PRESENT_CRYPTO","PRESENT_SHA","SFTRST","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","CHANNEL_INTERRUPT_ENABLE","CLKGATE","ENABLE_CONTEXT_CACHING","ENABLE_CONTEXT_SWITCHING","GATHER_RESIDUAL_WRITES","PRESENT_CRYPTO","PRESENT_SHA","SFTRST","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","CHANNEL_INTERRUPT_ENABLE","CLKGATE","ENABLE_CONTEXT_CACHING","ENABLE_CONTEXT_SWITCHING","GATHER_RESIDUAL_WRITES","PRESENT_CRYPTO","PRESENT_SHA","SFTRST","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","ABSENT","PRESENT","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","INDEX","R","RW","W","mask","offset","CONTROL","OTPKEY0","OTPKEY1","OTPKEY2","OTPKEY3","INDEX","SUBWORD","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","CHAIN","CHAIN_CONTIGUOUS","CHECK_HASH","CIPHER_ENCRYPT","CIPHER_INIT","CONSTANT_FILL","DECR_SEMAPHORE","ENABLE_BLIT","ENABLE_CIPHER","ENABLE_HASH","ENABLE_MEMCOPY","HASH_INIT","HASH_OUTPUT","HASH_TERM","INPUT_BYTESWAP","INPUT_WORDSWAP","INTERRUPT","KEY_BYTESWAP","KEY_WORDSWAP","OTP_KEY","OUTPUT_BYTESWAP","OUTPUT_WORDSWAP","PAYLOAD_KEY","TAG","TEST_SEMA_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DECRYPT","ENCRYPT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","INPUT","OUTPUT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CIPHER_CFG","CIPHER_MODE","CIPHER_SELECT","HASH_SELECT","KEY_SELECT","R","RW","W","mask","offset","R","RW","W","mask","offset","CBC","ECB","R","RW","W","mask","offset","AES128","R","RW","W","mask","offset","CRC32","SHA1","SHA256","R","RW","W","mask","offset","KEY0","KEY1","KEY2","KEY3","OTP_KEY","UNIQUE_KEY","ADDR","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","BASE","ENABLE","FLUSH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CUR_CHANNEL","IRQ","OTP_KEY_READY","READY_CHANNELS","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","NONE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","CUR_CHANNEL","IRQ","OTP_KEY_READY","READY_CHANNELS","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","NONE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","CUR_CHANNEL","IRQ","OTP_KEY_READY","READY_CHANNELS","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","NONE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","CUR_CHANNEL","IRQ","OTP_KEY_READY","READY_CHANNELS","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","NONE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CH0","CH1","CH2","CH3","MAJOR","MINOR","STEP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CDNE","CDNE","CEEI","CEEI","CERQ","CERQ","CERR","CERR","CINT","CINT","CR","CR","DCHPRI0","DCHPRI0","DCHPRI1","DCHPRI1","DCHPRI10","DCHPRI10","DCHPRI11","DCHPRI11","DCHPRI12","DCHPRI12","DCHPRI13","DCHPRI13","DCHPRI14","DCHPRI14","DCHPRI15","DCHPRI15","DCHPRI16","DCHPRI16","DCHPRI17","DCHPRI17","DCHPRI18","DCHPRI18","DCHPRI19","DCHPRI19","DCHPRI2","DCHPRI2","DCHPRI20","DCHPRI20","DCHPRI21","DCHPRI21","DCHPRI22","DCHPRI22","DCHPRI23","DCHPRI23","DCHPRI24","DCHPRI24","DCHPRI25","DCHPRI25","DCHPRI26","DCHPRI26","DCHPRI27","DCHPRI27","DCHPRI28","DCHPRI28","DCHPRI29","DCHPRI29","DCHPRI3","DCHPRI3","DCHPRI30","DCHPRI30","DCHPRI31","DCHPRI31","DCHPRI4","DCHPRI4","DCHPRI5","DCHPRI5","DCHPRI6","DCHPRI6","DCHPRI7","DCHPRI7","DCHPRI8","DCHPRI8","DCHPRI9","DCHPRI9","DMA","DMA","EARS","EARS","EEI","EEI","ERQ","ERQ","ERR","ERR","ES","ES","HRS","HRS","INT","INT","Instance","RegisterBlock","SEEI","SEEI","SERQ","SERQ","SSRT","SSRT","TCD","borrow","borrow_mut","from","instance","into","number","tcd","try_from","try_into","type_id","CADN","CDNE","NOP","R","RW","W","mask","offset","CADN_0","CADN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","NOP_0","NOP_1","CAEE","CEEI","NOP","R","RW","W","mask","offset","CAEE_0","CAEE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","NOP_0","NOP_1","CAER","CERQ","NOP","R","RW","W","mask","offset","CAER_0","CAER_1","R","RW","W","mask","offset","R","RW","W","mask","offset","NOP_0","NOP_1","CAEI","CERR","NOP","R","RW","W","mask","offset","CAEI_0","CAEI_1","R","RW","W","mask","offset","R","RW","W","mask","offset","NOP_0","NOP_1","CAIR","CINT","NOP","R","RW","W","mask","offset","CAIR_0","CAIR_1","R","RW","W","mask","offset","R","RW","W","mask","offset","NOP_0","NOP_1","ACTIVE","CLM","CX","ECX","EDBG","EMLM","ERCA","ERGA","GRP0PRI","GRP1PRI","HALT","HOE","R","RW","W","mask","offset","ACTIVE_0","ACTIVE_1","R","RW","W","mask","offset","CLM_0","CLM_1","R","RW","W","mask","offset","CX_0","CX_1","R","RW","W","mask","offset","ECX_0","ECX_1","R","RW","W","mask","offset","EDBG_0","EDBG_1","R","RW","W","mask","offset","EMLM_0","EMLM_1","R","RW","W","mask","offset","ERCA_0","ERCA_1","R","RW","W","mask","offset","ERGA_0","ERGA_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","HALT_0","HALT_1","R","RW","W","mask","offset","HOE_0","HOE_1","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","CHPRI","DPA","ECP","GRPPRI","R","RW","W","mask","offset","R","RW","W","mask","offset","DPA_0","DPA_1","R","RW","W","mask","offset","ECP_0","ECP_1","R","RW","W","mask","offset","EDREQ_0","EDREQ_1","EDREQ_10","EDREQ_11","EDREQ_12","EDREQ_13","EDREQ_14","EDREQ_15","EDREQ_16","EDREQ_17","EDREQ_18","EDREQ_19","EDREQ_2","EDREQ_20","EDREQ_21","EDREQ_22","EDREQ_23","EDREQ_24","EDREQ_25","EDREQ_26","EDREQ_27","EDREQ_28","EDREQ_29","EDREQ_3","EDREQ_30","EDREQ_31","EDREQ_4","EDREQ_5","EDREQ_6","EDREQ_7","EDREQ_8","EDREQ_9","R","RW","W","mask","offset","EDREQ_0_0","EDREQ_0_1","R","RW","W","mask","offset","R","RW","W","mask","offset","EDREQ_10_0","EDREQ_10_1","R","RW","W","mask","offset","EDREQ_11_0","EDREQ_11_1","R","RW","W","mask","offset","EDREQ_12_0","EDREQ_12_1","R","RW","W","mask","offset","EDREQ_13_0","EDREQ_13_1","R","RW","W","mask","offset","EDREQ_14_0","EDREQ_14_1","R","RW","W","mask","offset","EDREQ_15_0","EDREQ_15_1","R","RW","W","mask","offset","EDREQ_16_0","EDREQ_16_1","R","RW","W","mask","offset","EDREQ_17_0","EDREQ_17_1","R","RW","W","mask","offset","EDREQ_18_0","EDREQ_18_1","R","RW","W","mask","offset","EDREQ_19_0","EDREQ_19_1","EDREQ_1_0","EDREQ_1_1","R","RW","W","mask","offset","R","RW","W","mask","offset","EDREQ_20_0","EDREQ_20_1","R","RW","W","mask","offset","EDREQ_21_0","EDREQ_21_1","R","RW","W","mask","offset","EDREQ_22_0","EDREQ_22_1","R","RW","W","mask","offset","EDREQ_23_0","EDREQ_23_1","R","RW","W","mask","offset","EDREQ_24_0","EDREQ_24_1","R","RW","W","mask","offset","EDREQ_25_0","EDREQ_25_1","R","RW","W","mask","offset","EDREQ_26_0","EDREQ_26_1","R","RW","W","mask","offset","EDREQ_27_0","EDREQ_27_1","R","RW","W","mask","offset","EDREQ_28_0","EDREQ_28_1","R","RW","W","mask","offset","EDREQ_29_0","EDREQ_29_1","EDREQ_2_0","EDREQ_2_1","R","RW","W","mask","offset","R","RW","W","mask","offset","EDREQ_30_0","EDREQ_30_1","R","RW","W","mask","offset","EDREQ_31_0","EDREQ_31_1","EDREQ_3_0","EDREQ_3_1","R","RW","W","mask","offset","EDREQ_4_0","EDREQ_4_1","R","RW","W","mask","offset","EDREQ_5_0","EDREQ_5_1","R","RW","W","mask","offset","EDREQ_6_0","EDREQ_6_1","R","RW","W","mask","offset","EDREQ_7_0","EDREQ_7_1","R","RW","W","mask","offset","EDREQ_8_0","EDREQ_8_1","R","RW","W","mask","offset","EDREQ_9_0","EDREQ_9_1","EEI0","EEI1","EEI10","EEI11","EEI12","EEI13","EEI14","EEI15","EEI16","EEI17","EEI18","EEI19","EEI2","EEI20","EEI21","EEI22","EEI23","EEI24","EEI25","EEI26","EEI27","EEI28","EEI29","EEI3","EEI30","EEI31","EEI4","EEI5","EEI6","EEI7","EEI8","EEI9","R","RW","W","mask","offset","EEI0_0","EEI0_1","R","RW","W","mask","offset","R","RW","W","mask","offset","EEI10_0","EEI10_1","R","RW","W","mask","offset","EEI11_0","EEI11_1","R","RW","W","mask","offset","EEI12_0","EEI12_1","R","RW","W","mask","offset","EEI13_0","EEI13_1","R","RW","W","mask","offset","EEI14_0","EEI14_1","R","RW","W","mask","offset","EEI15_0","EEI15_1","R","RW","W","mask","offset","EEI16_0","EEI16_1","R","RW","W","mask","offset","EEI17_0","EEI17_1","R","RW","W","mask","offset","EEI18_0","EEI18_1","R","RW","W","mask","offset","EEI19_0","EEI19_1","EEI1_0","EEI1_1","R","RW","W","mask","offset","R","RW","W","mask","offset","EEI20_0","EEI20_1","R","RW","W","mask","offset","EEI21_0","EEI21_1","R","RW","W","mask","offset","EEI22_0","EEI22_1","R","RW","W","mask","offset","EEI23_0","EEI23_1","R","RW","W","mask","offset","EEI24_0","EEI24_1","R","RW","W","mask","offset","EEI25_0","EEI25_1","R","RW","W","mask","offset","EEI26_0","EEI26_1","R","RW","W","mask","offset","EEI27_0","EEI27_1","R","RW","W","mask","offset","EEI28_0","EEI28_1","R","RW","W","mask","offset","EEI29_0","EEI29_1","EEI2_0","EEI2_1","R","RW","W","mask","offset","R","RW","W","mask","offset","EEI30_0","EEI30_1","R","RW","W","mask","offset","EEI31_0","EEI31_1","EEI3_0","EEI3_1","R","RW","W","mask","offset","EEI4_0","EEI4_1","R","RW","W","mask","offset","EEI5_0","EEI5_1","R","RW","W","mask","offset","EEI6_0","EEI6_1","R","RW","W","mask","offset","EEI7_0","EEI7_1","R","RW","W","mask","offset","EEI8_0","EEI8_1","R","RW","W","mask","offset","EEI9_0","EEI9_1","ERQ0","ERQ1","ERQ10","ERQ11","ERQ12","ERQ13","ERQ14","ERQ15","ERQ16","ERQ17","ERQ18","ERQ19","ERQ2","ERQ20","ERQ21","ERQ22","ERQ23","ERQ24","ERQ25","ERQ26","ERQ27","ERQ28","ERQ29","ERQ3","ERQ30","ERQ31","ERQ4","ERQ5","ERQ6","ERQ7","ERQ8","ERQ9","R","RW","W","mask","offset","ERQ0_0","ERQ0_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ERQ10_0","ERQ10_1","R","RW","W","mask","offset","ERQ11_0","ERQ11_1","R","RW","W","mask","offset","ERQ12_0","ERQ12_1","R","RW","W","mask","offset","ERQ13_0","ERQ13_1","R","RW","W","mask","offset","ERQ14_0","ERQ14_1","R","RW","W","mask","offset","ERQ15_0","ERQ15_1","R","RW","W","mask","offset","ERQ16_0","ERQ16_1","R","RW","W","mask","offset","ERQ17_0","ERQ17_1","R","RW","W","mask","offset","ERQ18_0","ERQ18_1","R","RW","W","mask","offset","ERQ19_0","ERQ19_1","ERQ1_0","ERQ1_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ERQ20_0","ERQ20_1","R","RW","W","mask","offset","ERQ21_0","ERQ21_1","R","RW","W","mask","offset","ERQ22_0","ERQ22_1","R","RW","W","mask","offset","ERQ23_0","ERQ23_1","R","RW","W","mask","offset","ERQ24_0","ERQ24_1","R","RW","W","mask","offset","ERQ25_0","ERQ25_1","R","RW","W","mask","offset","ERQ26_0","ERQ26_1","R","RW","W","mask","offset","ERQ27_0","ERQ27_1","R","RW","W","mask","offset","ERQ28_0","ERQ28_1","R","RW","W","mask","offset","ERQ29_0","ERQ29_1","ERQ2_0","ERQ2_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ERQ30_0","ERQ30_1","R","RW","W","mask","offset","ERQ31_0","ERQ31_1","ERQ3_0","ERQ3_1","R","RW","W","mask","offset","ERQ4_0","ERQ4_1","R","RW","W","mask","offset","ERQ5_0","ERQ5_1","R","RW","W","mask","offset","ERQ6_0","ERQ6_1","R","RW","W","mask","offset","ERQ7_0","ERQ7_1","R","RW","W","mask","offset","ERQ8_0","ERQ8_1","R","RW","W","mask","offset","ERQ9_0","ERQ9_1","ERR0","ERR1","ERR10","ERR11","ERR12","ERR13","ERR14","ERR15","ERR16","ERR17","ERR18","ERR19","ERR2","ERR20","ERR21","ERR22","ERR23","ERR24","ERR25","ERR26","ERR27","ERR28","ERR29","ERR3","ERR30","ERR31","ERR4","ERR5","ERR6","ERR7","ERR8","ERR9","R","RW","W","mask","offset","ERR0_0","ERR0_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ERR10_0","ERR10_1","R","RW","W","mask","offset","ERR11_0","ERR11_1","R","RW","W","mask","offset","ERR12_0","ERR12_1","R","RW","W","mask","offset","ERR13_0","ERR13_1","R","RW","W","mask","offset","ERR14_0","ERR14_1","R","RW","W","mask","offset","ERR15_0","ERR15_1","R","RW","W","mask","offset","ERR16_0","ERR16_1","R","RW","W","mask","offset","ERR17_0","ERR17_1","R","RW","W","mask","offset","ERR18_0","ERR18_1","R","RW","W","mask","offset","ERR19_0","ERR19_1","ERR1_0","ERR1_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ERR20_0","ERR20_1","R","RW","W","mask","offset","ERR21_0","ERR21_1","R","RW","W","mask","offset","ERR22_0","ERR22_1","R","RW","W","mask","offset","ERR23_0","ERR23_1","R","RW","W","mask","offset","ERR24_0","ERR24_1","R","RW","W","mask","offset","ERR25_0","ERR25_1","R","RW","W","mask","offset","ERR26_0","ERR26_1","R","RW","W","mask","offset","ERR27_0","ERR27_1","R","RW","W","mask","offset","ERR28_0","ERR28_1","R","RW","W","mask","offset","ERR29_0","ERR29_1","ERR2_0","ERR2_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ERR30_0","ERR30_1","R","RW","W","mask","offset","ERR31_0","ERR31_1","ERR3_0","ERR3_1","R","RW","W","mask","offset","ERR4_0","ERR4_1","R","RW","W","mask","offset","ERR5_0","ERR5_1","R","RW","W","mask","offset","ERR6_0","ERR6_1","R","RW","W","mask","offset","ERR7_0","ERR7_1","R","RW","W","mask","offset","ERR8_0","ERR8_1","R","RW","W","mask","offset","ERR9_0","ERR9_1","CPE","DAE","DBE","DOE","ECX","ERRCHN","GPE","NCE","SAE","SBE","SGE","SOE","VLD","R","RW","W","mask","offset","CPE_0","CPE_1","R","RW","W","mask","offset","DAE_0","DAE_1","R","RW","W","mask","offset","DBE_0","DBE_1","R","RW","W","mask","offset","DOE_0","DOE_1","R","RW","W","mask","offset","ECX_0","ECX_1","R","RW","W","mask","offset","R","RW","W","mask","offset","GPE_0","GPE_1","R","RW","W","mask","offset","NCE_0","NCE_1","R","RW","W","mask","offset","SAE_0","SAE_1","R","RW","W","mask","offset","SBE_0","SBE_1","R","RW","W","mask","offset","SGE_0","SGE_1","R","RW","W","mask","offset","SOE_0","SOE_1","R","RW","W","mask","offset","VLD_0","VLD_1","HRS0","HRS1","HRS10","HRS11","HRS12","HRS13","HRS14","HRS15","HRS16","HRS17","HRS18","HRS19","HRS2","HRS20","HRS21","HRS22","HRS23","HRS24","HRS25","HRS26","HRS27","HRS28","HRS29","HRS3","HRS30","HRS31","HRS4","HRS5","HRS6","HRS7","HRS8","HRS9","R","RW","W","mask","offset","HRS0_0","HRS0_1","R","RW","W","mask","offset","R","RW","W","mask","offset","HRS10_0","HRS10_1","R","RW","W","mask","offset","HRS11_0","HRS11_1","R","RW","W","mask","offset","HRS12_0","HRS12_1","R","RW","W","mask","offset","HRS13_0","HRS13_1","R","RW","W","mask","offset","HRS14_0","HRS14_1","R","RW","W","mask","offset","HRS15_0","HRS15_1","R","RW","W","mask","offset","HRS16_0","HRS16_1","R","RW","W","mask","offset","HRS17_0","HRS17_1","R","RW","W","mask","offset","HRS18_0","HRS18_1","R","RW","W","mask","offset","HRS19_0","HRS19_1","HRS1_0","HRS1_1","R","RW","W","mask","offset","R","RW","W","mask","offset","HRS20_0","HRS20_1","R","RW","W","mask","offset","HRS21_0","HRS21_1","R","RW","W","mask","offset","HRS22_0","HRS22_1","R","RW","W","mask","offset","HRS23_0","HRS23_1","R","RW","W","mask","offset","HRS24_0","HRS24_1","R","RW","W","mask","offset","HRS25_0","HRS25_1","R","RW","W","mask","offset","HRS26_0","HRS26_1","R","RW","W","mask","offset","HRS27_0","HRS27_1","R","RW","W","mask","offset","HRS28_0","HRS28_1","R","RW","W","mask","offset","HRS29_0","HRS29_1","HRS2_0","HRS2_1","R","RW","W","mask","offset","R","RW","W","mask","offset","HRS30_0","HRS30_1","R","RW","W","mask","offset","HRS31_0","HRS31_1","HRS3_0","HRS3_1","R","RW","W","mask","offset","HRS4_0","HRS4_1","R","RW","W","mask","offset","HRS5_0","HRS5_1","R","RW","W","mask","offset","HRS6_0","HRS6_1","R","RW","W","mask","offset","HRS7_0","HRS7_1","R","RW","W","mask","offset","HRS8_0","HRS8_1","R","RW","W","mask","offset","HRS9_0","HRS9_1","INT0","INT1","INT10","INT11","INT12","INT13","INT14","INT15","INT16","INT17","INT18","INT19","INT2","INT20","INT21","INT22","INT23","INT24","INT25","INT26","INT27","INT28","INT29","INT3","INT30","INT31","INT4","INT5","INT6","INT7","INT8","INT9","R","RW","W","mask","offset","INT0_0","INT0_1","R","RW","W","mask","offset","R","RW","W","mask","offset","INT10_0","INT10_1","R","RW","W","mask","offset","INT11_0","INT11_1","R","RW","W","mask","offset","INT12_0","INT12_1","R","RW","W","mask","offset","INT13_0","INT13_1","R","RW","W","mask","offset","INT14_0","INT14_1","R","RW","W","mask","offset","INT15_0","INT15_1","R","RW","W","mask","offset","INT16_0","INT16_1","R","RW","W","mask","offset","INT17_0","INT17_1","R","RW","W","mask","offset","INT18_0","INT18_1","R","RW","W","mask","offset","INT19_0","INT19_1","INT1_0","INT1_1","R","RW","W","mask","offset","R","RW","W","mask","offset","INT20_0","INT20_1","R","RW","W","mask","offset","INT21_0","INT21_1","R","RW","W","mask","offset","INT22_0","INT22_1","R","RW","W","mask","offset","INT23_0","INT23_1","R","RW","W","mask","offset","INT24_0","INT24_1","R","RW","W","mask","offset","INT25_0","INT25_1","R","RW","W","mask","offset","INT26_0","INT26_1","R","RW","W","mask","offset","INT27_0","INT27_1","R","RW","W","mask","offset","INT28_0","INT28_1","R","RW","W","mask","offset","INT29_0","INT29_1","INT2_0","INT2_1","R","RW","W","mask","offset","R","RW","W","mask","offset","INT30_0","INT30_1","R","RW","W","mask","offset","INT31_0","INT31_1","INT3_0","INT3_1","R","RW","W","mask","offset","INT4_0","INT4_1","R","RW","W","mask","offset","INT5_0","INT5_1","R","RW","W","mask","offset","INT6_0","INT6_1","R","RW","W","mask","offset","INT7_0","INT7_1","R","RW","W","mask","offset","INT8_0","INT8_1","R","RW","W","mask","offset","INT9_0","INT9_1","NOP","SAEE","SEEI","R","RW","W","mask","offset","NOP_0","NOP_1","R","RW","W","mask","offset","SAEE_0","SAEE_1","R","RW","W","mask","offset","NOP","SAER","SERQ","R","RW","W","mask","offset","NOP_0","NOP_1","R","RW","W","mask","offset","SAER_0","SAER_1","R","RW","W","mask","offset","NOP","SAST","SSRT","R","RW","W","mask","offset","NOP_0","NOP_1","R","RW","W","mask","offset","SAST_0","SAST_1","R","RW","W","mask","offset","RegisterBlock","TCD_ATTR","TCD_ATTR","TCD_BITER_ELINKNO","TCD_BITER_ELINKNO","TCD_CITER_ELINKNO","TCD_CITER_ELINKNO","TCD_CSR","TCD_CSR","TCD_DADDR","TCD_DADDR","TCD_DLASTSGA","TCD_DLASTSGA","TCD_DOFF","TCD_DOFF","TCD_NBYTES_MLNO","TCD_NBYTES_MLNO","TCD_SADDR","TCD_SADDR","TCD_SLAST","TCD_SLAST","TCD_SOFF","TCD_SOFF","borrow","borrow_mut","from","into","try_from","try_into","type_id","DMOD","DSIZE","SMOD","SSIZE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SMOD_0","SMOD_1","SMOD_2","SMOD_3","SMOD_4","SMOD_5","SMOD_6","SMOD_7","SMOD_8","SMOD_9","R","RW","W","mask","offset","SSIZE_0","SSIZE_1","SSIZE_2","SSIZE_3","SSIZE_5","BITER","ELINK","R","RW","W","mask","offset","R","RW","W","mask","offset","ELINK_0","ELINK_1","CITER","ELINK","R","RW","W","mask","offset","R","RW","W","mask","offset","ELINK_0","ELINK_1","ACTIVE","BWC","DONE","DREQ","ESG","INTHALF","INTMAJOR","MAJORELINK","MAJORLINKCH","START","R","RW","W","mask","offset","R","RW","W","mask","offset","BWC_0","BWC_2","BWC_3","R","RW","W","mask","offset","R","RW","W","mask","offset","DREQ_0","DREQ_1","R","RW","W","mask","offset","ESG_0","ESG_1","R","RW","W","mask","offset","INTHALF_0","INTHALF_1","R","RW","W","mask","offset","INTMAJOR_0","INTMAJOR_1","R","RW","W","mask","offset","MAJORELINK_0","MAJORELINK_1","R","RW","W","mask","offset","R","RW","W","mask","offset","START_0","START_1","DADDR","R","RW","W","mask","offset","DLASTSGA","R","RW","W","mask","offset","DOFF","R","RW","W","mask","offset","NBYTES","R","RW","W","mask","offset","SADDR","R","RW","W","mask","offset","SLAST","R","RW","W","mask","offset","SOFF","R","RW","W","mask","offset","CHCFG","CHCFG","DMAMUX","DMAMUX","Instance","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","A_ON","ENBL","SOURCE","TRIG","R","RW","W","mask","offset","A_ON_0","A_ON_1","R","RW","W","mask","offset","ENBL_0","ENBL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TRIG_0","TRIG_1","CTRL","CTRL","CTRL2","CTRL2","ENC1","ENC1","ENC2","ENC2","ENC3","ENC3","ENC4","ENC4","FILT","FILT","IMR","IMR","Instance","LCOMP","LCOMP","LINIT","LINIT","LMOD","LMOD","LPOS","LPOS","LPOSH","LPOSH","POSD","POSD","POSDH","POSDH","REV","REV","REVH","REVH","RegisterBlock","TST","TST","UCOMP","UCOMP","UINIT","UINIT","UMOD","UMOD","UPOS","UPOS","UPOSH","UPOSH","WTR","WTR","borrow","borrow_mut","from","instance","instance","instance","instance","into","number","try_from","try_into","type_id","CMPIE","CMPIRQ","DIE","DIRQ","HIE","HIP","HIRQ","HNE","PH1","REV","SWIP","WDE","XIE","XIP","XIRQ","XNE","DIR","MOD","OUTCTL","REVMOD","ROIE","ROIRQ","RUIE","RUIRQ","SABIE","SABIRQ","UPDHLD","UPDPOS","R","RW","W","mask","offset","DIR_0","DIR_1","R","RW","W","mask","offset","MOD_0","MOD_1","R","RW","W","mask","offset","OUTCTL_0","OUTCTL_1","R","RW","W","mask","offset","REVMOD_0","REVMOD_1","R","RW","W","mask","offset","ROIE_0","ROIE_1","R","RW","W","mask","offset","ROIRQ_0","ROIRQ_1","R","RW","W","mask","offset","RUIE_0","RUIE_1","R","RW","W","mask","offset","RUIRQ_0","RUIRQ_1","R","RW","W","mask","offset","SABIE_0","SABIE_1","R","RW","W","mask","offset","SABIRQ_0","SABIRQ_1","R","RW","W","mask","offset","UPDHLD_0","UPDHLD_1","R","RW","W","mask","offset","UPDPOS_0","UPDPOS_1","R","RW","W","mask","offset","CMPIE_0","CMPIE_1","R","RW","W","mask","offset","CMPIRQ_0","CMPIRQ_1","R","RW","W","mask","offset","DIE_0","DIE_1","R","RW","W","mask","offset","DIRQ_0","DIRQ_1","R","RW","W","mask","offset","HIE_0","HIE_1","R","RW","W","mask","offset","HIP_0","HIP_1","R","RW","W","mask","offset","HIRQ_0","HIRQ_1","R","RW","W","mask","offset","HNE_0","HNE_1","R","RW","W","mask","offset","PH1_0","PH1_1","R","RW","W","mask","offset","REV_0","REV_1","R","RW","W","mask","offset","SWIP_0","SWIP_1","R","RW","W","mask","offset","WDE_0","WDE_1","R","RW","W","mask","offset","XIE_0","XIE_1","R","RW","W","mask","offset","XIP_0","XIP_1","R","RW","W","mask","offset","XIRQ_0","XIRQ_1","R","RW","W","mask","offset","XNE_0","XNE_1","FILT_CNT","FILT_PER","FILT_PRSC","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FHOM","FIND","FPHA","FPHB","HOME","INDEX","PHA","PHB","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","COMP","R","RW","W","mask","offset","INIT","R","RW","W","mask","offset","MOD","R","RW","W","mask","offset","POS","R","RW","W","mask","offset","POSH","R","RW","W","mask","offset","POSD","R","RW","W","mask","offset","POSDH","R","RW","W","mask","offset","REV","R","RW","W","mask","offset","REVH","R","RW","W","mask","offset","QDN","TCE","TEN","TEST_COUNT","TEST_PERIOD","R","RW","W","mask","offset","QDN_0","QDN_1","R","RW","W","mask","offset","TCE_0","TCE_1","R","RW","W","mask","offset","TEN_0","TEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","COMP","R","RW","W","mask","offset","INIT","R","RW","W","mask","offset","MOD","R","RW","W","mask","offset","POS","R","RW","W","mask","offset","POSH","R","RW","W","mask","offset","WDOG","R","RW","W","mask","offset","ATCOR","ATCOR","ATCR","ATCR","ATINC","ATINC","ATOFF","ATOFF","ATPER","ATPER","ATSTMP","ATSTMP","ATVR","ATVR","ECR","ECR","EIMR","EIMR","EIR","EIR","ENET1","ENET1","ENET2","ENET2","FTRL","FTRL","GALR","GALR","GAUR","GAUR","IALR","IALR","IAUR","IAUR","IEEE_R_ALIGN","IEEE_R_ALIGN","IEEE_R_CRC","IEEE_R_CRC","IEEE_R_DROP","IEEE_R_DROP","IEEE_R_FDXFC","IEEE_R_FDXFC","IEEE_R_FRAME_OK","IEEE_R_FRAME_OK","IEEE_R_MACERR","IEEE_R_MACERR","IEEE_R_OCTETS_OK","IEEE_R_OCTETS_OK","IEEE_T_1COL","IEEE_T_1COL","IEEE_T_CSERR","IEEE_T_CSERR","IEEE_T_DEF","IEEE_T_DEF","IEEE_T_DROP","IEEE_T_EXCOL","IEEE_T_EXCOL","IEEE_T_FDXFC","IEEE_T_FDXFC","IEEE_T_FRAME_OK","IEEE_T_FRAME_OK","IEEE_T_LCOL","IEEE_T_LCOL","IEEE_T_MACERR","IEEE_T_MACERR","IEEE_T_MCOL","IEEE_T_MCOL","IEEE_T_OCTETS_OK","IEEE_T_OCTETS_OK","IEEE_T_SQE","IEEE_T_SQE","Instance","MIBC","MIBC","MMFR","MMFR","MRBR","MRBR","MSCR","MSCR","OPD","OPD","PALR","PALR","PAUR","PAUR","RACC","RACC","RAEM","RAEM","RAFL","RAFL","RCR","RCR","RDAR","RDAR","RDSR","RDSR","RMON_R_BC_PKT","RMON_R_BC_PKT","RMON_R_CRC_ALIGN","RMON_R_CRC_ALIGN","RMON_R_FRAG","RMON_R_FRAG","RMON_R_JAB","RMON_R_JAB","RMON_R_MC_PKT","RMON_R_MC_PKT","RMON_R_OCTETS","RMON_R_OCTETS","RMON_R_OVERSIZE","RMON_R_OVERSIZE","RMON_R_P1024TO2047","RMON_R_P1024TO2047","RMON_R_P128TO255","RMON_R_P128TO255","RMON_R_P256TO511","RMON_R_P256TO511","RMON_R_P512TO1023","RMON_R_P512TO1023","RMON_R_P64","RMON_R_P64","RMON_R_P65TO127","RMON_R_P65TO127","RMON_R_PACKETS","RMON_R_PACKETS","RMON_R_P_GTE2048","RMON_R_P_GTE2048","RMON_R_RESVD_0","RMON_R_UNDERSIZE","RMON_R_UNDERSIZE","RMON_T_BC_PKT","RMON_T_BC_PKT","RMON_T_COL","RMON_T_COL","RMON_T_CRC_ALIGN","RMON_T_CRC_ALIGN","RMON_T_DROP","RMON_T_FRAG","RMON_T_FRAG","RMON_T_JAB","RMON_T_JAB","RMON_T_MC_PKT","RMON_T_MC_PKT","RMON_T_OCTETS","RMON_T_OCTETS","RMON_T_OVERSIZE","RMON_T_OVERSIZE","RMON_T_P1024TO2047","RMON_T_P1024TO2047","RMON_T_P128TO255","RMON_T_P128TO255","RMON_T_P256TO511","RMON_T_P256TO511","RMON_T_P512TO1023","RMON_T_P512TO1023","RMON_T_P64","RMON_T_P64","RMON_T_P65TO127","RMON_T_P65TO127","RMON_T_PACKETS","RMON_T_PACKETS","RMON_T_P_GTE2048","RMON_T_P_GTE2048","RMON_T_UNDERSIZE","RMON_T_UNDERSIZE","RSEM","RSEM","RSFL","RSFL","RXIC","RXIC","RegisterBlock","TACC","TACC","TAEM","TAEM","TAFL","TAFL","TCCR0","TCCR0","TCCR1","TCCR1","TCCR2","TCCR2","TCCR3","TCCR3","TCR","TCR","TCSR0","TCSR0","TCSR1","TCSR1","TCSR2","TCSR2","TCSR3","TCSR3","TDAR","TDAR","TDSR","TDSR","TFWR","TFWR","TGSR","TGSR","TIPG","TIPG","TSEM","TSEM","TXIC","TXIC","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","COR","R","RW","W","mask","offset","CAPTURE","EN","OFFEN","OFFRST","PEREN","PINPER","RESTART","SLAVE","R","RW","W","mask","offset","CAPTURE_0","CAPTURE_1","R","RW","W","mask","offset","EN_0","EN_1","R","RW","W","mask","offset","OFFEN_0","OFFEN_1","R","RW","W","mask","offset","OFFRST_0","OFFRST_1","R","RW","W","mask","offset","PEREN_0","PEREN_1","R","RW","W","mask","offset","PINPER_0","PINPER_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SLAVE_0","SLAVE_1","INC","INC_CORR","R","RW","W","mask","offset","R","RW","W","mask","offset","OFFSET","R","RW","W","mask","offset","PERIOD","R","RW","W","mask","offset","TIMESTAMP","R","RW","W","mask","offset","ATIME","R","RW","W","mask","offset","DBGEN","DBSWP","EN1588","ETHEREN","MAGICEN","RESET","SLEEP","R","RW","W","mask","offset","DBGEN_0","DBGEN_1","R","RW","W","mask","offset","DBSWP_0","DBSWP_1","R","RW","W","mask","offset","EN1588_0","EN1588_1","R","RW","W","mask","offset","ETHEREN_0","ETHEREN_1","R","RW","W","mask","offset","MAGICEN_0","MAGICEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SLEEP_0","SLEEP_1","BABR","BABT","EBERR","GRA","LC","MII","PLR","RL","RXB","RXF","TS_AVAIL","TS_TIMER","TXB","TXF","UN","WAKEUP","R","RW","W","mask","offset","BABR_0","BABR_1","R","RW","W","mask","offset","BABT_0","BABT_1","R","RW","W","mask","offset","R","RW","W","mask","offset","GRA_0","GRA_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TXB_0","TXB_1","R","RW","W","mask","offset","TXF_0","TXF_1","R","RW","W","mask","offset","R","RW","W","mask","offset","BABR","BABT","EBERR","GRA","LC","MII","PLR","RL","RXB","RXF","TS_AVAIL","TS_TIMER","TXB","TXF","UN","WAKEUP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TRUNC_FL","R","RW","W","mask","offset","GADDR2","R","RW","W","mask","offset","GADDR1","R","RW","W","mask","offset","IADDR2","R","RW","W","mask","offset","IADDR1","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","MIB_CLEAR","MIB_DIS","MIB_IDLE","R","RW","W","mask","offset","MIB_CLEAR_0","MIB_CLEAR_1","R","RW","W","mask","offset","MIB_DIS_0","MIB_DIS_1","R","RW","W","mask","offset","MIB_IDLE_0","MIB_IDLE_1","DATA","OP","PA","RA","ST","TA","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R_BUF_SIZE","R","RW","W","mask","offset","DIS_PRE","HOLDTIME","MII_SPEED","R","RW","W","mask","offset","DIS_PRE_0","DIS_PRE_1","R","RW","W","mask","offset","HOLDTIME_0","HOLDTIME_1","HOLDTIME_2","HOLDTIME_7","R","RW","W","mask","offset","OPCODE","PAUSE_DUR","R","RW","W","mask","offset","R","RW","W","mask","offset","PADDR1","R","RW","W","mask","offset","PADDR2","TYPE","R","RW","W","mask","offset","R","RW","W","mask","offset","IPDIS","LINEDIS","PADREM","PRODIS","SHIFT16","R","RW","W","mask","offset","IPDIS_0","IPDIS_1","R","RW","W","mask","offset","LINEDIS_0","LINEDIS_1","R","RW","W","mask","offset","PADREM_0","PADREM_1","R","RW","W","mask","offset","PRODIS_0","PRODIS_1","R","RW","W","mask","offset","SHIFT16_0","SHIFT16_1","RX_ALMOST_EMPTY","R","RW","W","mask","offset","RX_ALMOST_FULL","R","RW","W","mask","offset","BC_REJ","CFEN","CRCFWD","DRT","FCE","GRS","LOOP","MAX_FL","MII_MODE","NLC","PADEN","PAUFWD","PROM","RMII_10T","RMII_MODE","R","RW","W","mask","offset","R","RW","W","mask","offset","CFEN_0","CFEN_1","R","RW","W","mask","offset","CRCFWD_0","CRCFWD_1","R","RW","W","mask","offset","DRT_0","DRT_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LOOP_0","LOOP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","MII_MODE_1","R","RW","W","mask","offset","NLC_0","NLC_1","R","RW","W","mask","offset","PADEN_0","PADEN_1","R","RW","W","mask","offset","PAUFWD_0","PAUFWD_1","R","RW","W","mask","offset","PROM_0","PROM_1","R","RW","W","mask","offset","RMII_10T_0","RMII_10T_1","R","RW","W","mask","offset","RMII_MODE_0","RMII_MODE_1","RDAR","R","RW","W","mask","offset","R_DES_START","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","COUNT","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXOCTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","TXPKTS","R","RW","W","mask","offset","RX_SECTION_EMPTY","STAT_SECTION_EMPTY","R","RW","W","mask","offset","R","RW","W","mask","offset","RX_SECTION_FULL","R","RW","W","mask","offset","ICCS","ICEN","ICFT","ICTT","R","RW","W","mask","offset","ICCS_0","ICCS_1","R","RW","W","mask","offset","ICEN_0","ICEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","IPCHK","PROCHK","SHIFT16","R","RW","W","mask","offset","IPCHK_0","IPCHK_1","R","RW","W","mask","offset","PROCHK_0","PROCHK_1","R","RW","W","mask","offset","SHIFT16_0","SHIFT16_1","TX_ALMOST_EMPTY","R","RW","W","mask","offset","TX_ALMOST_FULL","R","RW","W","mask","offset","TCC","R","RW","W","mask","offset","TCC","R","RW","W","mask","offset","TCC","R","RW","W","mask","offset","TCC","R","RW","W","mask","offset","ADDINS","ADDSEL","CRCFWD","FDEN","GTS","RFC_PAUSE","TFC_PAUSE","R","RW","W","mask","offset","ADDINS_0","ADDINS_1","R","RW","W","mask","offset","ADDSEL_0","R","RW","W","mask","offset","CRCFWD_0","CRCFWD_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TFC_PAUSE_0","TFC_PAUSE_1","TDRE","TF","TIE","TMODE","TPWC","R","RW","W","mask","offset","TDRE_0","TDRE_1","R","RW","W","mask","offset","TF_0","TF_1","R","RW","W","mask","offset","TIE_0","TIE_1","R","RW","W","mask","offset","TMODE_0","TMODE_1","TMODE_10","TMODE_14","TMODE_15","TMODE_2","TMODE_3","TMODE_4","TMODE_5","TMODE_6","TMODE_7","TMODE_9","R","RW","W","mask","offset","TPWC_0","TPWC_1","TPWC_2","TPWC_3","TPWC_31","TDRE","TF","TIE","TMODE","TPWC","R","RW","W","mask","offset","TDRE_0","TDRE_1","R","RW","W","mask","offset","TF_0","TF_1","R","RW","W","mask","offset","TIE_0","TIE_1","R","RW","W","mask","offset","TMODE_0","TMODE_1","TMODE_10","TMODE_14","TMODE_15","TMODE_2","TMODE_3","TMODE_4","TMODE_5","TMODE_6","TMODE_7","TMODE_9","R","RW","W","mask","offset","TPWC_0","TPWC_1","TPWC_2","TPWC_3","TPWC_31","TDRE","TF","TIE","TMODE","TPWC","R","RW","W","mask","offset","TDRE_0","TDRE_1","R","RW","W","mask","offset","TF_0","TF_1","R","RW","W","mask","offset","TIE_0","TIE_1","R","RW","W","mask","offset","TMODE_0","TMODE_1","TMODE_10","TMODE_14","TMODE_15","TMODE_2","TMODE_3","TMODE_4","TMODE_5","TMODE_6","TMODE_7","TMODE_9","R","RW","W","mask","offset","TPWC_0","TPWC_1","TPWC_2","TPWC_3","TPWC_31","TDRE","TF","TIE","TMODE","TPWC","R","RW","W","mask","offset","TDRE_0","TDRE_1","R","RW","W","mask","offset","TF_0","TF_1","R","RW","W","mask","offset","TIE_0","TIE_1","R","RW","W","mask","offset","TMODE_0","TMODE_1","TMODE_10","TMODE_14","TMODE_15","TMODE_2","TMODE_3","TMODE_4","TMODE_5","TMODE_6","TMODE_7","TMODE_9","R","RW","W","mask","offset","TPWC_0","TPWC_1","TPWC_2","TPWC_3","TPWC_31","TDAR","R","RW","W","mask","offset","X_DES_START","R","RW","W","mask","offset","STRFWD","TFWR","R","RW","W","mask","offset","STRFWD_0","STRFWD_1","R","RW","W","mask","offset","TFWR_0","TFWR_1","TFWR_2","TFWR_3","TFWR_31","TF0","TF1","TF2","TF3","R","RW","W","mask","offset","TF0_0","TF0_1","R","RW","W","mask","offset","TF1_0","TF1_1","R","RW","W","mask","offset","TF2_0","TF2_1","R","RW","W","mask","offset","TF3_0","TF3_1","IPG","R","RW","W","mask","offset","TX_SECTION_EMPTY","R","RW","W","mask","offset","ICCS","ICEN","ICFT","ICTT","R","RW","W","mask","offset","ICCS_0","ICCS_1","R","RW","W","mask","offset","ICEN_0","ICEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKCTRL","CLKCTRL","CLKPRESCALER","CLKPRESCALER","CMPH","CMPH","CMPL","CMPL","CTRL","CTRL","EWM","EWM","Instance","RegisterBlock","SERV","SERV","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","CLKSEL","R","RW","W","mask","offset","CLK_DIV","R","RW","W","mask","offset","COMPAREH","R","RW","W","mask","offset","COMPAREL","R","RW","W","mask","offset","ASSIN","EWMEN","INEN","INTEN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SERVICE","R","RW","W","mask","offset","CTRL","CTRL","FLEXIO1","FLEXIO1","FLEXIO2","FLEXIO2","FLEXIO3","FLEXIO3","Instance","PARAM","PARAM","PIN","PIN","RegisterBlock","SHIFTBUF","SHIFTBUF","SHIFTBUFBBS","SHIFTBUFBBS","SHIFTBUFBIS","SHIFTBUFBIS","SHIFTBUFBYS","SHIFTBUFBYS","SHIFTBUFHWS","SHIFTBUFHWS","SHIFTBUFNBS","SHIFTBUFNBS","SHIFTBUFNIS","SHIFTBUFNIS","SHIFTCFG","SHIFTCFG","SHIFTCTL","SHIFTCTL","SHIFTEIEN","SHIFTEIEN","SHIFTERR","SHIFTERR","SHIFTSDEN","SHIFTSDEN","SHIFTSIEN","SHIFTSIEN","SHIFTSTAT","SHIFTSTAT","SHIFTSTATE","SHIFTSTATE","TIMCFG","TIMCFG","TIMCMP","TIMCMP","TIMCTL","TIMCTL","TIMIEN","TIMIEN","TIMSTAT","TIMSTAT","VERID","VERID","borrow","borrow_mut","from","instance","instance","instance","into","number","try_from","try_into","type_id","DBGE","DOZEN","FASTACC","FLEXEN","SWRST","R","RW","W","mask","offset","DBGE_0","DBGE_1","R","RW","W","mask","offset","DOZEN_0","DOZEN_1","R","RW","W","mask","offset","FASTACC_0","FASTACC_1","R","RW","W","mask","offset","FLEXEN_0","FLEXEN_1","R","RW","W","mask","offset","SWRST_0","SWRST_1","PIN","SHIFTER","TIMER","TRIGGER","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PDI","R","RW","W","mask","offset","SHIFTBUF","R","RW","W","mask","offset","SHIFTBUFBBS","R","RW","W","mask","offset","SHIFTBUFBIS","R","RW","W","mask","offset","SHIFTBUFBYS","R","RW","W","mask","offset","SHIFTBUFHWS","R","RW","W","mask","offset","SHIFTBUFNBS","R","RW","W","mask","offset","SHIFTBUFNIS","R","RW","W","mask","offset","INSRC","PWIDTH","SSTART","SSTOP","R","RW","W","mask","offset","INSRC_0","INSRC_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SSTART_0","SSTART_1","SSTART_2","SSTART_3","R","RW","W","mask","offset","SSTOP_0","SSTOP_2","SSTOP_3","PINCFG","PINPOL","PINSEL","SMOD","TIMPOL","TIMSEL","R","RW","W","mask","offset","PINCFG_0","PINCFG_1","PINCFG_2","PINCFG_3","R","RW","W","mask","offset","PINPOL_0","PINPOL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SMOD_0","SMOD_1","SMOD_2","SMOD_4","SMOD_5","SMOD_6","SMOD_7","R","RW","W","mask","offset","TIMPOL_0","TIMPOL_1","R","RW","W","mask","offset","SEIE","R","RW","W","mask","offset","SEF","R","RW","W","mask","offset","SSDE","R","RW","W","mask","offset","SSIE","R","RW","W","mask","offset","SSF","R","RW","W","mask","offset","STATE","R","RW","W","mask","offset","TIMDEC","TIMDIS","TIMENA","TIMOUT","TIMRST","TSTART","TSTOP","R","RW","W","mask","offset","TIMDEC_0","TIMDEC_1","TIMDEC_2","TIMDEC_3","R","RW","W","mask","offset","TIMDIS_0","TIMDIS_1","TIMDIS_2","TIMDIS_3","TIMDIS_4","TIMDIS_5","TIMDIS_6","R","RW","W","mask","offset","TIMENA_0","TIMENA_1","TIMENA_2","TIMENA_3","TIMENA_4","TIMENA_5","TIMENA_6","TIMENA_7","R","RW","W","mask","offset","TIMOUT_0","TIMOUT_1","TIMOUT_2","TIMOUT_3","R","RW","W","mask","offset","TIMRST_0","TIMRST_2","TIMRST_3","TIMRST_4","TIMRST_6","TIMRST_7","R","RW","W","mask","offset","TSTART_0","TSTART_1","R","RW","W","mask","offset","TSTOP_0","TSTOP_1","TSTOP_2","TSTOP_3","CMP","R","RW","W","mask","offset","PINCFG","PINPOL","PINSEL","TIMOD","TRGPOL","TRGSEL","TRGSRC","R","RW","W","mask","offset","PINCFG_0","PINCFG_1","PINCFG_2","PINCFG_3","R","RW","W","mask","offset","PINPOL_0","PINPOL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TIMOD_0","TIMOD_1","TIMOD_2","TIMOD_3","R","RW","W","mask","offset","TRGPOL_0","TRGPOL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TRGSRC_0","TRGSRC_1","TEIE","R","RW","W","mask","offset","TSF","R","RW","W","mask","offset","FEATURE","MAJOR","MINOR","R","RW","W","mask","offset","FEATURE_0","FEATURE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","FLEXRAM","FLEXRAM","INT_SIG_EN","INT_SIG_EN","INT_STATUS","INT_STATUS","INT_STAT_EN","INT_STAT_EN","Instance","RegisterBlock","TCM_CTRL","TCM_CTRL","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","DTCM_ERR_SIG_EN","ITCM_ERR_SIG_EN","OCRAM_ERR_SIG_EN","R","RW","W","mask","offset","DTCM_ERR_SIG_EN_0","DTCM_ERR_SIG_EN_1","R","RW","W","mask","offset","ITCM_ERR_SIG_EN_0","ITCM_ERR_SIG_EN_1","R","RW","W","mask","offset","OCRAM_ERR_SIG_EN_0","OCRAM_ERR_SIG_EN_1","DTCM_ERR_STATUS","ITCM_ERR_STATUS","OCRAM_ERR_STATUS","R","RW","W","mask","offset","DTCM_ERR_STATUS_0","DTCM_ERR_STATUS_1","R","RW","W","mask","offset","ITCM_ERR_STATUS_0","ITCM_ERR_STATUS_1","R","RW","W","mask","offset","OCRAM_ERR_STATUS_0","OCRAM_ERR_STATUS_1","DTCM_ERR_STAT_EN","ITCM_ERR_STAT_EN","OCRAM_ERR_STAT_EN","R","RW","W","mask","offset","DTCM_ERR_STAT_EN_0","DTCM_ERR_STAT_EN_1","R","RW","W","mask","offset","ITCM_ERR_STAT_EN_0","ITCM_ERR_STAT_EN_1","R","RW","W","mask","offset","OCRAM_ERR_STAT_EN_0","OCRAM_ERR_STAT_EN_1","FORCE_CLK_ON","TCM_RWAIT_EN","TCM_WWAIT_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","TCM_RWAIT_EN_0","TCM_RWAIT_EN_1","R","RW","W","mask","offset","TCM_WWAIT_EN_0","TCM_WWAIT_EN_1","AHBCR","AHBCR","AHBRXBUF0CR0","AHBRXBUF0CR0","AHBRXBUF1CR0","AHBRXBUF1CR0","AHBRXBUF2CR0","AHBRXBUF2CR0","AHBRXBUF3CR0","AHBRXBUF3CR0","AHBSPNDSTS","AHBSPNDSTS","DLLCR","DLLCR","FLEXSPI1","FLEXSPI1","FLEXSPI2","FLEXSPI2","FLSHA1CR0","FLSHA1CR0","FLSHA2CR0","FLSHA2CR0","FLSHB1CR0","FLSHB1CR0","FLSHB2CR0","FLSHB2CR0","FLSHCR1","FLSHCR1","FLSHCR2","FLSHCR2","FLSHCR4","FLSHCR4","INTEN","INTEN","INTR","INTR","IPCMD","IPCMD","IPCR0","IPCR0","IPCR1","IPCR1","IPRXFCR","IPRXFCR","IPRXFSTS","IPRXFSTS","IPTXFCR","IPTXFCR","IPTXFSTS","IPTXFSTS","Instance","LUT","LUT","LUTCR","LUTCR","LUTKEY","LUTKEY","MCR0","MCR0","MCR1","MCR1","MCR2","MCR2","RFDR","RFDR","RegisterBlock","STS0","STS0","STS1","STS1","STS2","STS2","TFDR","TFDR","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","APAREN","BUFFERABLEEN","CACHABLEEN","PREFETCHEN","READADDROPT","R","RW","W","mask","offset","APAREN_0","APAREN_1","R","RW","W","mask","offset","BUFFERABLEEN_0","BUFFERABLEEN_1","R","RW","W","mask","offset","CACHABLEEN_0","CACHABLEEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","READADDROPT_0","READADDROPT_1","BUFSZ","MSTRID","PREFETCHEN","PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BUFSZ","MSTRID","PREFETCHEN","PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BUFSZ","MSTRID","PREFETCHEN","PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BUFSZ","MSTRID","PREFETCHEN","PRIORITY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE","BUFID","DATLFT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DLLEN","DLLRESET","OVRDEN","OVRDVAL","SLVDLYTARGET","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FLSHSZ","R","RW","W","mask","offset","FLSHSZ","R","RW","W","mask","offset","FLSHSZ","R","RW","W","mask","offset","FLSHSZ","R","RW","W","mask","offset","CAS","CSINTERVAL","CSINTERVALUNIT","TCSH","TCSS","WA","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CSINTERVALUNIT_0","CSINTERVALUNIT_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARDSEQID","ARDSEQNUM","AWRSEQID","AWRSEQNUM","AWRWAIT","AWRWAITUNIT","CLRINSTRPTR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AWRWAITUNIT_0","AWRWAITUNIT_1","AWRWAITUNIT_2","AWRWAITUNIT_3","AWRWAITUNIT_4","AWRWAITUNIT_5","AWRWAITUNIT_6","AWRWAITUNIT_7","R","RW","W","mask","offset","WMENA","WMENB","WMOPT1","R","RW","W","mask","offset","WMENA_0","WMENA_1","R","RW","W","mask","offset","WMENB_0","WMENB_1","R","RW","W","mask","offset","WMOPT1_0","WMOPT1_1","AHBBUSTIMEOUTEN","AHBCMDERREN","AHBCMDGEEN","IPCMDDONEEN","IPCMDERREN","IPCMDGEEN","IPRXWAEN","IPTXWEEN","SCKSTOPBYRDEN","SCKSTOPBYWREN","SEQTIMEOUTEN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AHBBUSTIMEOUT","AHBCMDERR","AHBCMDGE","IPCMDDONE","IPCMDERR","IPCMDGE","IPRXWA","IPTXWE","SCKSTOPBYRD","SCKSTOPBYWR","SEQTIMEOUT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TRG","R","RW","W","mask","offset","SFAR","R","RW","W","mask","offset","IDATSZ","IPAREN","ISEQID","ISEQNUM","R","RW","W","mask","offset","R","RW","W","mask","offset","IPAREN_0","IPAREN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","CLRIPRXF","RXDMAEN","RXWMRK","R","RW","W","mask","offset","R","RW","W","mask","offset","RXDMAEN_0","RXDMAEN_1","R","RW","W","mask","offset","FILL","RDCNTR","R","RW","W","mask","offset","R","RW","W","mask","offset","CLRIPTXF","TXDMAEN","TXWMRK","R","RW","W","mask","offset","R","RW","W","mask","offset","TXDMAEN_0","TXDMAEN_1","R","RW","W","mask","offset","FILL","WRCNTR","R","RW","W","mask","offset","R","RW","W","mask","offset","NUM_PADS0","NUM_PADS1","OPCODE0","OPCODE1","OPERAND0","OPERAND1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LOCK","UNLOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","KEY","R","RW","W","mask","offset","AHBGRANTWAIT","ARDFEN","ATDFEN","COMBINATIONEN","DOZEEN","HSEN","IPGRANTWAIT","MDIS","RXCLKSRC","SCKFREERUNEN","SERCLKDIV","SWRESET","R","RW","W","mask","offset","R","RW","W","mask","offset","ARDFEN_0","ARDFEN_1","R","RW","W","mask","offset","ATDFEN_0","ATDFEN_1","R","RW","W","mask","offset","COMBINATIONEN_0","COMBINATIONEN_1","R","RW","W","mask","offset","DOZEEN_0","DOZEEN_1","R","RW","W","mask","offset","HSEN_0","HSEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RXCLKSRC_0","RXCLKSRC_1","RXCLKSRC_3","R","RW","W","mask","offset","SCKFREERUNEN_0","SCKFREERUNEN_1","R","RW","W","mask","offset","SERCLKDIV_0","SERCLKDIV_1","SERCLKDIV_2","SERCLKDIV_3","SERCLKDIV_4","SERCLKDIV_5","SERCLKDIV_6","SERCLKDIV_7","R","RW","W","mask","offset","AHBBUSWAIT","SEQWAIT","R","RW","W","mask","offset","R","RW","W","mask","offset","CLRAHBBUFOPT","CLRLEARNPHASE","RESUMEWAIT","SAMEDEVICEEN","SCKBDIFFOPT","R","RW","W","mask","offset","CLRAHBBUFOPT_0","CLRAHBBUFOPT_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SAMEDEVICEEN_0","SAMEDEVICEEN_1","R","RW","W","mask","offset","SCKBDIFFOPT_0","SCKBDIFFOPT_1","RXDATA","R","RW","W","mask","offset","ARBCMDSRC","ARBIDLE","SEQIDLE","R","RW","W","mask","offset","ARBCMDSRC_0","ARBCMDSRC_1","ARBCMDSRC_2","ARBCMDSRC_3","R","RW","W","mask","offset","R","RW","W","mask","offset","AHBCMDERRCODE","AHBCMDERRID","IPCMDERRCODE","IPCMDERRID","R","RW","W","mask","offset","AHBCMDERRCODE_0","AHBCMDERRCODE_14","AHBCMDERRCODE_2","AHBCMDERRCODE_3","AHBCMDERRCODE_4","AHBCMDERRCODE_5","R","RW","W","mask","offset","R","RW","W","mask","offset","IPCMDERRCODE_0","IPCMDERRCODE_14","IPCMDERRCODE_15","IPCMDERRCODE_2","IPCMDERRCODE_3","IPCMDERRCODE_4","IPCMDERRCODE_5","IPCMDERRCODE_6","R","RW","W","mask","offset","AREFLOCK","AREFSEL","ASLVLOCK","ASLVSEL","BREFLOCK","BREFSEL","BSLVLOCK","BSLVSEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TXDATA","R","RW","W","mask","offset","CNTR","CNTR","GPC","GPC","IMR1","IMR1","IMR2","IMR2","IMR3","IMR3","IMR4","IMR4","IMR5","IMR5","ISR1","ISR1","ISR2","ISR2","ISR3","ISR3","ISR4","ISR4","ISR5","ISR5","Instance","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","MEGA_PDN_REQ","MEGA_PUP_REQ","PDRAM0_PGE","R","RW","W","mask","offset","MEGA_PDN_REQ_0","MEGA_PDN_REQ_1","R","RW","W","mask","offset","MEGA_PUP_REQ_0","MEGA_PUP_REQ_1","R","RW","W","mask","offset","PDRAM0_PGE_0","PDRAM0_PGE_1","IMR1","R","RW","W","mask","offset","IMR2","R","RW","W","mask","offset","IMR3","R","RW","W","mask","offset","IMR4","R","RW","W","mask","offset","IMR5","R","RW","W","mask","offset","ISR1","R","RW","W","mask","offset","ISR2","R","RW","W","mask","offset","ISR3","R","RW","W","mask","offset","ISR4","R","RW","W","mask","offset","ISR4","R","RW","W","mask","offset","DR","DR","DR_CLEAR","DR_CLEAR","DR_SET","DR_SET","DR_TOGGLE","DR_TOGGLE","EDGE_SEL","EDGE_SEL","GDIR","GDIR","GPIO1","GPIO1","GPIO2","GPIO2","GPIO3","GPIO3","GPIO4","GPIO4","GPIO5","GPIO5","GPIO6","GPIO6","GPIO7","GPIO7","GPIO8","GPIO8","GPIO9","GPIO9","ICR1","ICR1","ICR2","ICR2","IMR","IMR","ISR","ISR","Instance","PSR","PSR","RegisterBlock","borrow","borrow_mut","from","instance","instance","instance","instance","instance","instance","instance","instance","instance","into","number","try_from","try_into","type_id","DR","R","RW","W","mask","offset","DR_CLEAR","R","RW","W","mask","offset","DR_SET","R","RW","W","mask","offset","DR_TOGGLE","R","RW","W","mask","offset","GPIO_EDGE_SEL","R","RW","W","mask","offset","GDIR","R","RW","W","mask","offset","ICR0","ICR1","ICR10","ICR11","ICR12","ICR13","ICR14","ICR15","ICR2","ICR3","ICR4","ICR5","ICR6","ICR7","ICR8","ICR9","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","ICR16","ICR17","ICR18","ICR19","ICR20","ICR21","ICR22","ICR23","ICR24","ICR25","ICR26","ICR27","ICR28","ICR29","ICR30","ICR31","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","R","RW","W","mask","offset","FALLING_EDGE","HIGH_LEVEL","LOW_LEVEL","RISING_EDGE","IMR","R","RW","W","mask","offset","ISR","R","RW","W","mask","offset","PSR","R","RW","W","mask","offset","CNT","CNT","CR","CR","GPT1","GPT1","GPT2","GPT2","ICR","ICR","IR","IR","Instance","OCR","OCR","PR","PR","RegisterBlock","SR","SR","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","COUNT","R","RW","W","mask","offset","CLKSRC","DBGEN","DOZEEN","EN","ENMOD","EN_24M","FO1","FO2","FO3","FRR","IM1","IM2","OM1","OM2","OM3","STOPEN","SWR","WAITEN","R","RW","W","mask","offset","CLKSRC_0","CLKSRC_1","CLKSRC_2","CLKSRC_3","CLKSRC_4","CLKSRC_5","R","RW","W","mask","offset","DBGEN_0","DBGEN_1","R","RW","W","mask","offset","DOZEEN_0","DOZEEN_1","R","RW","W","mask","offset","EN_0","EN_1","R","RW","W","mask","offset","ENMOD_0","ENMOD_1","R","RW","W","mask","offset","EN_24M_0","EN_24M_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FRR_0","FRR_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","STOPEN_0","STOPEN_1","R","RW","W","mask","offset","SWR_0","SWR_1","R","RW","W","mask","offset","WAITEN_0","WAITEN_1","CAPT","R","RW","W","mask","offset","IF1IE","IF2IE","OF1IE","OF2IE","OF3IE","ROVIE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ROVIE_0","ROVIE_1","COMP","R","RW","W","mask","offset","PRESCALER","PRESCALER24M","R","RW","W","mask","offset","R","RW","W","mask","offset","PRESCALER24M_0","PRESCALER24M_1","PRESCALER24M_15","PRESCALER_0","PRESCALER_1","PRESCALER_4095","IF1","IF2","OF1","OF2","OF3","ROV","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ROV_0","ROV_1","ANATOP_USB_OTG1_ID_SELECT_INPUT","ANATOP_USB_OTG1_ID_SELECT_INPUT","ANATOP_USB_OTG2_ID_SELECT_INPUT","ANATOP_USB_OTG2_ID_SELECT_INPUT","CANFD_IPP_IND_CANRX_SELECT_INPUT","CANFD_IPP_IND_CANRX_SELECT_INPUT","CCM_PMIC_READY_SELECT_INPUT","CCM_PMIC_READY_SELECT_INPUT","CSI_DATA02_SELECT_INPUT","CSI_DATA02_SELECT_INPUT","CSI_DATA03_SELECT_INPUT","CSI_DATA03_SELECT_INPUT","CSI_DATA04_SELECT_INPUT","CSI_DATA04_SELECT_INPUT","CSI_DATA05_SELECT_INPUT","CSI_DATA05_SELECT_INPUT","CSI_DATA06_SELECT_INPUT","CSI_DATA06_SELECT_INPUT","CSI_DATA07_SELECT_INPUT","CSI_DATA07_SELECT_INPUT","CSI_DATA08_SELECT_INPUT","CSI_DATA08_SELECT_INPUT","CSI_DATA09_SELECT_INPUT","CSI_DATA09_SELECT_INPUT","CSI_HSYNC_SELECT_INPUT","CSI_HSYNC_SELECT_INPUT","CSI_PIXCLK_SELECT_INPUT","CSI_PIXCLK_SELECT_INPUT","CSI_VSYNC_SELECT_INPUT","CSI_VSYNC_SELECT_INPUT","ENET0_RXDATA_SELECT_INPUT","ENET0_RXDATA_SELECT_INPUT","ENET0_TIMER_SELECT_INPUT","ENET0_TIMER_SELECT_INPUT","ENET1_RXDATA_SELECT_INPUT","ENET1_RXDATA_SELECT_INPUT","ENET2_IPG_CLK_RMII_SELECT_INPUT","ENET2_IPG_CLK_RMII_SELECT_INPUT","ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT","ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1","ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT","ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT","ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT","ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT","ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0","ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0","ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT","ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT","ENET_IPG_CLK_RMII_SELECT_INPUT","ENET_IPG_CLK_RMII_SELECT_INPUT","ENET_MDIO_SELECT_INPUT","ENET_MDIO_SELECT_INPUT","ENET_RXEN_SELECT_INPUT","ENET_RXEN_SELECT_INPUT","ENET_RXERR_SELECT_INPUT","ENET_RXERR_SELECT_INPUT","ENET_TXCLK_SELECT_INPUT","ENET_TXCLK_SELECT_INPUT","FLEXCAN1_RX_SELECT_INPUT","FLEXCAN1_RX_SELECT_INPUT","FLEXCAN2_RX_SELECT_INPUT","FLEXCAN2_RX_SELECT_INPUT","FLEXPWM1_PWMA0_SELECT_INPUT","FLEXPWM1_PWMA0_SELECT_INPUT","FLEXPWM1_PWMA1_SELECT_INPUT","FLEXPWM1_PWMA1_SELECT_INPUT","FLEXPWM1_PWMA2_SELECT_INPUT","FLEXPWM1_PWMA2_SELECT_INPUT","FLEXPWM1_PWMA3_SELECT_INPUT","FLEXPWM1_PWMA3_SELECT_INPUT","FLEXPWM1_PWMB0_SELECT_INPUT","FLEXPWM1_PWMB0_SELECT_INPUT","FLEXPWM1_PWMB1_SELECT_INPUT","FLEXPWM1_PWMB1_SELECT_INPUT","FLEXPWM1_PWMB2_SELECT_INPUT","FLEXPWM1_PWMB2_SELECT_INPUT","FLEXPWM1_PWMB3_SELECT_INPUT","FLEXPWM1_PWMB3_SELECT_INPUT","FLEXPWM2_PWMA0_SELECT_INPUT","FLEXPWM2_PWMA0_SELECT_INPUT","FLEXPWM2_PWMA1_SELECT_INPUT","FLEXPWM2_PWMA1_SELECT_INPUT","FLEXPWM2_PWMA2_SELECT_INPUT","FLEXPWM2_PWMA2_SELECT_INPUT","FLEXPWM2_PWMA3_SELECT_INPUT","FLEXPWM2_PWMA3_SELECT_INPUT","FLEXPWM2_PWMB0_SELECT_INPUT","FLEXPWM2_PWMB0_SELECT_INPUT","FLEXPWM2_PWMB1_SELECT_INPUT","FLEXPWM2_PWMB1_SELECT_INPUT","FLEXPWM2_PWMB2_SELECT_INPUT","FLEXPWM2_PWMB2_SELECT_INPUT","FLEXPWM2_PWMB3_SELECT_INPUT","FLEXPWM2_PWMB3_SELECT_INPUT","FLEXPWM4_PWMA0_SELECT_INPUT","FLEXPWM4_PWMA0_SELECT_INPUT","FLEXPWM4_PWMA1_SELECT_INPUT","FLEXPWM4_PWMA1_SELECT_INPUT","FLEXPWM4_PWMA2_SELECT_INPUT","FLEXPWM4_PWMA2_SELECT_INPUT","FLEXPWM4_PWMA3_SELECT_INPUT","FLEXPWM4_PWMA3_SELECT_INPUT","FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT","FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT","FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT","FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT","FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT","FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT","FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT","FLEXSPIA_DATA0_SELECT_INPUT","FLEXSPIA_DATA0_SELECT_INPUT","FLEXSPIA_DATA1_SELECT_INPUT","FLEXSPIA_DATA1_SELECT_INPUT","FLEXSPIA_DATA2_SELECT_INPUT","FLEXSPIA_DATA2_SELECT_INPUT","FLEXSPIA_DATA3_SELECT_INPUT","FLEXSPIA_DATA3_SELECT_INPUT","FLEXSPIA_DQS_SELECT_INPUT","FLEXSPIA_DQS_SELECT_INPUT","FLEXSPIA_SCK_SELECT_INPUT","FLEXSPIA_SCK_SELECT_INPUT","FLEXSPIB_DATA0_SELECT_INPUT","FLEXSPIB_DATA0_SELECT_INPUT","FLEXSPIB_DATA1_SELECT_INPUT","FLEXSPIB_DATA1_SELECT_INPUT","FLEXSPIB_DATA2_SELECT_INPUT","FLEXSPIB_DATA2_SELECT_INPUT","FLEXSPIB_DATA3_SELECT_INPUT","FLEXSPIB_DATA3_SELECT_INPUT","GPT1_IPP_IND_CAPIN1_SELECT_INPUT","GPT1_IPP_IND_CAPIN1_SELECT_INPUT","GPT1_IPP_IND_CAPIN2_SELECT_INPUT","GPT1_IPP_IND_CAPIN2_SELECT_INPUT","GPT1_IPP_IND_CLKIN_SELECT_INPUT","GPT1_IPP_IND_CLKIN_SELECT_INPUT","GPT2_IPP_IND_CAPIN1_SELECT_INPUT","GPT2_IPP_IND_CAPIN1_SELECT_INPUT","GPT2_IPP_IND_CAPIN2_SELECT_INPUT","GPT2_IPP_IND_CAPIN2_SELECT_INPUT","GPT2_IPP_IND_CLKIN_SELECT_INPUT","GPT2_IPP_IND_CLKIN_SELECT_INPUT","IOMUXC","IOMUXC","Instance","LPI2C1_SCL_SELECT_INPUT","LPI2C1_SCL_SELECT_INPUT","LPI2C1_SDA_SELECT_INPUT","LPI2C1_SDA_SELECT_INPUT","LPI2C2_SCL_SELECT_INPUT","LPI2C2_SCL_SELECT_INPUT","LPI2C2_SDA_SELECT_INPUT","LPI2C2_SDA_SELECT_INPUT","LPI2C3_SCL_SELECT_INPUT","LPI2C3_SCL_SELECT_INPUT","LPI2C3_SDA_SELECT_INPUT","LPI2C3_SDA_SELECT_INPUT","LPI2C4_SCL_SELECT_INPUT","LPI2C4_SCL_SELECT_INPUT","LPI2C4_SDA_SELECT_INPUT","LPI2C4_SDA_SELECT_INPUT","LPSPI1_PCS0_SELECT_INPUT","LPSPI1_PCS0_SELECT_INPUT","LPSPI1_SCK_SELECT_INPUT","LPSPI1_SCK_SELECT_INPUT","LPSPI1_SDI_SELECT_INPUT","LPSPI1_SDI_SELECT_INPUT","LPSPI1_SDO_SELECT_INPUT","LPSPI1_SDO_SELECT_INPUT","LPSPI2_PCS0_SELECT_INPUT","LPSPI2_PCS0_SELECT_INPUT","LPSPI2_SCK_SELECT_INPUT","LPSPI2_SCK_SELECT_INPUT","LPSPI2_SDI_SELECT_INPUT","LPSPI2_SDI_SELECT_INPUT","LPSPI2_SDO_SELECT_INPUT","LPSPI2_SDO_SELECT_INPUT","LPSPI3_PCS0_SELECT_INPUT","LPSPI3_PCS0_SELECT_INPUT","LPSPI3_SCK_SELECT_INPUT","LPSPI3_SCK_SELECT_INPUT","LPSPI3_SDI_SELECT_INPUT","LPSPI3_SDI_SELECT_INPUT","LPSPI3_SDO_SELECT_INPUT","LPSPI3_SDO_SELECT_INPUT","LPSPI4_PCS0_SELECT_INPUT","LPSPI4_PCS0_SELECT_INPUT","LPSPI4_SCK_SELECT_INPUT","LPSPI4_SCK_SELECT_INPUT","LPSPI4_SDI_SELECT_INPUT","LPSPI4_SDI_SELECT_INPUT","LPSPI4_SDO_SELECT_INPUT","LPSPI4_SDO_SELECT_INPUT","LPUART2_RX_SELECT_INPUT","LPUART2_RX_SELECT_INPUT","LPUART2_TX_SELECT_INPUT","LPUART2_TX_SELECT_INPUT","LPUART3_CTS_B_SELECT_INPUT","LPUART3_CTS_B_SELECT_INPUT","LPUART3_RX_SELECT_INPUT","LPUART3_RX_SELECT_INPUT","LPUART3_TX_SELECT_INPUT","LPUART3_TX_SELECT_INPUT","LPUART4_RX_SELECT_INPUT","LPUART4_RX_SELECT_INPUT","LPUART4_TX_SELECT_INPUT","LPUART4_TX_SELECT_INPUT","LPUART5_RX_SELECT_INPUT","LPUART5_RX_SELECT_INPUT","LPUART5_TX_SELECT_INPUT","LPUART5_TX_SELECT_INPUT","LPUART6_RX_SELECT_INPUT","LPUART6_RX_SELECT_INPUT","LPUART6_TX_SELECT_INPUT","LPUART6_TX_SELECT_INPUT","LPUART7_RX_SELECT_INPUT","LPUART7_RX_SELECT_INPUT","LPUART7_TX_SELECT_INPUT","LPUART7_TX_SELECT_INPUT","LPUART8_RX_SELECT_INPUT","LPUART8_RX_SELECT_INPUT","LPUART8_TX_SELECT_INPUT","LPUART8_TX_SELECT_INPUT","NMI_SELECT_INPUT","NMI_SELECT_INPUT","QTIMER2_TIMER0_SELECT_INPUT","QTIMER2_TIMER0_SELECT_INPUT","QTIMER2_TIMER1_SELECT_INPUT","QTIMER2_TIMER1_SELECT_INPUT","QTIMER2_TIMER2_SELECT_INPUT","QTIMER2_TIMER2_SELECT_INPUT","QTIMER2_TIMER3_SELECT_INPUT","QTIMER2_TIMER3_SELECT_INPUT","QTIMER3_TIMER0_SELECT_INPUT","QTIMER3_TIMER0_SELECT_INPUT","QTIMER3_TIMER1_SELECT_INPUT","QTIMER3_TIMER1_SELECT_INPUT","QTIMER3_TIMER2_SELECT_INPUT","QTIMER3_TIMER2_SELECT_INPUT","QTIMER3_TIMER3_SELECT_INPUT","QTIMER3_TIMER3_SELECT_INPUT","RegisterBlock","SAI1_MCLK2_SELECT_INPUT","SAI1_MCLK2_SELECT_INPUT","SAI1_RX_BCLK_SELECT_INPUT","SAI1_RX_BCLK_SELECT_INPUT","SAI1_RX_DATA0_SELECT_INPUT","SAI1_RX_DATA0_SELECT_INPUT","SAI1_RX_DATA1_SELECT_INPUT","SAI1_RX_DATA1_SELECT_INPUT","SAI1_RX_DATA2_SELECT_INPUT","SAI1_RX_DATA2_SELECT_INPUT","SAI1_RX_DATA3_SELECT_INPUT","SAI1_RX_DATA3_SELECT_INPUT","SAI1_RX_SYNC_SELECT_INPUT","SAI1_RX_SYNC_SELECT_INPUT","SAI1_TX_BCLK_SELECT_INPUT","SAI1_TX_BCLK_SELECT_INPUT","SAI1_TX_SYNC_SELECT_INPUT","SAI1_TX_SYNC_SELECT_INPUT","SAI2_MCLK2_SELECT_INPUT","SAI2_MCLK2_SELECT_INPUT","SAI2_RX_BCLK_SELECT_INPUT","SAI2_RX_BCLK_SELECT_INPUT","SAI2_RX_DATA0_SELECT_INPUT","SAI2_RX_DATA0_SELECT_INPUT","SAI2_RX_SYNC_SELECT_INPUT","SAI2_RX_SYNC_SELECT_INPUT","SAI2_TX_BCLK_SELECT_INPUT","SAI2_TX_BCLK_SELECT_INPUT","SAI2_TX_SYNC_SELECT_INPUT","SAI2_TX_SYNC_SELECT_INPUT","SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2","SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2","SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT","SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT","SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0","SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0","SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT","SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT","SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT","SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT","SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT","SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT","SEMC_I_IPP_IND_DQS4_SELECT_INPUT","SEMC_I_IPP_IND_DQS4_SELECT_INPUT","SPDIF_IN_SELECT_INPUT","SPDIF_IN_SELECT_INPUT","SW_MUX_CTL_PAD_GPIO_AD_B0_00","SW_MUX_CTL_PAD_GPIO_AD_B0_00","SW_MUX_CTL_PAD_GPIO_AD_B0_01","SW_MUX_CTL_PAD_GPIO_AD_B0_01","SW_MUX_CTL_PAD_GPIO_AD_B0_02","SW_MUX_CTL_PAD_GPIO_AD_B0_02","SW_MUX_CTL_PAD_GPIO_AD_B0_03","SW_MUX_CTL_PAD_GPIO_AD_B0_03","SW_MUX_CTL_PAD_GPIO_AD_B0_04","SW_MUX_CTL_PAD_GPIO_AD_B0_04","SW_MUX_CTL_PAD_GPIO_AD_B0_05","SW_MUX_CTL_PAD_GPIO_AD_B0_05","SW_MUX_CTL_PAD_GPIO_AD_B0_06","SW_MUX_CTL_PAD_GPIO_AD_B0_06","SW_MUX_CTL_PAD_GPIO_AD_B0_07","SW_MUX_CTL_PAD_GPIO_AD_B0_07","SW_MUX_CTL_PAD_GPIO_AD_B0_08","SW_MUX_CTL_PAD_GPIO_AD_B0_08","SW_MUX_CTL_PAD_GPIO_AD_B0_09","SW_MUX_CTL_PAD_GPIO_AD_B0_09","SW_MUX_CTL_PAD_GPIO_AD_B0_10","SW_MUX_CTL_PAD_GPIO_AD_B0_10","SW_MUX_CTL_PAD_GPIO_AD_B0_11","SW_MUX_CTL_PAD_GPIO_AD_B0_11","SW_MUX_CTL_PAD_GPIO_AD_B0_12","SW_MUX_CTL_PAD_GPIO_AD_B0_12","SW_MUX_CTL_PAD_GPIO_AD_B0_13","SW_MUX_CTL_PAD_GPIO_AD_B0_13","SW_MUX_CTL_PAD_GPIO_AD_B0_14","SW_MUX_CTL_PAD_GPIO_AD_B0_14","SW_MUX_CTL_PAD_GPIO_AD_B0_15","SW_MUX_CTL_PAD_GPIO_AD_B0_15","SW_MUX_CTL_PAD_GPIO_AD_B1_00","SW_MUX_CTL_PAD_GPIO_AD_B1_00","SW_MUX_CTL_PAD_GPIO_AD_B1_01","SW_MUX_CTL_PAD_GPIO_AD_B1_01","SW_MUX_CTL_PAD_GPIO_AD_B1_02","SW_MUX_CTL_PAD_GPIO_AD_B1_02","SW_MUX_CTL_PAD_GPIO_AD_B1_03","SW_MUX_CTL_PAD_GPIO_AD_B1_03","SW_MUX_CTL_PAD_GPIO_AD_B1_04","SW_MUX_CTL_PAD_GPIO_AD_B1_04","SW_MUX_CTL_PAD_GPIO_AD_B1_05","SW_MUX_CTL_PAD_GPIO_AD_B1_05","SW_MUX_CTL_PAD_GPIO_AD_B1_06","SW_MUX_CTL_PAD_GPIO_AD_B1_06","SW_MUX_CTL_PAD_GPIO_AD_B1_07","SW_MUX_CTL_PAD_GPIO_AD_B1_07","SW_MUX_CTL_PAD_GPIO_AD_B1_08","SW_MUX_CTL_PAD_GPIO_AD_B1_08","SW_MUX_CTL_PAD_GPIO_AD_B1_09","SW_MUX_CTL_PAD_GPIO_AD_B1_09","SW_MUX_CTL_PAD_GPIO_AD_B1_10","SW_MUX_CTL_PAD_GPIO_AD_B1_10","SW_MUX_CTL_PAD_GPIO_AD_B1_11","SW_MUX_CTL_PAD_GPIO_AD_B1_11","SW_MUX_CTL_PAD_GPIO_AD_B1_12","SW_MUX_CTL_PAD_GPIO_AD_B1_12","SW_MUX_CTL_PAD_GPIO_AD_B1_13","SW_MUX_CTL_PAD_GPIO_AD_B1_13","SW_MUX_CTL_PAD_GPIO_AD_B1_14","SW_MUX_CTL_PAD_GPIO_AD_B1_14","SW_MUX_CTL_PAD_GPIO_AD_B1_15","SW_MUX_CTL_PAD_GPIO_AD_B1_15","SW_MUX_CTL_PAD_GPIO_B0_00","SW_MUX_CTL_PAD_GPIO_B0_00","SW_MUX_CTL_PAD_GPIO_B0_01","SW_MUX_CTL_PAD_GPIO_B0_01","SW_MUX_CTL_PAD_GPIO_B0_02","SW_MUX_CTL_PAD_GPIO_B0_02","SW_MUX_CTL_PAD_GPIO_B0_03","SW_MUX_CTL_PAD_GPIO_B0_03","SW_MUX_CTL_PAD_GPIO_B0_04","SW_MUX_CTL_PAD_GPIO_B0_04","SW_MUX_CTL_PAD_GPIO_B0_05","SW_MUX_CTL_PAD_GPIO_B0_05","SW_MUX_CTL_PAD_GPIO_B0_06","SW_MUX_CTL_PAD_GPIO_B0_06","SW_MUX_CTL_PAD_GPIO_B0_07","SW_MUX_CTL_PAD_GPIO_B0_07","SW_MUX_CTL_PAD_GPIO_B0_08","SW_MUX_CTL_PAD_GPIO_B0_08","SW_MUX_CTL_PAD_GPIO_B0_09","SW_MUX_CTL_PAD_GPIO_B0_09","SW_MUX_CTL_PAD_GPIO_B0_10","SW_MUX_CTL_PAD_GPIO_B0_10","SW_MUX_CTL_PAD_GPIO_B0_11","SW_MUX_CTL_PAD_GPIO_B0_11","SW_MUX_CTL_PAD_GPIO_B0_12","SW_MUX_CTL_PAD_GPIO_B0_12","SW_MUX_CTL_PAD_GPIO_B0_13","SW_MUX_CTL_PAD_GPIO_B0_13","SW_MUX_CTL_PAD_GPIO_B0_14","SW_MUX_CTL_PAD_GPIO_B0_14","SW_MUX_CTL_PAD_GPIO_B0_15","SW_MUX_CTL_PAD_GPIO_B0_15","SW_MUX_CTL_PAD_GPIO_B1_00","SW_MUX_CTL_PAD_GPIO_B1_00","SW_MUX_CTL_PAD_GPIO_B1_01","SW_MUX_CTL_PAD_GPIO_B1_01","SW_MUX_CTL_PAD_GPIO_B1_02","SW_MUX_CTL_PAD_GPIO_B1_02","SW_MUX_CTL_PAD_GPIO_B1_03","SW_MUX_CTL_PAD_GPIO_B1_03","SW_MUX_CTL_PAD_GPIO_B1_04","SW_MUX_CTL_PAD_GPIO_B1_04","SW_MUX_CTL_PAD_GPIO_B1_05","SW_MUX_CTL_PAD_GPIO_B1_05","SW_MUX_CTL_PAD_GPIO_B1_06","SW_MUX_CTL_PAD_GPIO_B1_06","SW_MUX_CTL_PAD_GPIO_B1_07","SW_MUX_CTL_PAD_GPIO_B1_07","SW_MUX_CTL_PAD_GPIO_B1_08","SW_MUX_CTL_PAD_GPIO_B1_08","SW_MUX_CTL_PAD_GPIO_B1_09","SW_MUX_CTL_PAD_GPIO_B1_09","SW_MUX_CTL_PAD_GPIO_B1_10","SW_MUX_CTL_PAD_GPIO_B1_10","SW_MUX_CTL_PAD_GPIO_B1_11","SW_MUX_CTL_PAD_GPIO_B1_11","SW_MUX_CTL_PAD_GPIO_B1_12","SW_MUX_CTL_PAD_GPIO_B1_12","SW_MUX_CTL_PAD_GPIO_B1_13","SW_MUX_CTL_PAD_GPIO_B1_13","SW_MUX_CTL_PAD_GPIO_B1_14","SW_MUX_CTL_PAD_GPIO_B1_14","SW_MUX_CTL_PAD_GPIO_B1_15","SW_MUX_CTL_PAD_GPIO_B1_15","SW_MUX_CTL_PAD_GPIO_EMC_00","SW_MUX_CTL_PAD_GPIO_EMC_00","SW_MUX_CTL_PAD_GPIO_EMC_01","SW_MUX_CTL_PAD_GPIO_EMC_01","SW_MUX_CTL_PAD_GPIO_EMC_02","SW_MUX_CTL_PAD_GPIO_EMC_02","SW_MUX_CTL_PAD_GPIO_EMC_03","SW_MUX_CTL_PAD_GPIO_EMC_03","SW_MUX_CTL_PAD_GPIO_EMC_04","SW_MUX_CTL_PAD_GPIO_EMC_04","SW_MUX_CTL_PAD_GPIO_EMC_05","SW_MUX_CTL_PAD_GPIO_EMC_05","SW_MUX_CTL_PAD_GPIO_EMC_06","SW_MUX_CTL_PAD_GPIO_EMC_06","SW_MUX_CTL_PAD_GPIO_EMC_07","SW_MUX_CTL_PAD_GPIO_EMC_07","SW_MUX_CTL_PAD_GPIO_EMC_08","SW_MUX_CTL_PAD_GPIO_EMC_08","SW_MUX_CTL_PAD_GPIO_EMC_09","SW_MUX_CTL_PAD_GPIO_EMC_09","SW_MUX_CTL_PAD_GPIO_EMC_10","SW_MUX_CTL_PAD_GPIO_EMC_10","SW_MUX_CTL_PAD_GPIO_EMC_11","SW_MUX_CTL_PAD_GPIO_EMC_11","SW_MUX_CTL_PAD_GPIO_EMC_12","SW_MUX_CTL_PAD_GPIO_EMC_12","SW_MUX_CTL_PAD_GPIO_EMC_13","SW_MUX_CTL_PAD_GPIO_EMC_13","SW_MUX_CTL_PAD_GPIO_EMC_14","SW_MUX_CTL_PAD_GPIO_EMC_14","SW_MUX_CTL_PAD_GPIO_EMC_15","SW_MUX_CTL_PAD_GPIO_EMC_15","SW_MUX_CTL_PAD_GPIO_EMC_16","SW_MUX_CTL_PAD_GPIO_EMC_16","SW_MUX_CTL_PAD_GPIO_EMC_17","SW_MUX_CTL_PAD_GPIO_EMC_17","SW_MUX_CTL_PAD_GPIO_EMC_18","SW_MUX_CTL_PAD_GPIO_EMC_18","SW_MUX_CTL_PAD_GPIO_EMC_19","SW_MUX_CTL_PAD_GPIO_EMC_19","SW_MUX_CTL_PAD_GPIO_EMC_20","SW_MUX_CTL_PAD_GPIO_EMC_20","SW_MUX_CTL_PAD_GPIO_EMC_21","SW_MUX_CTL_PAD_GPIO_EMC_21","SW_MUX_CTL_PAD_GPIO_EMC_22","SW_MUX_CTL_PAD_GPIO_EMC_22","SW_MUX_CTL_PAD_GPIO_EMC_23","SW_MUX_CTL_PAD_GPIO_EMC_23","SW_MUX_CTL_PAD_GPIO_EMC_24","SW_MUX_CTL_PAD_GPIO_EMC_24","SW_MUX_CTL_PAD_GPIO_EMC_25","SW_MUX_CTL_PAD_GPIO_EMC_25","SW_MUX_CTL_PAD_GPIO_EMC_26","SW_MUX_CTL_PAD_GPIO_EMC_26","SW_MUX_CTL_PAD_GPIO_EMC_27","SW_MUX_CTL_PAD_GPIO_EMC_27","SW_MUX_CTL_PAD_GPIO_EMC_28","SW_MUX_CTL_PAD_GPIO_EMC_28","SW_MUX_CTL_PAD_GPIO_EMC_29","SW_MUX_CTL_PAD_GPIO_EMC_29","SW_MUX_CTL_PAD_GPIO_EMC_30","SW_MUX_CTL_PAD_GPIO_EMC_30","SW_MUX_CTL_PAD_GPIO_EMC_31","SW_MUX_CTL_PAD_GPIO_EMC_31","SW_MUX_CTL_PAD_GPIO_EMC_32","SW_MUX_CTL_PAD_GPIO_EMC_32","SW_MUX_CTL_PAD_GPIO_EMC_33","SW_MUX_CTL_PAD_GPIO_EMC_33","SW_MUX_CTL_PAD_GPIO_EMC_34","SW_MUX_CTL_PAD_GPIO_EMC_34","SW_MUX_CTL_PAD_GPIO_EMC_35","SW_MUX_CTL_PAD_GPIO_EMC_35","SW_MUX_CTL_PAD_GPIO_EMC_36","SW_MUX_CTL_PAD_GPIO_EMC_36","SW_MUX_CTL_PAD_GPIO_EMC_37","SW_MUX_CTL_PAD_GPIO_EMC_37","SW_MUX_CTL_PAD_GPIO_EMC_38","SW_MUX_CTL_PAD_GPIO_EMC_38","SW_MUX_CTL_PAD_GPIO_EMC_39","SW_MUX_CTL_PAD_GPIO_EMC_39","SW_MUX_CTL_PAD_GPIO_EMC_40","SW_MUX_CTL_PAD_GPIO_EMC_40","SW_MUX_CTL_PAD_GPIO_EMC_41","SW_MUX_CTL_PAD_GPIO_EMC_41","SW_MUX_CTL_PAD_GPIO_SD_B0_00","SW_MUX_CTL_PAD_GPIO_SD_B0_00","SW_MUX_CTL_PAD_GPIO_SD_B0_01","SW_MUX_CTL_PAD_GPIO_SD_B0_01","SW_MUX_CTL_PAD_GPIO_SD_B0_02","SW_MUX_CTL_PAD_GPIO_SD_B0_02","SW_MUX_CTL_PAD_GPIO_SD_B0_03","SW_MUX_CTL_PAD_GPIO_SD_B0_03","SW_MUX_CTL_PAD_GPIO_SD_B0_04","SW_MUX_CTL_PAD_GPIO_SD_B0_04","SW_MUX_CTL_PAD_GPIO_SD_B0_05","SW_MUX_CTL_PAD_GPIO_SD_B0_05","SW_MUX_CTL_PAD_GPIO_SD_B1_00","SW_MUX_CTL_PAD_GPIO_SD_B1_00","SW_MUX_CTL_PAD_GPIO_SD_B1_01","SW_MUX_CTL_PAD_GPIO_SD_B1_01","SW_MUX_CTL_PAD_GPIO_SD_B1_02","SW_MUX_CTL_PAD_GPIO_SD_B1_02","SW_MUX_CTL_PAD_GPIO_SD_B1_03","SW_MUX_CTL_PAD_GPIO_SD_B1_03","SW_MUX_CTL_PAD_GPIO_SD_B1_04","SW_MUX_CTL_PAD_GPIO_SD_B1_04","SW_MUX_CTL_PAD_GPIO_SD_B1_05","SW_MUX_CTL_PAD_GPIO_SD_B1_05","SW_MUX_CTL_PAD_GPIO_SD_B1_06","SW_MUX_CTL_PAD_GPIO_SD_B1_06","SW_MUX_CTL_PAD_GPIO_SD_B1_07","SW_MUX_CTL_PAD_GPIO_SD_B1_07","SW_MUX_CTL_PAD_GPIO_SD_B1_08","SW_MUX_CTL_PAD_GPIO_SD_B1_08","SW_MUX_CTL_PAD_GPIO_SD_B1_09","SW_MUX_CTL_PAD_GPIO_SD_B1_09","SW_MUX_CTL_PAD_GPIO_SD_B1_10","SW_MUX_CTL_PAD_GPIO_SD_B1_10","SW_MUX_CTL_PAD_GPIO_SD_B1_11","SW_MUX_CTL_PAD_GPIO_SD_B1_11","SW_MUX_CTL_PAD_GPIO_SPI_B0_00","SW_MUX_CTL_PAD_GPIO_SPI_B0_00","SW_MUX_CTL_PAD_GPIO_SPI_B0_01","SW_MUX_CTL_PAD_GPIO_SPI_B0_01","SW_MUX_CTL_PAD_GPIO_SPI_B0_02","SW_MUX_CTL_PAD_GPIO_SPI_B0_02","SW_MUX_CTL_PAD_GPIO_SPI_B0_03","SW_MUX_CTL_PAD_GPIO_SPI_B0_03","SW_MUX_CTL_PAD_GPIO_SPI_B0_04","SW_MUX_CTL_PAD_GPIO_SPI_B0_04","SW_MUX_CTL_PAD_GPIO_SPI_B0_05","SW_MUX_CTL_PAD_GPIO_SPI_B0_05","SW_MUX_CTL_PAD_GPIO_SPI_B0_06","SW_MUX_CTL_PAD_GPIO_SPI_B0_06","SW_MUX_CTL_PAD_GPIO_SPI_B0_07","SW_MUX_CTL_PAD_GPIO_SPI_B0_07","SW_MUX_CTL_PAD_GPIO_SPI_B0_08","SW_MUX_CTL_PAD_GPIO_SPI_B0_08","SW_MUX_CTL_PAD_GPIO_SPI_B0_09","SW_MUX_CTL_PAD_GPIO_SPI_B0_09","SW_MUX_CTL_PAD_GPIO_SPI_B0_10","SW_MUX_CTL_PAD_GPIO_SPI_B0_10","SW_MUX_CTL_PAD_GPIO_SPI_B0_11","SW_MUX_CTL_PAD_GPIO_SPI_B0_11","SW_MUX_CTL_PAD_GPIO_SPI_B0_12","SW_MUX_CTL_PAD_GPIO_SPI_B0_12","SW_MUX_CTL_PAD_GPIO_SPI_B0_13","SW_MUX_CTL_PAD_GPIO_SPI_B0_13","SW_MUX_CTL_PAD_GPIO_SPI_B1_00","SW_MUX_CTL_PAD_GPIO_SPI_B1_00","SW_MUX_CTL_PAD_GPIO_SPI_B1_01","SW_MUX_CTL_PAD_GPIO_SPI_B1_01","SW_MUX_CTL_PAD_GPIO_SPI_B1_02","SW_MUX_CTL_PAD_GPIO_SPI_B1_02","SW_MUX_CTL_PAD_GPIO_SPI_B1_03","SW_MUX_CTL_PAD_GPIO_SPI_B1_03","SW_MUX_CTL_PAD_GPIO_SPI_B1_04","SW_MUX_CTL_PAD_GPIO_SPI_B1_04","SW_MUX_CTL_PAD_GPIO_SPI_B1_05","SW_MUX_CTL_PAD_GPIO_SPI_B1_05","SW_MUX_CTL_PAD_GPIO_SPI_B1_06","SW_MUX_CTL_PAD_GPIO_SPI_B1_06","SW_MUX_CTL_PAD_GPIO_SPI_B1_07","SW_MUX_CTL_PAD_GPIO_SPI_B1_07","SW_PAD_CTL_PAD_GPIO_AD_B0_00","SW_PAD_CTL_PAD_GPIO_AD_B0_00","SW_PAD_CTL_PAD_GPIO_AD_B0_01","SW_PAD_CTL_PAD_GPIO_AD_B0_01","SW_PAD_CTL_PAD_GPIO_AD_B0_02","SW_PAD_CTL_PAD_GPIO_AD_B0_02","SW_PAD_CTL_PAD_GPIO_AD_B0_03","SW_PAD_CTL_PAD_GPIO_AD_B0_03","SW_PAD_CTL_PAD_GPIO_AD_B0_04","SW_PAD_CTL_PAD_GPIO_AD_B0_04","SW_PAD_CTL_PAD_GPIO_AD_B0_05","SW_PAD_CTL_PAD_GPIO_AD_B0_05","SW_PAD_CTL_PAD_GPIO_AD_B0_06","SW_PAD_CTL_PAD_GPIO_AD_B0_06","SW_PAD_CTL_PAD_GPIO_AD_B0_07","SW_PAD_CTL_PAD_GPIO_AD_B0_07","SW_PAD_CTL_PAD_GPIO_AD_B0_08","SW_PAD_CTL_PAD_GPIO_AD_B0_08","SW_PAD_CTL_PAD_GPIO_AD_B0_09","SW_PAD_CTL_PAD_GPIO_AD_B0_09","SW_PAD_CTL_PAD_GPIO_AD_B0_10","SW_PAD_CTL_PAD_GPIO_AD_B0_10","SW_PAD_CTL_PAD_GPIO_AD_B0_11","SW_PAD_CTL_PAD_GPIO_AD_B0_11","SW_PAD_CTL_PAD_GPIO_AD_B0_12","SW_PAD_CTL_PAD_GPIO_AD_B0_12","SW_PAD_CTL_PAD_GPIO_AD_B0_13","SW_PAD_CTL_PAD_GPIO_AD_B0_13","SW_PAD_CTL_PAD_GPIO_AD_B0_14","SW_PAD_CTL_PAD_GPIO_AD_B0_14","SW_PAD_CTL_PAD_GPIO_AD_B0_15","SW_PAD_CTL_PAD_GPIO_AD_B0_15","SW_PAD_CTL_PAD_GPIO_AD_B1_00","SW_PAD_CTL_PAD_GPIO_AD_B1_00","SW_PAD_CTL_PAD_GPIO_AD_B1_01","SW_PAD_CTL_PAD_GPIO_AD_B1_01","SW_PAD_CTL_PAD_GPIO_AD_B1_02","SW_PAD_CTL_PAD_GPIO_AD_B1_02","SW_PAD_CTL_PAD_GPIO_AD_B1_03","SW_PAD_CTL_PAD_GPIO_AD_B1_03","SW_PAD_CTL_PAD_GPIO_AD_B1_04","SW_PAD_CTL_PAD_GPIO_AD_B1_04","SW_PAD_CTL_PAD_GPIO_AD_B1_05","SW_PAD_CTL_PAD_GPIO_AD_B1_05","SW_PAD_CTL_PAD_GPIO_AD_B1_06","SW_PAD_CTL_PAD_GPIO_AD_B1_06","SW_PAD_CTL_PAD_GPIO_AD_B1_07","SW_PAD_CTL_PAD_GPIO_AD_B1_07","SW_PAD_CTL_PAD_GPIO_AD_B1_08","SW_PAD_CTL_PAD_GPIO_AD_B1_08","SW_PAD_CTL_PAD_GPIO_AD_B1_09","SW_PAD_CTL_PAD_GPIO_AD_B1_09","SW_PAD_CTL_PAD_GPIO_AD_B1_10","SW_PAD_CTL_PAD_GPIO_AD_B1_10","SW_PAD_CTL_PAD_GPIO_AD_B1_11","SW_PAD_CTL_PAD_GPIO_AD_B1_11","SW_PAD_CTL_PAD_GPIO_AD_B1_12","SW_PAD_CTL_PAD_GPIO_AD_B1_12","SW_PAD_CTL_PAD_GPIO_AD_B1_13","SW_PAD_CTL_PAD_GPIO_AD_B1_13","SW_PAD_CTL_PAD_GPIO_AD_B1_14","SW_PAD_CTL_PAD_GPIO_AD_B1_14","SW_PAD_CTL_PAD_GPIO_AD_B1_15","SW_PAD_CTL_PAD_GPIO_AD_B1_15","SW_PAD_CTL_PAD_GPIO_B0_00","SW_PAD_CTL_PAD_GPIO_B0_00","SW_PAD_CTL_PAD_GPIO_B0_01","SW_PAD_CTL_PAD_GPIO_B0_01","SW_PAD_CTL_PAD_GPIO_B0_02","SW_PAD_CTL_PAD_GPIO_B0_02","SW_PAD_CTL_PAD_GPIO_B0_03","SW_PAD_CTL_PAD_GPIO_B0_03","SW_PAD_CTL_PAD_GPIO_B0_04","SW_PAD_CTL_PAD_GPIO_B0_04","SW_PAD_CTL_PAD_GPIO_B0_05","SW_PAD_CTL_PAD_GPIO_B0_05","SW_PAD_CTL_PAD_GPIO_B0_06","SW_PAD_CTL_PAD_GPIO_B0_06","SW_PAD_CTL_PAD_GPIO_B0_07","SW_PAD_CTL_PAD_GPIO_B0_07","SW_PAD_CTL_PAD_GPIO_B0_08","SW_PAD_CTL_PAD_GPIO_B0_08","SW_PAD_CTL_PAD_GPIO_B0_09","SW_PAD_CTL_PAD_GPIO_B0_09","SW_PAD_CTL_PAD_GPIO_B0_10","SW_PAD_CTL_PAD_GPIO_B0_10","SW_PAD_CTL_PAD_GPIO_B0_11","SW_PAD_CTL_PAD_GPIO_B0_11","SW_PAD_CTL_PAD_GPIO_B0_12","SW_PAD_CTL_PAD_GPIO_B0_12","SW_PAD_CTL_PAD_GPIO_B0_13","SW_PAD_CTL_PAD_GPIO_B0_13","SW_PAD_CTL_PAD_GPIO_B0_14","SW_PAD_CTL_PAD_GPIO_B0_14","SW_PAD_CTL_PAD_GPIO_B0_15","SW_PAD_CTL_PAD_GPIO_B0_15","SW_PAD_CTL_PAD_GPIO_B1_00","SW_PAD_CTL_PAD_GPIO_B1_00","SW_PAD_CTL_PAD_GPIO_B1_01","SW_PAD_CTL_PAD_GPIO_B1_01","SW_PAD_CTL_PAD_GPIO_B1_02","SW_PAD_CTL_PAD_GPIO_B1_02","SW_PAD_CTL_PAD_GPIO_B1_03","SW_PAD_CTL_PAD_GPIO_B1_03","SW_PAD_CTL_PAD_GPIO_B1_04","SW_PAD_CTL_PAD_GPIO_B1_04","SW_PAD_CTL_PAD_GPIO_B1_05","SW_PAD_CTL_PAD_GPIO_B1_05","SW_PAD_CTL_PAD_GPIO_B1_06","SW_PAD_CTL_PAD_GPIO_B1_06","SW_PAD_CTL_PAD_GPIO_B1_07","SW_PAD_CTL_PAD_GPIO_B1_07","SW_PAD_CTL_PAD_GPIO_B1_08","SW_PAD_CTL_PAD_GPIO_B1_08","SW_PAD_CTL_PAD_GPIO_B1_09","SW_PAD_CTL_PAD_GPIO_B1_09","SW_PAD_CTL_PAD_GPIO_B1_10","SW_PAD_CTL_PAD_GPIO_B1_10","SW_PAD_CTL_PAD_GPIO_B1_11","SW_PAD_CTL_PAD_GPIO_B1_11","SW_PAD_CTL_PAD_GPIO_B1_12","SW_PAD_CTL_PAD_GPIO_B1_12","SW_PAD_CTL_PAD_GPIO_B1_13","SW_PAD_CTL_PAD_GPIO_B1_13","SW_PAD_CTL_PAD_GPIO_B1_14","SW_PAD_CTL_PAD_GPIO_B1_14","SW_PAD_CTL_PAD_GPIO_B1_15","SW_PAD_CTL_PAD_GPIO_B1_15","SW_PAD_CTL_PAD_GPIO_EMC_00","SW_PAD_CTL_PAD_GPIO_EMC_00","SW_PAD_CTL_PAD_GPIO_EMC_01","SW_PAD_CTL_PAD_GPIO_EMC_01","SW_PAD_CTL_PAD_GPIO_EMC_02","SW_PAD_CTL_PAD_GPIO_EMC_02","SW_PAD_CTL_PAD_GPIO_EMC_03","SW_PAD_CTL_PAD_GPIO_EMC_03","SW_PAD_CTL_PAD_GPIO_EMC_04","SW_PAD_CTL_PAD_GPIO_EMC_04","SW_PAD_CTL_PAD_GPIO_EMC_05","SW_PAD_CTL_PAD_GPIO_EMC_05","SW_PAD_CTL_PAD_GPIO_EMC_06","SW_PAD_CTL_PAD_GPIO_EMC_06","SW_PAD_CTL_PAD_GPIO_EMC_07","SW_PAD_CTL_PAD_GPIO_EMC_07","SW_PAD_CTL_PAD_GPIO_EMC_08","SW_PAD_CTL_PAD_GPIO_EMC_08","SW_PAD_CTL_PAD_GPIO_EMC_09","SW_PAD_CTL_PAD_GPIO_EMC_09","SW_PAD_CTL_PAD_GPIO_EMC_10","SW_PAD_CTL_PAD_GPIO_EMC_10","SW_PAD_CTL_PAD_GPIO_EMC_11","SW_PAD_CTL_PAD_GPIO_EMC_11","SW_PAD_CTL_PAD_GPIO_EMC_12","SW_PAD_CTL_PAD_GPIO_EMC_12","SW_PAD_CTL_PAD_GPIO_EMC_13","SW_PAD_CTL_PAD_GPIO_EMC_13","SW_PAD_CTL_PAD_GPIO_EMC_14","SW_PAD_CTL_PAD_GPIO_EMC_14","SW_PAD_CTL_PAD_GPIO_EMC_15","SW_PAD_CTL_PAD_GPIO_EMC_15","SW_PAD_CTL_PAD_GPIO_EMC_16","SW_PAD_CTL_PAD_GPIO_EMC_16","SW_PAD_CTL_PAD_GPIO_EMC_17","SW_PAD_CTL_PAD_GPIO_EMC_17","SW_PAD_CTL_PAD_GPIO_EMC_18","SW_PAD_CTL_PAD_GPIO_EMC_18","SW_PAD_CTL_PAD_GPIO_EMC_19","SW_PAD_CTL_PAD_GPIO_EMC_19","SW_PAD_CTL_PAD_GPIO_EMC_20","SW_PAD_CTL_PAD_GPIO_EMC_20","SW_PAD_CTL_PAD_GPIO_EMC_21","SW_PAD_CTL_PAD_GPIO_EMC_21","SW_PAD_CTL_PAD_GPIO_EMC_22","SW_PAD_CTL_PAD_GPIO_EMC_22","SW_PAD_CTL_PAD_GPIO_EMC_23","SW_PAD_CTL_PAD_GPIO_EMC_23","SW_PAD_CTL_PAD_GPIO_EMC_24","SW_PAD_CTL_PAD_GPIO_EMC_24","SW_PAD_CTL_PAD_GPIO_EMC_25","SW_PAD_CTL_PAD_GPIO_EMC_25","SW_PAD_CTL_PAD_GPIO_EMC_26","SW_PAD_CTL_PAD_GPIO_EMC_26","SW_PAD_CTL_PAD_GPIO_EMC_27","SW_PAD_CTL_PAD_GPIO_EMC_27","SW_PAD_CTL_PAD_GPIO_EMC_28","SW_PAD_CTL_PAD_GPIO_EMC_28","SW_PAD_CTL_PAD_GPIO_EMC_29","SW_PAD_CTL_PAD_GPIO_EMC_29","SW_PAD_CTL_PAD_GPIO_EMC_30","SW_PAD_CTL_PAD_GPIO_EMC_30","SW_PAD_CTL_PAD_GPIO_EMC_31","SW_PAD_CTL_PAD_GPIO_EMC_31","SW_PAD_CTL_PAD_GPIO_EMC_32","SW_PAD_CTL_PAD_GPIO_EMC_32","SW_PAD_CTL_PAD_GPIO_EMC_33","SW_PAD_CTL_PAD_GPIO_EMC_33","SW_PAD_CTL_PAD_GPIO_EMC_34","SW_PAD_CTL_PAD_GPIO_EMC_34","SW_PAD_CTL_PAD_GPIO_EMC_35","SW_PAD_CTL_PAD_GPIO_EMC_35","SW_PAD_CTL_PAD_GPIO_EMC_36","SW_PAD_CTL_PAD_GPIO_EMC_36","SW_PAD_CTL_PAD_GPIO_EMC_37","SW_PAD_CTL_PAD_GPIO_EMC_37","SW_PAD_CTL_PAD_GPIO_EMC_38","SW_PAD_CTL_PAD_GPIO_EMC_38","SW_PAD_CTL_PAD_GPIO_EMC_39","SW_PAD_CTL_PAD_GPIO_EMC_39","SW_PAD_CTL_PAD_GPIO_EMC_40","SW_PAD_CTL_PAD_GPIO_EMC_40","SW_PAD_CTL_PAD_GPIO_EMC_41","SW_PAD_CTL_PAD_GPIO_EMC_41","SW_PAD_CTL_PAD_GPIO_SD_B0_00","SW_PAD_CTL_PAD_GPIO_SD_B0_00","SW_PAD_CTL_PAD_GPIO_SD_B0_01","SW_PAD_CTL_PAD_GPIO_SD_B0_01","SW_PAD_CTL_PAD_GPIO_SD_B0_02","SW_PAD_CTL_PAD_GPIO_SD_B0_02","SW_PAD_CTL_PAD_GPIO_SD_B0_03","SW_PAD_CTL_PAD_GPIO_SD_B0_03","SW_PAD_CTL_PAD_GPIO_SD_B0_04","SW_PAD_CTL_PAD_GPIO_SD_B0_04","SW_PAD_CTL_PAD_GPIO_SD_B0_05","SW_PAD_CTL_PAD_GPIO_SD_B0_05","SW_PAD_CTL_PAD_GPIO_SD_B1_00","SW_PAD_CTL_PAD_GPIO_SD_B1_00","SW_PAD_CTL_PAD_GPIO_SD_B1_01","SW_PAD_CTL_PAD_GPIO_SD_B1_01","SW_PAD_CTL_PAD_GPIO_SD_B1_02","SW_PAD_CTL_PAD_GPIO_SD_B1_02","SW_PAD_CTL_PAD_GPIO_SD_B1_03","SW_PAD_CTL_PAD_GPIO_SD_B1_03","SW_PAD_CTL_PAD_GPIO_SD_B1_04","SW_PAD_CTL_PAD_GPIO_SD_B1_04","SW_PAD_CTL_PAD_GPIO_SD_B1_05","SW_PAD_CTL_PAD_GPIO_SD_B1_05","SW_PAD_CTL_PAD_GPIO_SD_B1_06","SW_PAD_CTL_PAD_GPIO_SD_B1_06","SW_PAD_CTL_PAD_GPIO_SD_B1_07","SW_PAD_CTL_PAD_GPIO_SD_B1_07","SW_PAD_CTL_PAD_GPIO_SD_B1_08","SW_PAD_CTL_PAD_GPIO_SD_B1_08","SW_PAD_CTL_PAD_GPIO_SD_B1_09","SW_PAD_CTL_PAD_GPIO_SD_B1_09","SW_PAD_CTL_PAD_GPIO_SD_B1_10","SW_PAD_CTL_PAD_GPIO_SD_B1_10","SW_PAD_CTL_PAD_GPIO_SD_B1_11","SW_PAD_CTL_PAD_GPIO_SD_B1_11","SW_PAD_CTL_PAD_GPIO_SPI_B0_00","SW_PAD_CTL_PAD_GPIO_SPI_B0_00","SW_PAD_CTL_PAD_GPIO_SPI_B0_01","SW_PAD_CTL_PAD_GPIO_SPI_B0_01","SW_PAD_CTL_PAD_GPIO_SPI_B0_02","SW_PAD_CTL_PAD_GPIO_SPI_B0_02","SW_PAD_CTL_PAD_GPIO_SPI_B0_03","SW_PAD_CTL_PAD_GPIO_SPI_B0_03","SW_PAD_CTL_PAD_GPIO_SPI_B0_04","SW_PAD_CTL_PAD_GPIO_SPI_B0_04","SW_PAD_CTL_PAD_GPIO_SPI_B0_05","SW_PAD_CTL_PAD_GPIO_SPI_B0_05","SW_PAD_CTL_PAD_GPIO_SPI_B0_06","SW_PAD_CTL_PAD_GPIO_SPI_B0_06","SW_PAD_CTL_PAD_GPIO_SPI_B0_07","SW_PAD_CTL_PAD_GPIO_SPI_B0_07","SW_PAD_CTL_PAD_GPIO_SPI_B0_08","SW_PAD_CTL_PAD_GPIO_SPI_B0_08","SW_PAD_CTL_PAD_GPIO_SPI_B0_09","SW_PAD_CTL_PAD_GPIO_SPI_B0_09","SW_PAD_CTL_PAD_GPIO_SPI_B0_10","SW_PAD_CTL_PAD_GPIO_SPI_B0_10","SW_PAD_CTL_PAD_GPIO_SPI_B0_11","SW_PAD_CTL_PAD_GPIO_SPI_B0_11","SW_PAD_CTL_PAD_GPIO_SPI_B0_12","SW_PAD_CTL_PAD_GPIO_SPI_B0_12","SW_PAD_CTL_PAD_GPIO_SPI_B0_13","SW_PAD_CTL_PAD_GPIO_SPI_B0_13","SW_PAD_CTL_PAD_GPIO_SPI_B1_00","SW_PAD_CTL_PAD_GPIO_SPI_B1_00","SW_PAD_CTL_PAD_GPIO_SPI_B1_01","SW_PAD_CTL_PAD_GPIO_SPI_B1_01","SW_PAD_CTL_PAD_GPIO_SPI_B1_02","SW_PAD_CTL_PAD_GPIO_SPI_B1_02","SW_PAD_CTL_PAD_GPIO_SPI_B1_03","SW_PAD_CTL_PAD_GPIO_SPI_B1_03","SW_PAD_CTL_PAD_GPIO_SPI_B1_04","SW_PAD_CTL_PAD_GPIO_SPI_B1_04","SW_PAD_CTL_PAD_GPIO_SPI_B1_05","SW_PAD_CTL_PAD_GPIO_SPI_B1_05","SW_PAD_CTL_PAD_GPIO_SPI_B1_06","SW_PAD_CTL_PAD_GPIO_SPI_B1_06","SW_PAD_CTL_PAD_GPIO_SPI_B1_07","SW_PAD_CTL_PAD_GPIO_SPI_B1_07","USB_OTG1_OC_SELECT_INPUT","USB_OTG1_OC_SELECT_INPUT","USB_OTG2_OC_SELECT_INPUT","USB_OTG2_OC_SELECT_INPUT","USDHC1_CD_B_SELECT_INPUT","USDHC1_CD_B_SELECT_INPUT","USDHC1_WP_SELECT_INPUT","USDHC1_WP_SELECT_INPUT","USDHC2_CD_B_SELECT_INPUT","USDHC2_CD_B_SELECT_INPUT","USDHC2_CLK_SELECT_INPUT","USDHC2_CLK_SELECT_INPUT","USDHC2_CMD_SELECT_INPUT","USDHC2_CMD_SELECT_INPUT","USDHC2_DATA0_SELECT_INPUT","USDHC2_DATA0_SELECT_INPUT","USDHC2_DATA1_SELECT_INPUT","USDHC2_DATA1_SELECT_INPUT","USDHC2_DATA2_SELECT_INPUT","USDHC2_DATA2_SELECT_INPUT","USDHC2_DATA3_SELECT_INPUT","USDHC2_DATA3_SELECT_INPUT","USDHC2_DATA4_SELECT_INPUT","USDHC2_DATA4_SELECT_INPUT","USDHC2_DATA5_SELECT_INPUT","USDHC2_DATA5_SELECT_INPUT","USDHC2_DATA6_SELECT_INPUT","USDHC2_DATA6_SELECT_INPUT","USDHC2_DATA7_SELECT_INPUT","USDHC2_DATA7_SELECT_INPUT","USDHC2_WP_SELECT_INPUT","USDHC2_WP_SELECT_INPUT","XBAR1_IN02_SELECT_INPUT","XBAR1_IN02_SELECT_INPUT","XBAR1_IN03_SELECT_INPUT","XBAR1_IN03_SELECT_INPUT","XBAR1_IN04_SELECT_INPUT","XBAR1_IN04_SELECT_INPUT","XBAR1_IN05_SELECT_INPUT","XBAR1_IN05_SELECT_INPUT","XBAR1_IN06_SELECT_INPUT","XBAR1_IN06_SELECT_INPUT","XBAR1_IN07_SELECT_INPUT","XBAR1_IN07_SELECT_INPUT","XBAR1_IN08_SELECT_INPUT","XBAR1_IN08_SELECT_INPUT","XBAR1_IN09_SELECT_INPUT","XBAR1_IN09_SELECT_INPUT","XBAR1_IN14_SELECT_INPUT","XBAR1_IN14_SELECT_INPUT","XBAR1_IN15_SELECT_INPUT","XBAR1_IN15_SELECT_INPUT","XBAR1_IN16_SELECT_INPUT","XBAR1_IN16_SELECT_INPUT","XBAR1_IN17_SELECT_INPUT","XBAR1_IN17_SELECT_INPUT","XBAR1_IN18_SELECT_INPUT","XBAR1_IN18_SELECT_INPUT","XBAR1_IN19_SELECT_INPUT","XBAR1_IN19_SELECT_INPUT","XBAR1_IN20_SELECT_INPUT","XBAR1_IN20_SELECT_INPUT","XBAR1_IN21_SELECT_INPUT","XBAR1_IN21_SELECT_INPUT","XBAR1_IN22_SELECT_INPUT","XBAR1_IN22_SELECT_INPUT","XBAR1_IN23_SELECT_INPUT","XBAR1_IN23_SELECT_INPUT","XBAR1_IN24_SELECT_INPUT","XBAR1_IN24_SELECT_INPUT","XBAR1_IN25_SELECT_INPUT","XBAR1_IN25_SELECT_INPUT","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_01_ALT3","GPIO_AD_B1_02_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_00_ALT3","GPIO_AD_B1_00_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_11_ALT8","GPIO_AD_B0_15_ALT8","GPIO_EMC_37_ALT9","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_12_ALT1","GPIO_AD_B1_01_ALT4","GPIO_AD_B1_08_ALT3","GPIO_EMC_32_ALT3","GPIO_SD_B1_03_ALT6","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_11_ALT4","GPIO_AD_B1_15_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_10_ALT4","GPIO_AD_B1_14_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_09_ALT4","GPIO_AD_B1_13_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_08_ALT4","GPIO_AD_B1_12_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_07_ALT4","GPIO_AD_B1_11_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_06_ALT4","GPIO_AD_B1_10_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_05_ALT4","GPIO_AD_B1_09_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_04_ALT4","GPIO_AD_B1_08_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_15_ALT4","GPIO_AD_B1_07_ALT4","GPIO_B1_14_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_04_ALT4","GPIO_B1_12_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_14_ALT4","GPIO_AD_B1_06_ALT4","GPIO_B1_13_ALT2","DAISY","R","RW","W","mask","offset","GPIO_B1_04_ALT3","GPIO_EMC_20_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_11_ALT7","GPIO_AD_B0_15_ALT3","GPIO_B1_12_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B1_05_ALT3","GPIO_EMC_19_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B0_15_ALT9","GPIO_EMC_33_ALT9","GPIO_SD_B0_01_ALT9","DAISY","R","RW","W","mask","offset","GPIO_B0_01_ALT8","GPIO_EMC_39_ALT8","DAISY","R","RW","W","mask","offset","GPIO_B1_01_ALT8","GPIO_EMC_35_ALT8","GPIO_SD_B0_03_ALT8","DAISY","R","RW","W","mask","offset","GPIO_B1_02_ALT8","GPIO_EMC_36_ALT8","GPIO_SD_B0_04_ALT8","DAISY","R","RW","W","mask","offset","GPIO_B1_03_ALT8","GPIO_EMC_37_ALT8","GPIO_SD_B0_05_ALT8","DAISY","R","RW","W","mask","offset","GPIO_B1_00_ALT8","GPIO_EMC_34_ALT8","GPIO_SD_B0_02_ALT8","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_01_ALT8","GPIO_B0_03_ALT8","DAISY","R","RW","W","mask","offset","GPIO_B0_15_ALT8","GPIO_EMC_33_ALT8","GPIO_SD_B0_01_ALT8","DAISY","R","RW","W","mask","offset","GPIO_B1_10_ALT6","GPIO_EMC_25_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_05_ALT1","GPIO_B1_15_ALT0","GPIO_EMC_41_ALT4","DAISY","R","RW","W","mask","offset","GPIO_B1_06_ALT3","GPIO_EMC_23_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B1_11_ALT3","GPIO_EMC_26_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B1_10_ALT3","GPIO_EMC_25_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_09_ALT2","GPIO_B0_03_ALT2","GPIO_EMC_18_ALT3","GPIO_SD_B1_03_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_03_ALT0","GPIO_AD_B0_15_ALT6","GPIO_B1_09_ALT6","GPIO_EMC_10_ALT3","DAISY","R","RW","W","mask","offset","GPIO_EMC_23_ALT1","GPIO_SD_B0_00_ALT1","DAISY","R","RW","W","mask","offset","GPIO_EMC_25_ALT1","GPIO_SD_B0_02_ALT1","DAISY","R","RW","W","mask","offset","GPIO_EMC_27_ALT1","GPIO_SD_B0_04_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_10_ALT1","GPIO_B1_00_ALT6","GPIO_EMC_12_ALT4","GPIO_EMC_38_ALT1","GPIO_SD_B1_00_ALT2","DAISY","R","RW","W","mask","offset","GPIO_EMC_24_ALT1","GPIO_SD_B0_01_ALT1","DAISY","R","RW","W","mask","offset","GPIO_EMC_26_ALT1","GPIO_SD_B0_03_ALT1","DAISY","R","RW","W","mask","offset","GPIO_EMC_28_ALT1","GPIO_SD_B0_05_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_11_ALT1","GPIO_B1_01_ALT6","GPIO_EMC_13_ALT4","GPIO_EMC_39_ALT1","GPIO_SD_B1_01_ALT2","DAISY","R","RW","W","mask","offset","GPIO_B0_06_ALT2","GPIO_EMC_06_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B0_08_ALT2","GPIO_EMC_08_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B0_10_ALT2","GPIO_EMC_10_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_00_ALT0","GPIO_AD_B0_09_ALT1","GPIO_B1_02_ALT6","GPIO_EMC_19_ALT1","GPIO_SD_B1_02_ALT2","DAISY","R","RW","W","mask","offset","GPIO_B0_07_ALT2","GPIO_EMC_07_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B0_09_ALT2","GPIO_EMC_09_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B0_11_ALT2","GPIO_EMC_11_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_01_ALT0","GPIO_B1_03_ALT6","GPIO_EMC_20_ALT1","GPIO_SD_B1_03_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_08_ALT1","GPIO_EMC_00_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_09_ALT1","GPIO_EMC_02_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B1_14_ALT1","GPIO_EMC_04_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B1_15_ALT1","GPIO_EMC_17_ALT1","DAISY","R","RW","W","mask","offset","GPIO_EMC_23_ALT8","GPIO_SPI_B0_09_ALT0","GPIO_SPI_B1_00_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_26_ALT8","GPIO_SPI_B0_02_ALT0","GPIO_SPI_B1_04_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_27_ALT8","GPIO_SPI_B0_12_ALT0","GPIO_SPI_B1_03_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_28_ALT8","GPIO_SPI_B0_06_ALT0","GPIO_SPI_B1_02_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_29_ALT8","GPIO_SPI_B0_10_ALT0","GPIO_SPI_B1_01_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_13_ALT8","GPIO_SPI_B0_11_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_14_ALT8","GPIO_SPI_B0_07_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_15_ALT8","GPIO_SPI_B0_03_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_16_ALT8","GPIO_SPI_B0_04_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_25_ALT8","GPIO_SPI_B0_08_ALT0","GPIO_SPI_B1_05_ALT0","DAISY","R","RW","W","mask","offset","GPIO_EMC_12_ALT8","GPIO_SPI_B0_01_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_13_ALT0","GPIO_SD_B1_08_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_12_ALT0","GPIO_SD_B1_09_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_11_ALT0","GPIO_SD_B1_10_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_10_ALT0","GPIO_SD_B1_11_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_09_ALT0","GPIO_SD_B1_05_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_14_ALT0","GPIO_SD_B1_07_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_07_ALT0","GPIO_SD_B1_03_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_06_ALT0","GPIO_SD_B1_02_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_05_ALT0","GPIO_SD_B1_01_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_04_ALT0","GPIO_SD_B1_00_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B1_05_ALT8","GPIO_EMC_24_ALT4","DAISY","R","RW","W","mask","offset","GPIO_B1_06_ALT8","GPIO_EMC_23_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_13_ALT1","GPIO_B1_04_ALT8","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_03_ALT8","GPIO_EMC_41_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_04_ALT8","GPIO_EMC_40_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_09_ALT7","GPIO_AD_B1_02_ALT8","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_00_ALT3","GPIO_SD_B1_04_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_01_ALT3","GPIO_SD_B1_05_ALT2","DAISY","R","RW","W","mask","offset","GPIO_B0_04_ALT2","GPIO_SD_B1_11_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B0_05_ALT2","GPIO_SD_B1_10_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_07_ALT1","GPIO_EMC_22_ALT2","GPIO_SD_B0_00_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_06_ALT1","GPIO_EMC_21_ALT2","GPIO_SD_B0_01_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_12_ALT0","GPIO_EMC_12_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_13_ALT0","GPIO_EMC_11_ALT2","DAISY","R","RW","W","mask","offset","GPIO_EMC_30_ALT3","GPIO_SD_B0_01_ALT4","DAISY","R","RW","W","mask","offset","GPIO_EMC_27_ALT3","GPIO_SD_B0_00_ALT4","DAISY","R","RW","W","mask","offset","GPIO_EMC_29_ALT3","GPIO_SD_B0_03_ALT4","DAISY","R","RW","W","mask","offset","GPIO_EMC_28_ALT3","GPIO_SD_B0_02_ALT4","DAISY","R","RW","W","mask","offset","GPIO_EMC_01_ALT2","GPIO_SD_B1_06_ALT4","DAISY","R","RW","W","mask","offset","GPIO_EMC_00_ALT2","GPIO_SD_B1_07_ALT4","DAISY","R","RW","W","mask","offset","GPIO_EMC_03_ALT2","GPIO_SD_B1_09_ALT4","DAISY","R","RW","W","mask","offset","GPIO_EMC_02_ALT2","GPIO_SD_B1_08_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_03_ALT7","GPIO_AD_B1_12_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_00_ALT7","GPIO_AD_B1_15","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_02_ALT7","GPIO_AD_B1_13_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_01_ALT7","GPIO_AD_B1_14_ALT2","DAISY","R","RW","W","mask","offset","GPIO_B0_00_ALT3","GPIO_B1_04_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B0_03_ALT3","GPIO_B1_07_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B0_01_ALT3","GPIO_B1_05_ALT1","DAISY","R","RW","W","mask","offset","GPIO_B0_02_ALT3","GPIO_B1_06_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_03_ALT2","GPIO_SD_B1_10_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_02_ALT2","GPIO_SD_B1_11_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_04_ALT2","GPIO_EMC_15_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_07_ALT2","GPIO_B0_09_ALT3","GPIO_EMC_14_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_06_ALT2","GPIO_B0_08_ALT3","GPIO_EMC_13_ALT2","DAISY","R","RW","W","mask","offset","GPIO_B1_01_ALT2","GPIO_EMC_20_ALT2","GPIO_SD_B1_01_ALT4","DAISY","R","RW","W","mask","offset","GPIO_B1_00_ALT2","GPIO_EMC_19_ALT2","GPIO_SD_B1_00_ALT4","DAISY","R","RW","W","mask","offset","GPIO_B1_13_ALT1","GPIO_EMC_24_ALT2","DAISY","R","RW","W","mask","offset","GPIO_B1_12_ALT1","GPIO_EMC_23_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_03_ALT2","GPIO_EMC_26_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_02_ALT2","GPIO_EMC_25_ALT2","DAISY","R","RW","W","mask","offset","GPIO_EMC_32_ALT2","GPIO_SD_B1_09_ALT2","DAISY","R","RW","W","mask","offset","GPIO_EMC_31_ALT2","GPIO_SD_B1_08_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_11_ALT2","GPIO_EMC_39_ALT2","GPIO_SD_B0_05_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_10_ALT2","GPIO_EMC_38_ALT2","GPIO_SD_B0_04_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_12_ALT7","WAKEUP_ALT7","DAISY","R","RW","W","mask","offset","GPIO_B0_03_ALT1","GPIO_EMC_19_ALT4","DAISY","R","RW","W","mask","offset","GPIO_B0_04_ALT1","GPIO_EMC_20_ALT4","DAISY","R","RW","W","mask","offset","GPIO_B0_05_ALT1","GPIO_EMC_21_ALT4","DAISY","R","RW","W","mask","offset","GPIO_B1_09_ALT1","GPIO_EMC_22_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_00_ALT1","GPIO_B0_06_ALT1","GPIO_EMC_15_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_01_ALT1","GPIO_B0_07_ALT1","GPIO_EMC_16_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_02_ALT1","GPIO_B0_08_ALT1","GPIO_EMC_17_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_03_ALT1","GPIO_B1_10_ALT1","GPIO_EMC_18_ALT4","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_09_ALT3","GPIO_B0_13_ALT3","GPIO_SD_B1_03_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_11_ALT3","GPIO_B0_15_ALT3","GPIO_SD_B1_05_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_12_ALT3","GPIO_B1_00_ALT3","GPIO_SD_B1_06_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B0_10_ALT3","GPIO_SD_B1_00_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B0_11_ALT3","GPIO_SD_B1_01_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B0_12_ALT3","GPIO_SD_B1_02_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_10_ALT3","GPIO_B0_14_ALT3","GPIO_SD_B1_04_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_14_ALT3","GPIO_B1_02_ALT3","GPIO_SD_B1_08_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_15_ALT3","GPIO_B1_03_ALT3","GPIO_SD_B1_09_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_10_ALT3","GPIO_EMC_07_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_06_ALT3","GPIO_EMC_10_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_08_ALT3","GPIO_EMC_08_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_07_ALT3","GPIO_EMC_09_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_05_ALT3","GPIO_EMC_06_ALT2","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_04_ALT3","GPIO_EMC_05_ALT2","DAISY","R","RW","W","mask","offset","GPIO_EMC_37_ALT3","GPIO_SD_B1_04_ALT8","DAISY","R","RW","W","mask","offset","GPIO_EMC_35_ALT3","GPIO_SD_B1_06_ALT8","DAISY","R","RW","W","mask","offset","GPIO_EMC_33_ALT3","GPIO_SD_B1_00_ALT8","DAISY","R","RW","W","mask","offset","GPIO_EMC_34_ALT3","GPIO_SD_B1_05_ALT8","DAISY","R","RW","W","mask","offset","GPIO_EMC_38_ALT3","GPIO_SD_B1_03_ALT8","DAISY","R","RW","W","mask","offset","GPIO_EMC_39_ALT3","GPIO_SD_B1_02_ALT8","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_09_ALT9","GPIO_B1_13_ALT8","GPIO_EMC_39_ALT9","GPIO_SD_B0_00_ALT9","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_03_ALT3","GPIO_EMC_16_ALT3","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT7","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","ALT9","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT8","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","ALT6","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT1","ALT2","ALT3","ALT4","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","SION","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","SION","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","R","RW","W","mask","offset","DISABLED","ENABLED","SION","R","RW","W","mask","offset","DISABLED","ENABLED","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED","DSE_1_R0_150_OHM_3_3V_260_OHM_1_8V","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ","SPEED_1_MEDIUM_100MHZ","SPEED_2_MEDIUM_100MHZ","SPEED_3_MAX_200MHZ","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_150_OHM___3_3V__260_OHM_1_8V_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED_0_LOW_50MHZ_","SPEED_1_MEDIUM_100MHZ_","SPEED_2_MEDIUM_100MHZ_","SPEED_3_MAX_200MHZ_","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_03_ALT3","GPIO_AD_B1_03_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_14_ALT0","GPIO_EMC_40_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_02_ALT6","GPIO_B1_12_ALT6","GPIO_EMC_35_ALT6","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_00_ALT6","GPIO_B1_13_ALT6","GPIO_EMC_12_ALT3","GPIO_EMC_36_ALT6","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_03_ALT6","GPIO_EMC_39_ALT6","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_09_ALT6","GPIO_SD_B1_04_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_08_ALT6","GPIO_SD_B1_05_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_04_ALT6","GPIO_SD_B1_03_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_05_ALT6","GPIO_SD_B1_02_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_06_ALT6","GPIO_SD_B1_01_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_07_ALT6","GPIO_SD_B1_00_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_12_ALT6","GPIO_SD_B1_08_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_13_ALT6","GPIO_SD_B1_09_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_14_ALT6","GPIO_SD_B1_10_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_15_ALT6","GPIO_SD_B1_11_ALT0","DAISY","R","RW","W","mask","offset","GPIO_AD_B1_10_ALT6","GPIO_EMC_37_ALT6","DAISY","R","RW","W","mask","offset","GPIO_B1_14_ALT3","GPIO_EMC_00_ALT3","DAISY","R","RW","W","mask","offset","GPIO_B1_15_ALT3","GPIO_EMC_01_ALT3","DAISY","R","RW","W","mask","offset","GPIO_EMC_02_ALT3","GPIO_SD_B0_00_ALT3","DAISY","R","RW","W","mask","offset","GPIO_EMC_03_ALT3","GPIO_SD_B0_01_ALT3","DAISY","R","RW","W","mask","offset","GPIO_EMC_04_ALT3","GPIO_SD_B0_02_ALT3","DAISY","R","RW","W","mask","offset","GPIO_EMC_05_ALT3","GPIO_SD_B0_03_ALT3","DAISY","R","RW","W","mask","offset","GPIO_EMC_06_ALT3","GPIO_SD_B0_04_ALT3","DAISY","R","RW","W","mask","offset","GPIO_EMC_07_ALT3","GPIO_SD_B0_05_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_00_ALT1","GPIO_B1_00_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_01_ALT1","GPIO_B1_01_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_02_ALT1","GPIO_B1_02_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_03_ALT1","GPIO_AD_B0_05_ALT6","GPIO_B1_03_ALT1","GPIO_EMC_08_ALT3","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_06_ALT6","GPIO_EMC_35_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_07_ALT6","GPIO_EMC_14_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_08_ALT6","GPIO_EMC_15_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_09_ALT6","GPIO_EMC_16_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_10_ALT6","GPIO_EMC_36_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_11_ALT6","GPIO_EMC_37_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_14_ALT1","GPIO_EMC_12_ALT1","DAISY","R","RW","W","mask","offset","GPIO_AD_B0_15_ALT1","GPIO_EMC_13_ALT1","GPR0","GPR1","GPR1","GPR10","GPR10","GPR11","GPR11","GPR12","GPR12","GPR13","GPR13","GPR14","GPR14","GPR15","GPR16","GPR16","GPR17","GPR17","GPR18","GPR18","GPR19","GPR19","GPR2","GPR2","GPR20","GPR20","GPR21","GPR21","GPR22","GPR22","GPR23","GPR23","GPR24","GPR24","GPR25","GPR25","GPR26","GPR26","GPR27","GPR27","GPR28","GPR28","GPR29","GPR29","GPR3","GPR3","GPR30","GPR30","GPR31","GPR31","GPR32","GPR32","GPR33","GPR33","GPR34","GPR34","GPR4","GPR4","GPR5","GPR5","GPR6","GPR6","GPR7","GPR7","GPR8","GPR8","GPR9","IOMUXC_GPR","IOMUXC_GPR","Instance","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","CM7_FORCE_HCLK_EN","ENET1_CLK_SEL","ENET1_TX_CLK_DIR","ENET2_CLK_SEL","ENET2_TX_CLK_DIR","ENET_IPG_CLK_S_EN","EXC_MON","GINT","SAI1_MCLK1_SEL","SAI1_MCLK2_SEL","SAI1_MCLK3_SEL","SAI1_MCLK_DIR","SAI2_MCLK3_SEL","SAI2_MCLK_DIR","SAI3_MCLK3_SEL","SAI3_MCLK_DIR","USB_EXP_MODE","DBG_EN","DCPKEY_OCOTP_OR_KEYMUX","LOCK_DBG_EN","LOCK_DCPKEY_OCOTP_OR_KEYMUX","LOCK_NIDEN","LOCK_OCRAM_TZ_ADDR","LOCK_OCRAM_TZ_EN","LOCK_SEC_ERR_RESP","NIDEN","OCRAM_TZ_ADDR","OCRAM_TZ_EN","SEC_ERR_RESP","R","RW","W","mask","offset","DBG_EN_0","DBG_EN_1","R","RW","W","mask","offset","DCPKEY_OCOTP_OR_KEYMUX_0","DCPKEY_OCOTP_OR_KEYMUX_1","R","RW","W","mask","offset","LOCK_DBG_EN_0","LOCK_DBG_EN_1","R","RW","W","mask","offset","LOCK_DCPKEY_OCOTP_OR_KEYMUX_0","LOCK_DCPKEY_OCOTP_OR_KEYMUX_1","R","RW","W","mask","offset","LOCK_NIDEN_0","LOCK_NIDEN_1","R","RW","W","mask","offset","LOCK_OCRAM_TZ_ADDR_0","LOCK_OCRAM_TZ_ADDR_1","R","RW","W","mask","offset","LOCK_OCRAM_TZ_EN_0","LOCK_OCRAM_TZ_EN_1","R","RW","W","mask","offset","LOCK_SEC_ERR_RESP_0","LOCK_SEC_ERR_RESP_1","R","RW","W","mask","offset","NIDEN_0","NIDEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","OCRAM_TZ_EN_0","OCRAM_TZ_EN_1","R","RW","W","mask","offset","SEC_ERR_RESP_0","SEC_ERR_RESP_1","BEE_DE_RX_EN","M7_APC_AC_R0_CTRL","M7_APC_AC_R1_CTRL","M7_APC_AC_R2_CTRL","M7_APC_AC_R3_CTRL","R","RW","W","mask","offset","R","RW","W","mask","offset","M7_APC_AC_R0_CTRL_0","M7_APC_AC_R0_CTRL_1","M7_APC_AC_R0_CTRL_2","M7_APC_AC_R0_CTRL_3","R","RW","W","mask","offset","M7_APC_AC_R1_CTRL_0","M7_APC_AC_R1_CTRL_1","M7_APC_AC_R1_CTRL_2","M7_APC_AC_R1_CTRL_3","R","RW","W","mask","offset","M7_APC_AC_R2_CTRL_0","M7_APC_AC_R2_CTRL_1","M7_APC_AC_R2_CTRL_2","M7_APC_AC_R2_CTRL_3","R","RW","W","mask","offset","M7_APC_AC_R3_CTRL_0","M7_APC_AC_R3_CTRL_1","M7_APC_AC_R3_CTRL_2","M7_APC_AC_R3_CTRL_3","ACMP_IPG_STOP_MODE","FLEXIO1_IPG_DOZE","FLEXIO1_IPG_STOP_MODE","FLEXIO2_IPG_DOZE","FLEXIO2_IPG_STOP_MODE","FLEXIO3_IPG_DOZE","FLEXIO3_IPG_STOP_MODE","R","RW","W","mask","offset","ACMP_IPG_STOP_MODE_0","ACMP_IPG_STOP_MODE_1","R","RW","W","mask","offset","FLEXIO1_IPG_DOZE_0","FLEXIO1_IPG_DOZE_1","R","RW","W","mask","offset","FLEXIO1_IPG_STOP_MODE_0","FLEXIO1_IPG_STOP_MODE_1","R","RW","W","mask","offset","FLEXIO2_IPG_DOZE_0","FLEXIO2_IPG_DOZE_1","R","RW","W","mask","offset","FLEXIO2_IPG_STOP_MODE_0","FLEXIO2_IPG_STOP_MODE_1","R","RW","W","mask","offset","FLEXIO3_IPG_DOZE_0","FLEXIO3_IPG_DOZE_1","R","RW","W","mask","offset","FLEXIO3_IPG_STOP_MODE_0","FLEXIO3_IPG_STOP_MODE_1","ARCACHE_USDHC","AWCACHE_USDHC","CACHE_ENET","CACHE_USB","CANFD_STOP_ACK","CANFD_STOP_REQ","R","RW","W","mask","offset","ARCACHE_USDHC_0","ARCACHE_USDHC_1","R","RW","W","mask","offset","AWCACHE_USDHC_0","AWCACHE_USDHC_1","R","RW","W","mask","offset","CACHE_ENET_0","CACHE_ENET_1","R","RW","W","mask","offset","CACHE_USB_0","CACHE_USB_1","R","RW","W","mask","offset","CANFD_STOP_ACK_0","CANFD_STOP_ACK_1","R","RW","W","mask","offset","CANFD_STOP_REQ_0","CANFD_STOP_REQ_1","ACMP1_CMP_IGEN_TRIM_DN","ACMP1_CMP_IGEN_TRIM_UP","ACMP1_SAMPLE_SYNC_EN","ACMP2_CMP_IGEN_TRIM_DN","ACMP2_CMP_IGEN_TRIM_UP","ACMP2_SAMPLE_SYNC_EN","ACMP3_CMP_IGEN_TRIM_DN","ACMP3_CMP_IGEN_TRIM_UP","ACMP3_SAMPLE_SYNC_EN","ACMP4_CMP_IGEN_TRIM_DN","ACMP4_CMP_IGEN_TRIM_UP","ACMP4_SAMPLE_SYNC_EN","CM7_CFGDTCMSZ","CM7_CFGITCMSZ","R","RW","W","mask","offset","ACMP1_CMP_IGEN_TRIM_DN_0","ACMP1_CMP_IGEN_TRIM_DN_1","R","RW","W","mask","offset","ACMP1_CMP_IGEN_TRIM_UP_0","ACMP1_CMP_IGEN_TRIM_UP_1","R","RW","W","mask","offset","ACMP1_SAMPLE_SYNC_EN_0","ACMP1_SAMPLE_SYNC_EN_1","R","RW","W","mask","offset","ACMP2_CMP_IGEN_TRIM_DN_0","ACMP2_CMP_IGEN_TRIM_DN_1","R","RW","W","mask","offset","ACMP2_CMP_IGEN_TRIM_UP_0","ACMP2_CMP_IGEN_TRIM_UP_1","R","RW","W","mask","offset","ACMP2_SAMPLE_SYNC_EN_0","ACMP2_SAMPLE_SYNC_EN_1","R","RW","W","mask","offset","ACMP3_CMP_IGEN_TRIM_DN_0","ACMP3_CMP_IGEN_TRIM_DN_1","R","RW","W","mask","offset","ACMP3_CMP_IGEN_TRIM_UP_0","ACMP3_CMP_IGEN_TRIM_UP_1","R","RW","W","mask","offset","ACMP3_SAMPLE_SYNC_EN_0","ACMP3_SAMPLE_SYNC_EN_1","R","RW","W","mask","offset","ACMP4_CMP_IGEN_TRIM_DN_0","ACMP4_CMP_IGEN_TRIM_DN_1","R","RW","W","mask","offset","ACMP4_CMP_IGEN_TRIM_UP_0","ACMP4_CMP_IGEN_TRIM_UP_1","R","RW","W","mask","offset","ACMP4_SAMPLE_SYNC_EN_0","ACMP4_SAMPLE_SYNC_EN_1","R","RW","W","mask","offset","CM7_CFGDTCMSZ_0","CM7_CFGDTCMSZ_10","CM7_CFGDTCMSZ_3","CM7_CFGDTCMSZ_4","CM7_CFGDTCMSZ_5","CM7_CFGDTCMSZ_6","CM7_CFGDTCMSZ_7","CM7_CFGDTCMSZ_8","CM7_CFGDTCMSZ_9","R","RW","W","mask","offset","CM7_CFGITCMSZ_0","CM7_CFGITCMSZ_10","CM7_CFGITCMSZ_3","CM7_CFGITCMSZ_4","CM7_CFGITCMSZ_5","CM7_CFGITCMSZ_6","CM7_CFGITCMSZ_7","CM7_CFGITCMSZ_8","CM7_CFGITCMSZ_9","FLEXRAM_BANK_CFG_SEL","INIT_DTCM_EN","INIT_ITCM_EN","R","RW","W","mask","offset","FLEXRAM_BANK_CFG_SEL_0","FLEXRAM_BANK_CFG_SEL_1","R","RW","W","mask","offset","INIT_DTCM_EN_0","INIT_DTCM_EN_1","R","RW","W","mask","offset","INIT_ITCM_EN_0","INIT_ITCM_EN_1","FLEXRAM_BANK_CFG","R","RW","W","mask","offset","LOCK_M7_APC_AC_R0_BOT","M7_APC_AC_R0_BOT","R","RW","W","mask","offset","LOCK_M7_APC_AC_R0_BOT_0","LOCK_M7_APC_AC_R0_BOT_1","R","RW","W","mask","offset","LOCK_M7_APC_AC_R0_TOP","M7_APC_AC_R0_TOP","R","RW","W","mask","offset","LOCK_M7_APC_AC_R0_TOP_0","LOCK_M7_APC_AC_R0_TOP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","CM7_FORCE_HCLK_EN_0","CM7_FORCE_HCLK_EN_1","R","RW","W","mask","offset","ENET1_CLK_SEL_0","ENET1_CLK_SEL_1","R","RW","W","mask","offset","ENET1_TX_CLK_DIR_0","ENET1_TX_CLK_DIR_1","R","RW","W","mask","offset","ENET2_CLK_SEL_0","ENET2_CLK_SEL_1","R","RW","W","mask","offset","ENET2_TX_CLK_DIR_0","ENET2_TX_CLK_DIR_1","R","RW","W","mask","offset","ENET_IPG_CLK_S_EN_0","ENET_IPG_CLK_S_EN_1","R","RW","W","mask","offset","EXC_MON_0","EXC_MON_1","R","RW","W","mask","offset","GINT_0","GINT_1","R","RW","W","mask","offset","SAI1_MCLK1_SEL_0","SAI1_MCLK1_SEL_1","SAI1_MCLK1_SEL_2","SAI1_MCLK1_SEL_3","SAI1_MCLK1_SEL_4","SAI1_MCLK1_SEL_5","R","RW","W","mask","offset","SAI1_MCLK2_SEL_0","SAI1_MCLK2_SEL_1","SAI1_MCLK2_SEL_2","SAI1_MCLK2_SEL_3","SAI1_MCLK2_SEL_4","SAI1_MCLK2_SEL_5","R","RW","W","mask","offset","SAI1_MCLK3_SEL_0","SAI1_MCLK3_SEL_1","SAI1_MCLK3_SEL_2","SAI1_MCLK3_SEL_3","R","RW","W","mask","offset","SAI1_MCLK_DIR_0","SAI1_MCLK_DIR_1","R","RW","W","mask","offset","SAI2_MCLK3_SEL_0","SAI2_MCLK3_SEL_1","SAI2_MCLK3_SEL_2","SAI2_MCLK3_SEL_3","R","RW","W","mask","offset","SAI2_MCLK_DIR_0","SAI2_MCLK_DIR_1","R","RW","W","mask","offset","SAI3_MCLK3_SEL_0","SAI3_MCLK3_SEL_1","SAI3_MCLK3_SEL_2","SAI3_MCLK3_SEL_3","R","RW","W","mask","offset","SAI3_MCLK_DIR_0","SAI3_MCLK_DIR_1","R","RW","W","mask","offset","USB_EXP_MODE_0","USB_EXP_MODE_1","AXBS_L_AHBXL_HIGH_PRIORITY","AXBS_L_DMA_HIGH_PRIORITY","AXBS_L_FORCE_ROUND_ROBIN","AXBS_P_FORCE_ROUND_ROBIN","AXBS_P_M0_HIGH_PRIORITY","AXBS_P_M1_HIGH_PRIORITY","CANFD_FILTER_BYPASS","L2_MEM_DEEPSLEEP","L2_MEM_EN_POWERSAVING","MQS_CLK_DIV","MQS_EN","MQS_OVERSAMPLE","MQS_SW_RST","QTIMER1_TMR_CNTS_FREEZE","QTIMER2_TMR_CNTS_FREEZE","QTIMER3_TMR_CNTS_FREEZE","QTIMER4_TMR_CNTS_FREEZE","RAM_AUTO_CLK_GATING_EN","LOCK_M7_APC_AC_R1_BOT","M7_APC_AC_R1_BOT","R","RW","W","mask","offset","LOCK_M7_APC_AC_R1_BOT_0","LOCK_M7_APC_AC_R1_BOT_1","R","RW","W","mask","offset","LOCK_M7_APC_AC_R1_TOP","M7_APC_AC_R1_TOP","R","RW","W","mask","offset","LOCK_M7_APC_AC_R1_TOP_0","LOCK_M7_APC_AC_R1_TOP_1","R","RW","W","mask","offset","LOCK_M7_APC_AC_R2_BOT","M7_APC_AC_R2_BOT","R","RW","W","mask","offset","LOCK_M7_APC_AC_R2_BOT_0","LOCK_M7_APC_AC_R2_BOT_1","R","RW","W","mask","offset","LOCK_M7_APC_AC_R2_TOP","M7_APC_AC_R2_TOP","R","RW","W","mask","offset","LOCK_M7_APC_AC_R2_TOP_0","LOCK_M7_APC_AC_R2_TOP_1","R","RW","W","mask","offset","LOCK_M7_APC_AC_R3_BOT","M7_APC_AC_R3_BOT","R","RW","W","mask","offset","LOCK_M7_APC_AC_R3_BOT_0","LOCK_M7_APC_AC_R3_BOT_1","R","RW","W","mask","offset","LOCK_M7_APC_AC_R3_TOP","M7_APC_AC_R3_TOP","R","RW","W","mask","offset","LOCK_M7_APC_AC_R3_TOP_0","LOCK_M7_APC_AC_R3_TOP_1","R","RW","W","mask","offset","GPIO_MUX1_GPIO_SEL","R","RW","W","mask","offset","GPIO_MUX2_GPIO_SEL","R","RW","W","mask","offset","GPIO_MUX3_GPIO_SEL","R","RW","W","mask","offset","GPIO_MUX4_GPIO_SEL","R","RW","W","mask","offset","R","RW","W","mask","offset","AXBS_L_AHBXL_HIGH_PRIORITY_0","AXBS_L_AHBXL_HIGH_PRIORITY_1","R","RW","W","mask","offset","AXBS_L_DMA_HIGH_PRIORITY_0","AXBS_L_DMA_HIGH_PRIORITY_1","R","RW","W","mask","offset","AXBS_L_FORCE_ROUND_ROBIN_0","AXBS_L_FORCE_ROUND_ROBIN_1","R","RW","W","mask","offset","AXBS_P_FORCE_ROUND_ROBIN_0","AXBS_P_FORCE_ROUND_ROBIN_1","R","RW","W","mask","offset","AXBS_P_M0_HIGH_PRIORITY_0","AXBS_P_M0_HIGH_PRIORITY_1","R","RW","W","mask","offset","AXBS_P_M1_HIGH_PRIORITY_0","AXBS_P_M1_HIGH_PRIORITY_1","R","RW","W","mask","offset","CANFD_FILTER_BYPASS_0","CANFD_FILTER_BYPASS_1","R","RW","W","mask","offset","L2_MEM_DEEPSLEEP_0","L2_MEM_DEEPSLEEP_1","R","RW","W","mask","offset","L2_MEM_EN_POWERSAVING_0","L2_MEM_EN_POWERSAVING_1","R","RW","W","mask","offset","DIVIDE_1","DIVIDE_10","DIVIDE_100","DIVIDE_101","DIVIDE_102","DIVIDE_103","DIVIDE_104","DIVIDE_105","DIVIDE_106","DIVIDE_107","DIVIDE_108","DIVIDE_109","DIVIDE_11","DIVIDE_110","DIVIDE_111","DIVIDE_112","DIVIDE_113","DIVIDE_114","DIVIDE_115","DIVIDE_116","DIVIDE_117","DIVIDE_118","DIVIDE_119","DIVIDE_12","DIVIDE_120","DIVIDE_121","DIVIDE_122","DIVIDE_123","DIVIDE_124","DIVIDE_125","DIVIDE_126","DIVIDE_127","DIVIDE_128","DIVIDE_129","DIVIDE_13","DIVIDE_130","DIVIDE_131","DIVIDE_132","DIVIDE_133","DIVIDE_134","DIVIDE_135","DIVIDE_136","DIVIDE_137","DIVIDE_138","DIVIDE_139","DIVIDE_14","DIVIDE_140","DIVIDE_141","DIVIDE_142","DIVIDE_143","DIVIDE_144","DIVIDE_145","DIVIDE_146","DIVIDE_147","DIVIDE_148","DIVIDE_149","DIVIDE_15","DIVIDE_150","DIVIDE_151","DIVIDE_152","DIVIDE_153","DIVIDE_154","DIVIDE_155","DIVIDE_156","DIVIDE_157","DIVIDE_158","DIVIDE_159","DIVIDE_16","DIVIDE_160","DIVIDE_161","DIVIDE_162","DIVIDE_163","DIVIDE_164","DIVIDE_165","DIVIDE_166","DIVIDE_167","DIVIDE_168","DIVIDE_169","DIVIDE_17","DIVIDE_170","DIVIDE_171","DIVIDE_172","DIVIDE_173","DIVIDE_174","DIVIDE_175","DIVIDE_176","DIVIDE_177","DIVIDE_178","DIVIDE_179","DIVIDE_18","DIVIDE_180","DIVIDE_181","DIVIDE_182","DIVIDE_183","DIVIDE_184","DIVIDE_185","DIVIDE_186","DIVIDE_187","DIVIDE_188","DIVIDE_189","DIVIDE_19","DIVIDE_190","DIVIDE_191","DIVIDE_192","DIVIDE_193","DIVIDE_194","DIVIDE_195","DIVIDE_196","DIVIDE_197","DIVIDE_198","DIVIDE_199","DIVIDE_2","DIVIDE_20","DIVIDE_200","DIVIDE_201","DIVIDE_202","DIVIDE_203","DIVIDE_204","DIVIDE_205","DIVIDE_206","DIVIDE_207","DIVIDE_208","DIVIDE_209","DIVIDE_21","DIVIDE_210","DIVIDE_211","DIVIDE_212","DIVIDE_213","DIVIDE_214","DIVIDE_215","DIVIDE_216","DIVIDE_217","DIVIDE_218","DIVIDE_219","DIVIDE_22","DIVIDE_220","DIVIDE_221","DIVIDE_222","DIVIDE_223","DIVIDE_224","DIVIDE_225","DIVIDE_226","DIVIDE_227","DIVIDE_228","DIVIDE_229","DIVIDE_23","DIVIDE_230","DIVIDE_231","DIVIDE_232","DIVIDE_233","DIVIDE_234","DIVIDE_235","DIVIDE_236","DIVIDE_237","DIVIDE_238","DIVIDE_239","DIVIDE_24","DIVIDE_240","DIVIDE_241","DIVIDE_242","DIVIDE_243","DIVIDE_244","DIVIDE_245","DIVIDE_246","DIVIDE_247","DIVIDE_248","DIVIDE_249","DIVIDE_25","DIVIDE_250","DIVIDE_251","DIVIDE_252","DIVIDE_253","DIVIDE_254","DIVIDE_255","DIVIDE_256","DIVIDE_26","DIVIDE_27","DIVIDE_28","DIVIDE_29","DIVIDE_3","DIVIDE_30","DIVIDE_31","DIVIDE_32","DIVIDE_33","DIVIDE_34","DIVIDE_35","DIVIDE_36","DIVIDE_37","DIVIDE_38","DIVIDE_39","DIVIDE_4","DIVIDE_40","DIVIDE_41","DIVIDE_42","DIVIDE_43","DIVIDE_44","DIVIDE_45","DIVIDE_46","DIVIDE_47","DIVIDE_48","DIVIDE_49","DIVIDE_5","DIVIDE_50","DIVIDE_51","DIVIDE_52","DIVIDE_53","DIVIDE_54","DIVIDE_55","DIVIDE_56","DIVIDE_57","DIVIDE_58","DIVIDE_59","DIVIDE_6","DIVIDE_60","DIVIDE_61","DIVIDE_62","DIVIDE_63","DIVIDE_64","DIVIDE_65","DIVIDE_66","DIVIDE_67","DIVIDE_68","DIVIDE_69","DIVIDE_7","DIVIDE_70","DIVIDE_71","DIVIDE_72","DIVIDE_73","DIVIDE_74","DIVIDE_75","DIVIDE_76","DIVIDE_77","DIVIDE_78","DIVIDE_79","DIVIDE_8","DIVIDE_80","DIVIDE_81","DIVIDE_82","DIVIDE_83","DIVIDE_84","DIVIDE_85","DIVIDE_86","DIVIDE_87","DIVIDE_88","DIVIDE_89","DIVIDE_9","DIVIDE_90","DIVIDE_91","DIVIDE_92","DIVIDE_93","DIVIDE_94","DIVIDE_95","DIVIDE_96","DIVIDE_97","DIVIDE_98","DIVIDE_99","R","RW","W","mask","offset","MQS_EN_0","MQS_EN_1","R","RW","W","mask","offset","MQS_OVERSAMPLE_0","MQS_OVERSAMPLE_1","R","RW","W","mask","offset","MQS_SW_RST_0","MQS_SW_RST_1","R","RW","W","mask","offset","QTIMER1_TMR_CNTS_FREEZE_0","QTIMER1_TMR_CNTS_FREEZE_1","R","RW","W","mask","offset","QTIMER2_TMR_CNTS_FREEZE_0","QTIMER2_TMR_CNTS_FREEZE_1","R","RW","W","mask","offset","QTIMER3_TMR_CNTS_FREEZE_0","QTIMER3_TMR_CNTS_FREEZE_1","R","RW","W","mask","offset","QTIMER4_TMR_CNTS_FREEZE_0","QTIMER4_TMR_CNTS_FREEZE_1","R","RW","W","mask","offset","RAM_AUTO_CLK_GATING_EN_0","RAM_AUTO_CLK_GATING_EN_1","AXBS_L_HALTED","AXBS_L_HALT_REQ","DCP_KEY_SEL","OCRAM2_CTL","OCRAM2_STATUS","OCRAM_CTL","OCRAM_STATUS","FLEXSPI_REMAP_ADDR_START","R","RW","W","mask","offset","FLEXSPI_REMAP_ADDR_END","R","RW","W","mask","offset","FLEXSPI_REMAP_ADDR_OFFSET","R","RW","W","mask","offset","LOCK_OCRAM2_TZ_ADDR","LOCK_OCRAM2_TZ_EN","OCRAM2_TZ_ADDR","OCRAM2_TZ_EN","R","RW","W","mask","offset","LOCK_OCRAM2_TZ_ADDR_0","LOCK_OCRAM2_TZ_ADDR_1","R","RW","W","mask","offset","LOCK_OCRAM2_TZ_EN_0","LOCK_OCRAM2_TZ_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","OCRAM2_TZ_EN_0","OCRAM2_TZ_EN_1","SIP_TEST_MUX_BOOT_PIN_SEL","SIP_TEST_MUX_QSPI_SIP_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","SIP_TEST_MUX_QSPI_SIP_EN_0","SIP_TEST_MUX_QSPI_SIP_EN_1","R","RW","W","mask","offset","AXBS_L_HALTED_0","AXBS_L_HALTED_1","R","RW","W","mask","offset","AXBS_L_HALT_REQ_0","AXBS_L_HALT_REQ_1","R","RW","W","mask","offset","DCP_KEY_SEL_0","DCP_KEY_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CAN1_STOP_ACK","CAN1_STOP_REQ","CAN2_STOP_ACK","CAN2_STOP_REQ","EDMA_STOP_ACK","EDMA_STOP_REQ","ENET2_STOP_ACK","ENET2_STOP_REQ","ENET_STOP_ACK","ENET_STOP_REQ","FLEXIO1_STOP_ACK","FLEXIO1_STOP_REQ","FLEXIO2_STOP_ACK","FLEXIO2_STOP_REQ","FLEXIO3_STOP_ACK","FLEXIO3_STOP_REQ","FLEXSPI2_STOP_ACK","FLEXSPI2_STOP_REQ","FLEXSPI_STOP_ACK","FLEXSPI_STOP_REQ","PIT_STOP_ACK","PIT_STOP_REQ","SAI1_STOP_ACK","SAI1_STOP_REQ","SAI2_STOP_ACK","SAI2_STOP_REQ","SAI3_STOP_ACK","SAI3_STOP_REQ","SEMC_STOP_ACK","SEMC_STOP_REQ","TRNG_STOP_ACK","TRNG_STOP_REQ","R","RW","W","mask","offset","CAN1_STOP_ACK_0","CAN1_STOP_ACK_1","R","RW","W","mask","offset","CAN1_STOP_REQ_0","CAN1_STOP_REQ_1","R","RW","W","mask","offset","CAN2_STOP_ACK_0","CAN2_STOP_ACK_1","R","RW","W","mask","offset","CAN2_STOP_REQ_0","CAN2_STOP_REQ_1","R","RW","W","mask","offset","EDMA_STOP_ACK_0","EDMA_STOP_ACK_1","R","RW","W","mask","offset","EDMA_STOP_REQ_0","EDMA_STOP_REQ_1","R","RW","W","mask","offset","ENET2_STOP_ACK_0","ENET2_STOP_ACK_1","R","RW","W","mask","offset","ENET2_STOP_REQ_0","ENET2_STOP_REQ_1","R","RW","W","mask","offset","ENET_STOP_ACK_0","ENET_STOP_ACK_1","R","RW","W","mask","offset","ENET_STOP_REQ_0","ENET_STOP_REQ_1","R","RW","W","mask","offset","FLEXIO1_STOP_ACK_0","FLEXIO1_STOP_ACK_1","R","RW","W","mask","offset","FLEXIO1_STOP_REQ_0","FLEXIO1_STOP_REQ_1","R","RW","W","mask","offset","FLEXIO2_STOP_ACK_0","FLEXIO2_STOP_ACK_1","R","RW","W","mask","offset","FLEXIO2_STOP_REQ_0","FLEXIO2_STOP_REQ_1","R","RW","W","mask","offset","FLEXIO3_STOP_ACK_0","FLEXIO3_STOP_ACK_1","R","RW","W","mask","offset","FLEXIO3_STOP_REQ_0","FLEXIO3_STOP_REQ_1","R","RW","W","mask","offset","FLEXSPI2_STOP_ACK_0","FLEXSPI2_STOP_ACK_1","R","RW","W","mask","offset","FLEXSPI2_STOP_REQ_0","FLEXSPI2_STOP_REQ_1","R","RW","W","mask","offset","FLEXSPI_STOP_ACK_0","FLEXSPI_STOP_ACK_1","R","RW","W","mask","offset","FLEXSPI_STOP_REQ_0","FLEXSPI_STOP_REQ_1","R","RW","W","mask","offset","PIT_STOP_ACK_0","PIT_STOP_ACK_1","R","RW","W","mask","offset","PIT_STOP_REQ_0","PIT_STOP_REQ_1","R","RW","W","mask","offset","SAI1_STOP_ACK_0","SAI1_STOP_ACK_1","R","RW","W","mask","offset","SAI1_STOP_REQ_0","SAI1_STOP_REQ_1","R","RW","W","mask","offset","SAI2_STOP_ACK_0","SAI2_STOP_ACK_1","R","RW","W","mask","offset","SAI2_STOP_REQ_0","SAI2_STOP_REQ_1","R","RW","W","mask","offset","SAI3_STOP_ACK_0","SAI3_STOP_ACK_1","R","RW","W","mask","offset","SAI3_STOP_REQ_0","SAI3_STOP_REQ_1","R","RW","W","mask","offset","SEMC_STOP_ACK_0","SEMC_STOP_ACK_1","R","RW","W","mask","offset","SEMC_STOP_REQ_0","SEMC_STOP_REQ_1","R","RW","W","mask","offset","TRNG_STOP_ACK_0","TRNG_STOP_ACK_1","R","RW","W","mask","offset","TRNG_STOP_REQ_0","TRNG_STOP_REQ_1","ENET2_EVENT3IN_SEL","ENET_EVENT3IN_SEL","GPT2_CAPIN1_SEL","GPT2_CAPIN2_SEL","VREF_1M_CLK_GPT1","VREF_1M_CLK_GPT2","WDOG1_MASK","WDOG2_MASK","R","RW","W","mask","offset","ENET2_EVENT3IN_SEL_0","ENET2_EVENT3IN_SEL_1","R","RW","W","mask","offset","ENET_EVENT3IN_SEL_0","ENET_EVENT3IN_SEL_1","R","RW","W","mask","offset","GPT2_CAPIN1_SEL_0","GPT2_CAPIN1_SEL_1","R","RW","W","mask","offset","GPT2_CAPIN2_SEL_0","GPT2_CAPIN2_SEL_1","R","RW","W","mask","offset","VREF_1M_CLK_GPT1_0","VREF_1M_CLK_GPT1_1","R","RW","W","mask","offset","VREF_1M_CLK_GPT2_0","VREF_1M_CLK_GPT2_1","R","RW","W","mask","offset","WDOG1_MASK_0","WDOG1_MASK_1","R","RW","W","mask","offset","WDOG2_MASK_0","WDOG2_MASK_1","IOMUXC_XBAR_DIR_SEL_10","IOMUXC_XBAR_DIR_SEL_11","IOMUXC_XBAR_DIR_SEL_12","IOMUXC_XBAR_DIR_SEL_13","IOMUXC_XBAR_DIR_SEL_14","IOMUXC_XBAR_DIR_SEL_15","IOMUXC_XBAR_DIR_SEL_16","IOMUXC_XBAR_DIR_SEL_17","IOMUXC_XBAR_DIR_SEL_18","IOMUXC_XBAR_DIR_SEL_19","IOMUXC_XBAR_DIR_SEL_4","IOMUXC_XBAR_DIR_SEL_5","IOMUXC_XBAR_DIR_SEL_6","IOMUXC_XBAR_DIR_SEL_7","IOMUXC_XBAR_DIR_SEL_8","IOMUXC_XBAR_DIR_SEL_9","QTIMER1_TRM0_INPUT_SEL","QTIMER1_TRM1_INPUT_SEL","QTIMER1_TRM2_INPUT_SEL","QTIMER1_TRM3_INPUT_SEL","QTIMER2_TRM0_INPUT_SEL","QTIMER2_TRM1_INPUT_SEL","QTIMER2_TRM2_INPUT_SEL","QTIMER2_TRM3_INPUT_SEL","QTIMER3_TRM0_INPUT_SEL","QTIMER3_TRM1_INPUT_SEL","QTIMER3_TRM2_INPUT_SEL","QTIMER3_TRM3_INPUT_SEL","QTIMER4_TRM0_INPUT_SEL","QTIMER4_TRM1_INPUT_SEL","QTIMER4_TRM2_INPUT_SEL","QTIMER4_TRM3_INPUT_SEL","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_10_0","IOMUXC_XBAR_DIR_SEL_10_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_11_0","IOMUXC_XBAR_DIR_SEL_11_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_12_0","IOMUXC_XBAR_DIR_SEL_12_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_13_0","IOMUXC_XBAR_DIR_SEL_13_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_14_0","IOMUXC_XBAR_DIR_SEL_14_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_15_0","IOMUXC_XBAR_DIR_SEL_15_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_16_0","IOMUXC_XBAR_DIR_SEL_16_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_17_0","IOMUXC_XBAR_DIR_SEL_17_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_18_0","IOMUXC_XBAR_DIR_SEL_18_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_19_0","IOMUXC_XBAR_DIR_SEL_19_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_4_0","IOMUXC_XBAR_DIR_SEL_4_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_5_0","IOMUXC_XBAR_DIR_SEL_5_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_6_0","IOMUXC_XBAR_DIR_SEL_6_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_7_0","IOMUXC_XBAR_DIR_SEL_7_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_8_0","IOMUXC_XBAR_DIR_SEL_8_1","R","RW","W","mask","offset","IOMUXC_XBAR_DIR_SEL_9_0","IOMUXC_XBAR_DIR_SEL_9_1","R","RW","W","mask","offset","QTIMER1_TRM0_INPUT_SEL_0","QTIMER1_TRM0_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER1_TRM1_INPUT_SEL_0","QTIMER1_TRM1_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER1_TRM2_INPUT_SEL_0","QTIMER1_TRM2_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER1_TRM3_INPUT_SEL_0","QTIMER1_TRM3_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER2_TRM0_INPUT_SEL_0","QTIMER2_TRM0_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER2_TRM1_INPUT_SEL_0","QTIMER2_TRM1_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER2_TRM2_INPUT_SEL_0","QTIMER2_TRM2_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER2_TRM3_INPUT_SEL_0","QTIMER2_TRM3_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER3_TRM0_INPUT_SEL_0","QTIMER3_TRM0_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER3_TRM1_INPUT_SEL_0","QTIMER3_TRM1_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER3_TRM2_INPUT_SEL_0","QTIMER3_TRM2_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER3_TRM3_INPUT_SEL_0","QTIMER3_TRM3_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER4_TRM0_INPUT_SEL_0","QTIMER4_TRM0_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER4_TRM1_INPUT_SEL_0","QTIMER4_TRM1_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER4_TRM2_INPUT_SEL_0","QTIMER4_TRM2_INPUT_SEL_1","R","RW","W","mask","offset","QTIMER4_TRM3_INPUT_SEL_0","QTIMER4_TRM3_INPUT_SEL_1","LPI2C1_STOP_ACK","LPI2C1_STOP_REQ","LPI2C2_STOP_ACK","LPI2C2_STOP_REQ","LPI2C3_STOP_ACK","LPI2C3_STOP_REQ","LPI2C4_STOP_ACK","LPI2C4_STOP_REQ","LPSPI1_STOP_ACK","LPSPI1_STOP_REQ","LPSPI2_STOP_ACK","LPSPI2_STOP_REQ","LPSPI3_STOP_ACK","LPSPI3_STOP_REQ","LPSPI4_STOP_ACK","LPSPI4_STOP_REQ","LPUART1_STOP_ACK","LPUART1_STOP_REQ","LPUART2_STOP_ACK","LPUART2_STOP_REQ","LPUART3_STOP_ACK","LPUART3_STOP_REQ","LPUART4_STOP_ACK","LPUART4_STOP_REQ","LPUART5_STOP_ACK","LPUART5_STOP_REQ","LPUART6_STOP_ACK","LPUART6_STOP_REQ","LPUART7_STOP_ACK","LPUART7_STOP_REQ","LPUART8_STOP_ACK","LPUART8_STOP_REQ","R","RW","W","mask","offset","LPI2C1_STOP_ACK_0","LPI2C1_STOP_ACK_1","R","RW","W","mask","offset","LPI2C1_STOP_REQ_0","LPI2C1_STOP_REQ_1","R","RW","W","mask","offset","LPI2C2_STOP_ACK_0","LPI2C2_STOP_ACK_1","R","RW","W","mask","offset","LPI2C2_STOP_REQ_0","LPI2C2_STOP_REQ_1","R","RW","W","mask","offset","LPI2C3_STOP_ACK_0","LPI2C3_STOP_ACK_1","R","RW","W","mask","offset","LPI2C3_STOP_REQ_0","LPI2C3_STOP_REQ_1","R","RW","W","mask","offset","LPI2C4_STOP_ACK_0","LPI2C4_STOP_ACK_1","R","RW","W","mask","offset","LPI2C4_STOP_REQ_0","LPI2C4_STOP_REQ_1","R","RW","W","mask","offset","LPSPI1_STOP_ACK_0","LPSPI1_STOP_ACK_1","R","RW","W","mask","offset","LPSPI1_STOP_REQ_0","LPSPI1_STOP_REQ_1","R","RW","W","mask","offset","LPSPI2_STOP_ACK_0","LPSPI2_STOP_ACK_1","R","RW","W","mask","offset","LPSPI2_STOP_REQ_0","LPSPI2_STOP_REQ_1","R","RW","W","mask","offset","LPSPI3_STOP_ACK_0","LPSPI3_STOP_ACK_1","R","RW","W","mask","offset","LPSPI3_STOP_REQ_0","LPSPI3_STOP_REQ_1","R","RW","W","mask","offset","LPSPI4_STOP_ACK_0","LPSPI4_STOP_ACK_1","R","RW","W","mask","offset","LPSPI4_STOP_REQ_0","LPSPI4_STOP_REQ_1","R","RW","W","mask","offset","LPUART1_STOP_ACK_0","LPUART1_STOP_ACK_1","R","RW","W","mask","offset","LPUART1_STOP_REQ_0","LPUART1_STOP_REQ_1","R","RW","W","mask","offset","LPUART2_STOP_ACK_0","LPUART2_STOP_ACK_1","R","RW","W","mask","offset","LPUART2_STOP_REQ_0","LPUART2_STOP_REQ_1","R","RW","W","mask","offset","LPUART3_STOP_ACK_0","LPUART3_STOP_ACK_1","R","RW","W","mask","offset","LPUART3_STOP_REQ_0","LPUART3_STOP_REQ_1","R","RW","W","mask","offset","LPUART4_STOP_ACK_0","LPUART4_STOP_ACK_1","R","RW","W","mask","offset","LPUART4_STOP_REQ_0","LPUART4_STOP_REQ_1","R","RW","W","mask","offset","LPUART5_STOP_ACK_0","LPUART5_STOP_ACK_1","R","RW","W","mask","offset","LPUART5_STOP_REQ_0","LPUART5_STOP_REQ_1","R","RW","W","mask","offset","LPUART6_STOP_ACK_0","LPUART6_STOP_ACK_1","R","RW","W","mask","offset","LPUART6_STOP_REQ_0","LPUART6_STOP_REQ_1","R","RW","W","mask","offset","LPUART7_STOP_ACK_0","LPUART7_STOP_ACK_1","R","RW","W","mask","offset","LPUART7_STOP_REQ_0","LPUART7_STOP_REQ_1","R","RW","W","mask","offset","LPUART8_STOP_ACK_0","LPUART8_STOP_ACK_1","R","RW","W","mask","offset","LPUART8_STOP_REQ_0","LPUART8_STOP_REQ_1","LPI2C1_IPG_DOZE","LPI2C1_IPG_STOP_MODE","LPI2C2_IPG_DOZE","LPI2C2_IPG_STOP_MODE","LPI2C3_IPG_DOZE","LPI2C3_IPG_STOP_MODE","LPI2C4_IPG_DOZE","LPI2C4_IPG_STOP_MODE","LPSPI1_IPG_DOZE","LPSPI1_IPG_STOP_MODE","LPSPI2_IPG_DOZE","LPSPI2_IPG_STOP_MODE","LPSPI3_IPG_DOZE","LPSPI3_IPG_STOP_MODE","LPSPI4_IPG_DOZE","LPSPI4_IPG_STOP_MODE","LPUART1_IPG_DOZE","LPUART1_IPG_STOP_MODE","LPUART2_IPG_DOZE","LPUART2_IPG_STOP_MODE","LPUART3_IPG_DOZE","LPUART3_IPG_STOP_MODE","LPUART4_IPG_DOZE","LPUART4_IPG_STOP_MODE","LPUART5_IPG_DOZE","LPUART5_IPG_STOP_MODE","LPUART6_IPG_DOZE","LPUART6_IPG_STOP_MODE","LPUART7_IPG_DOZE","LPUART7_IPG_STOP_MODE","LPUART8_IPG_DOZE","LPUART8_IPG_STOP_MODE","R","RW","W","mask","offset","LPI2C1_IPG_DOZE_0","LPI2C1_IPG_DOZE_1","R","RW","W","mask","offset","LPI2C1_IPG_STOP_MODE_0","LPI2C1_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPI2C2_IPG_DOZE_0","LPI2C2_IPG_DOZE_1","R","RW","W","mask","offset","LPI2C2_IPG_STOP_MODE_0","LPI2C2_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPI2C3_IPG_DOZE_0","LPI2C3_IPG_DOZE_1","R","RW","W","mask","offset","LPI2C3_IPG_STOP_MODE_0","LPI2C3_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPI2C4_IPG_DOZE_0","LPI2C4_IPG_DOZE_1","R","RW","W","mask","offset","LPI2C4_IPG_STOP_MODE_0","LPI2C4_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPSPI1_IPG_DOZE_0","LPSPI1_IPG_DOZE_1","R","RW","W","mask","offset","LPSPI1_IPG_STOP_MODE_0","LPSPI1_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPSPI2_IPG_DOZE_0","LPSPI2_IPG_DOZE_1","R","RW","W","mask","offset","LPSPI2_IPG_STOP_MODE_0","LPSPI2_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPSPI3_IPG_DOZE_0","LPSPI3_IPG_DOZE_1","R","RW","W","mask","offset","LPSPI3_IPG_STOP_MODE_0","LPSPI3_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPSPI4_IPG_DOZE_0","LPSPI4_IPG_DOZE_1","R","RW","W","mask","offset","LPSPI4_IPG_STOP_MODE_0","LPSPI4_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART1_IPG_DOZE_0","LPUART1_IPG_DOZE_1","R","RW","W","mask","offset","LPUART1_IPG_STOP_MODE_0","LPUART1_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART2_IPG_DOZE_0","LPUART2_IPG_DOZE_1","R","RW","W","mask","offset","LPUART2_IPG_STOP_MODE_0","LPUART2_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART3_IPG_DOZE_0","LPUART3_IPG_DOZE_1","R","RW","W","mask","offset","LPUART3_IPG_STOP_MODE_0","LPUART3_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART4_IPG_DOZE_0","LPUART4_IPG_DOZE_1","R","RW","W","mask","offset","LPUART4_IPG_STOP_MODE_0","LPUART4_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART5_IPG_DOZE_0","LPUART5_IPG_DOZE_1","R","RW","W","mask","offset","LPUART5_IPG_STOP_MODE_0","LPUART5_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART6_IPG_DOZE_0","LPUART6_IPG_DOZE_1","R","RW","W","mask","offset","LPUART6_IPG_STOP_MODE_0","LPUART6_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART7_IPG_DOZE_0","LPUART7_IPG_DOZE_1","R","RW","W","mask","offset","LPUART7_IPG_STOP_MODE_0","LPUART7_IPG_STOP_MODE_1","R","RW","W","mask","offset","LPUART8_IPG_DOZE_0","LPUART8_IPG_DOZE_1","R","RW","W","mask","offset","LPUART8_IPG_STOP_MODE_0","LPUART8_IPG_STOP_MODE_1","IOMUXC_SNVS","IOMUXC_SNVS","Instance","RegisterBlock","SW_MUX_CTL_PAD_PMIC_ON_REQ","SW_MUX_CTL_PAD_PMIC_ON_REQ","SW_MUX_CTL_PAD_PMIC_STBY_REQ","SW_MUX_CTL_PAD_PMIC_STBY_REQ","SW_MUX_CTL_PAD_WAKEUP","SW_MUX_CTL_PAD_WAKEUP","SW_PAD_CTL_PAD_ONOFF","SW_PAD_CTL_PAD_ONOFF","SW_PAD_CTL_PAD_PMIC_ON_REQ","SW_PAD_CTL_PAD_PMIC_ON_REQ","SW_PAD_CTL_PAD_PMIC_STBY_REQ","SW_PAD_CTL_PAD_PMIC_STBY_REQ","SW_PAD_CTL_PAD_POR_B","SW_PAD_CTL_PAD_POR_B","SW_PAD_CTL_PAD_TEST_MODE","SW_PAD_CTL_PAD_TEST_MODE","SW_PAD_CTL_PAD_WAKEUP","SW_PAD_CTL_PAD_WAKEUP","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT0","ALT5","R","RW","W","mask","offset","DISABLED","ENABLED","MUX_MODE","SION","R","RW","W","mask","offset","ALT5","ALT7","R","RW","W","mask","offset","DISABLED","ENABLED","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_260_OHM___3_3V__150_OHM_1_8V__240_OHM_FOR_DDR_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_260_OHM___3_3V__150_OHM_1_8V__240_OHM_FOR_DDR_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_260_OHM___3_3V__150_OHM_1_8V__240_OHM_FOR_DDR_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_260_OHM___3_3V__150_OHM_1_8V__240_OHM_FOR_DDR_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_260_OHM___3_3V__150_OHM_1_8V__240_OHM_FOR_DDR_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","DSE","HYS","ODE","PKE","PUE","PUS","SPEED","SRE","R","RW","W","mask","offset","DSE_0_OUTPUT_DRIVER_DISABLED_","DSE_1_R0_260_OHM___3_3V__150_OHM_1_8V__240_OHM_FOR_DDR_","DSE_2_R0_2","DSE_3_R0_3","DSE_4_R0_4","DSE_5_R0_5","DSE_6_R0_6","DSE_7_R0_7","R","RW","W","mask","offset","HYS_0_HYSTERESIS_DISABLED","HYS_1_HYSTERESIS_ENABLED","R","RW","W","mask","offset","ODE_0_OPEN_DRAIN_DISABLED","ODE_1_OPEN_DRAIN_ENABLED","R","RW","W","mask","offset","PKE_0_PULL_KEEPER_DISABLED","PKE_1_PULL_KEEPER_ENABLED","R","RW","W","mask","offset","PUE_0_KEEPER","PUE_1_PULL","R","RW","W","mask","offset","PUS_0_100K_OHM_PULL_DOWN","PUS_1_47K_OHM_PULL_UP","PUS_2_100K_OHM_PULL_UP","PUS_3_22K_OHM_PULL_UP","R","RW","W","mask","offset","SPEED","R","RW","W","mask","offset","SRE_0_SLOW_SLEW_RATE","SRE_1_FAST_SLEW_RATE","GPR0","GPR1","GPR2","GPR3","GPR3","IOMUXC_SNVS_GPR","IOMUXC_SNVS_GPR","Instance","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","DCDC_IN_LOW_VOL","DCDC_OVER_CUR","DCDC_OVER_VOL","DCDC_STATUS_CAPT_CLR","DCDC_STS_DC_OK","LPSR_MODE_ENABLE","POR_PULL_TYPE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","Instance","KDDR","KDDR","KPCR","KPCR","KPDR","KPDR","KPP","KPP","KPSR","KPSR","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","KCDD","KRDD","R","RW","W","mask","offset","INPUT","OUTPUT","R","RW","W","mask","offset","INPUT","OUTPUT","KCO","KRE","R","RW","W","mask","offset","OPEN_DRAIN","TOTEM_POLE","R","RW","W","mask","offset","KRE_0","KRE_1","KCD","KRD","R","RW","W","mask","offset","R","RW","W","mask","offset","KDIE","KDSC","KPKD","KPKR","KRIE","KRSS","R","RW","W","mask","offset","KDIE_0","KDIE_1","R","RW","W","mask","offset","KDSC_0","KDSC_1","R","RW","W","mask","offset","KPKD_0","KPKD_1","R","RW","W","mask","offset","KPKR_0","KPKR_1","R","RW","W","mask","offset","KRIE_0","KRIE_1","R","RW","W","mask","offset","KRSS_0","KRSS_1","BM_ERROR_STAT","BM_ERROR_STAT","CRC_STAT","CRC_STAT","CTRL","CTRL","CTRL1","CTRL1","CTRL1_CLR","CTRL1_CLR","CTRL1_SET","CTRL1_SET","CTRL1_TOG","CTRL1_TOG","CTRL2","CTRL2","CTRL2_CLR","CTRL2_CLR","CTRL2_SET","CTRL2_SET","CTRL2_TOG","CTRL2_TOG","CTRL_CLR","CTRL_CLR","CTRL_SET","CTRL_SET","CTRL_TOG","CTRL_TOG","CUR_BUF","CUR_BUF","Instance","LCDIF","LCDIF","LUT0_ADDR","LUT0_ADDR","LUT0_DATA","LUT0_DATA","LUT1_ADDR","LUT1_ADDR","LUT1_DATA","LUT1_DATA","LUT_CTRL","LUT_CTRL","NEXT_BUF","NEXT_BUF","PIGEONCTRL0","PIGEONCTRL0","PIGEONCTRL0_CLR","PIGEONCTRL0_CLR","PIGEONCTRL0_SET","PIGEONCTRL0_SET","PIGEONCTRL0_TOG","PIGEONCTRL0_TOG","PIGEONCTRL1","PIGEONCTRL1","PIGEONCTRL1_CLR","PIGEONCTRL1_CLR","PIGEONCTRL1_SET","PIGEONCTRL1_SET","PIGEONCTRL1_TOG","PIGEONCTRL1_TOG","PIGEONCTRL2","PIGEONCTRL2","PIGEONCTRL2_CLR","PIGEONCTRL2_CLR","PIGEONCTRL2_SET","PIGEONCTRL2_SET","PIGEONCTRL2_TOG","PIGEONCTRL2_TOG","PIGEON_0_0","PIGEON_0_0","PIGEON_0_1","PIGEON_0_1","PIGEON_0_2","PIGEON_0_2","PIGEON_10_0","PIGEON_10_0","PIGEON_10_1","PIGEON_10_1","PIGEON_10_2","PIGEON_10_2","PIGEON_11_0","PIGEON_11_0","PIGEON_11_1","PIGEON_11_1","PIGEON_11_2","PIGEON_11_2","PIGEON_1_0","PIGEON_1_0","PIGEON_1_1","PIGEON_1_1","PIGEON_1_2","PIGEON_1_2","PIGEON_2_0","PIGEON_2_0","PIGEON_2_1","PIGEON_2_1","PIGEON_2_2","PIGEON_2_2","PIGEON_3_0","PIGEON_3_0","PIGEON_3_1","PIGEON_3_1","PIGEON_3_2","PIGEON_3_2","PIGEON_4_0","PIGEON_4_0","PIGEON_4_1","PIGEON_4_1","PIGEON_4_2","PIGEON_4_2","PIGEON_5_0","PIGEON_5_0","PIGEON_5_1","PIGEON_5_1","PIGEON_5_2","PIGEON_5_2","PIGEON_6_0","PIGEON_6_0","PIGEON_6_1","PIGEON_6_1","PIGEON_6_2","PIGEON_6_2","PIGEON_7_0","PIGEON_7_0","PIGEON_7_1","PIGEON_7_1","PIGEON_7_2","PIGEON_7_2","PIGEON_8_0","PIGEON_8_0","PIGEON_8_1","PIGEON_8_1","PIGEON_8_2","PIGEON_8_2","PIGEON_9_0","PIGEON_9_0","PIGEON_9_1","PIGEON_9_1","PIGEON_9_2","PIGEON_9_2","RegisterBlock","STAT","STAT","TRANSFER_COUNT","TRANSFER_COUNT","VDCTRL0","VDCTRL0","VDCTRL0_CLR","VDCTRL0_CLR","VDCTRL0_SET","VDCTRL0_SET","VDCTRL0_TOG","VDCTRL0_TOG","VDCTRL1","VDCTRL1","VDCTRL2","VDCTRL2","VDCTRL3","VDCTRL3","VDCTRL4","VDCTRL4","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ADDR","R","RW","W","mask","offset","CRC_VALUE","R","RW","W","mask","offset","BYPASS_COUNT","CLKGATE","CSC_DATA_SWIZZLE","DATA_FORMAT_16_BIT","DATA_FORMAT_18_BIT","DATA_FORMAT_24_BIT","DATA_SHIFT_DIR","DOTCLK_MODE","ENABLE_PXP_HANDSHAKE","INPUT_DATA_SWIZZLE","LCD_DATABUS_WIDTH","MASTER","RUN","SFTRST","SHIFT_NUM_BITS","WORD_LENGTH","BM_ERROR_IRQ","BM_ERROR_IRQ_EN","BYTE_PACKING_FORMAT","CS_OUT_SELECT","CUR_FRAME_DONE_IRQ","CUR_FRAME_DONE_IRQ_EN","FIFO_CLEAR","IMAGE_DATA_SELECT","INTERLACE_FIELDS","IRQ_ON_ALTERNATE_FIELDS","OVERFLOW_IRQ","OVERFLOW_IRQ_EN","RECOVER_ON_UNDERFLOW","START_INTERLACE_FROM_SECOND_FIELD","UNDERFLOW_IRQ","UNDERFLOW_IRQ_EN","VSYNC_EDGE_IRQ","VSYNC_EDGE_IRQ_EN","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","BM_ERROR_IRQ","BM_ERROR_IRQ_EN","BYTE_PACKING_FORMAT","CS_OUT_SELECT","CUR_FRAME_DONE_IRQ","CUR_FRAME_DONE_IRQ_EN","FIFO_CLEAR","IMAGE_DATA_SELECT","INTERLACE_FIELDS","IRQ_ON_ALTERNATE_FIELDS","OVERFLOW_IRQ","OVERFLOW_IRQ_EN","RECOVER_ON_UNDERFLOW","START_INTERLACE_FROM_SECOND_FIELD","UNDERFLOW_IRQ","UNDERFLOW_IRQ_EN","VSYNC_EDGE_IRQ","VSYNC_EDGE_IRQ_EN","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","BM_ERROR_IRQ","BM_ERROR_IRQ_EN","BYTE_PACKING_FORMAT","CS_OUT_SELECT","CUR_FRAME_DONE_IRQ","CUR_FRAME_DONE_IRQ_EN","FIFO_CLEAR","IMAGE_DATA_SELECT","INTERLACE_FIELDS","IRQ_ON_ALTERNATE_FIELDS","OVERFLOW_IRQ","OVERFLOW_IRQ_EN","RECOVER_ON_UNDERFLOW","START_INTERLACE_FROM_SECOND_FIELD","UNDERFLOW_IRQ","UNDERFLOW_IRQ_EN","VSYNC_EDGE_IRQ","VSYNC_EDGE_IRQ_EN","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","BM_ERROR_IRQ","BM_ERROR_IRQ_EN","BYTE_PACKING_FORMAT","CS_OUT_SELECT","CUR_FRAME_DONE_IRQ","CUR_FRAME_DONE_IRQ_EN","FIFO_CLEAR","IMAGE_DATA_SELECT","INTERLACE_FIELDS","IRQ_ON_ALTERNATE_FIELDS","OVERFLOW_IRQ","OVERFLOW_IRQ_EN","RECOVER_ON_UNDERFLOW","START_INTERLACE_FROM_SECOND_FIELD","UNDERFLOW_IRQ","UNDERFLOW_IRQ_EN","VSYNC_EDGE_IRQ","VSYNC_EDGE_IRQ_EN","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_REQUEST","REQUEST","R","RW","W","mask","offset","BURST_LEN_8","EVEN_LINE_PATTERN","ODD_LINE_PATTERN","OUTSTANDING_REQS","R","RW","W","mask","offset","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","BURST_LEN_8","EVEN_LINE_PATTERN","ODD_LINE_PATTERN","OUTSTANDING_REQS","R","RW","W","mask","offset","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","BURST_LEN_8","EVEN_LINE_PATTERN","ODD_LINE_PATTERN","OUTSTANDING_REQS","R","RW","W","mask","offset","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","BURST_LEN_8","EVEN_LINE_PATTERN","ODD_LINE_PATTERN","OUTSTANDING_REQS","R","RW","W","mask","offset","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","BGR","BRG","GBR","GRB","RBG","RGB","R","RW","W","mask","offset","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","R","RW","W","mask","offset","LOWER_18_BITS_VALID","UPPER_18_BITS_VALID","R","RW","W","mask","offset","ALL_24_BITS_VALID","DROP_UPPER_2_BITS_PER_BYTE","R","RW","W","mask","offset","TXDATA_SHIFT_LEFT","TXDATA_SHIFT_RIGHT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","BYPASS_COUNT","CLKGATE","CSC_DATA_SWIZZLE","DATA_FORMAT_16_BIT","DATA_FORMAT_18_BIT","DATA_FORMAT_24_BIT","DATA_SHIFT_DIR","DOTCLK_MODE","ENABLE_PXP_HANDSHAKE","INPUT_DATA_SWIZZLE","LCD_DATABUS_WIDTH","MASTER","RUN","SFTRST","SHIFT_NUM_BITS","WORD_LENGTH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","R","RW","W","mask","offset","LOWER_18_BITS_VALID","UPPER_18_BITS_VALID","R","RW","W","mask","offset","ALL_24_BITS_VALID","DROP_UPPER_2_BITS_PER_BYTE","R","RW","W","mask","offset","TXDATA_SHIFT_LEFT","TXDATA_SHIFT_RIGHT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","BYPASS_COUNT","CLKGATE","CSC_DATA_SWIZZLE","DATA_FORMAT_16_BIT","DATA_FORMAT_18_BIT","DATA_FORMAT_24_BIT","DATA_SHIFT_DIR","DOTCLK_MODE","ENABLE_PXP_HANDSHAKE","INPUT_DATA_SWIZZLE","LCD_DATABUS_WIDTH","MASTER","RUN","SFTRST","SHIFT_NUM_BITS","WORD_LENGTH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","R","RW","W","mask","offset","LOWER_18_BITS_VALID","UPPER_18_BITS_VALID","R","RW","W","mask","offset","ALL_24_BITS_VALID","DROP_UPPER_2_BITS_PER_BYTE","R","RW","W","mask","offset","TXDATA_SHIFT_LEFT","TXDATA_SHIFT_RIGHT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","BYPASS_COUNT","CLKGATE","CSC_DATA_SWIZZLE","DATA_FORMAT_16_BIT","DATA_FORMAT_18_BIT","DATA_FORMAT_24_BIT","DATA_SHIFT_DIR","DOTCLK_MODE","ENABLE_PXP_HANDSHAKE","INPUT_DATA_SWIZZLE","LCD_DATABUS_WIDTH","MASTER","RUN","SFTRST","SHIFT_NUM_BITS","WORD_LENGTH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","R","RW","W","mask","offset","LOWER_18_BITS_VALID","UPPER_18_BITS_VALID","R","RW","W","mask","offset","ALL_24_BITS_VALID","DROP_UPPER_2_BITS_PER_BYTE","R","RW","W","mask","offset","TXDATA_SHIFT_LEFT","TXDATA_SHIFT_RIGHT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BIG_ENDIAN_SWAP","HWD_BYTE_SWAP","HWD_SWAP","NO_SWAP","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_16_BIT","_18_BIT","_24_BIT","_8_BIT","ADDR","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","LUT_BYPASS","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","FD_PERIOD","LD_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","FD_PERIOD","LD_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","FD_PERIOD","LD_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","FD_PERIOD","LD_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT_CYCLES","FRAME_CNT_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT_CYCLES","FRAME_CNT_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT_CYCLES","FRAME_CNT_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT_CYCLES","FRAME_CNT_PERIOD","R","RW","W","mask","offset","R","RW","W","mask","offset","PIGEON_CLK_GATE","PIGEON_DATA_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","PIGEON_CLK_GATE","PIGEON_DATA_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","PIGEON_CLK_GATE","PIGEON_DATA_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","PIGEON_CLK_GATE","PIGEON_DATA_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","EN","INC_SEL","MASK_CNT","MASK_CNT_SEL","OFFSET","POL","STATE_MASK","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME","LINE","PCLK","SIG_ANOTHER","R","RW","W","mask","offset","R","RW","W","mask","offset","FRAME_CNT","FRAME_CYCLE","HCNT","HSTATE_CNT","HSTATE_CYCLE","VCNT","VSTATE_CNT","VSTATE_CYCLE","R","RW","W","mask","offset","R","RW","W","mask","offset","ACTIVE_HIGH","ACTIVE_LOW","R","RW","W","mask","offset","FB","FD","FE","FS","LB","LD","LE","LS","CLR_CNT","SET_CNT","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","START_ACTIVE","SIG_ANOTHER","SIG_LOGIC","R","RW","W","mask","offset","CLEAR_USING_MASK","R","RW","W","mask","offset","AND","DIS","MASK","OR","DMA_REQ","LFIFO_COUNT","LFIFO_EMPTY","LFIFO_FULL","PRESENT","TXFIFO_EMPTY","TXFIFO_FULL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","H_COUNT","V_COUNT","R","RW","W","mask","offset","R","RW","W","mask","offset","DOTCLK_POL","ENABLE_POL","ENABLE_PRESENT","HALF_LINE","HALF_LINE_MODE","HSYNC_POL","VSYNC_PERIOD_UNIT","VSYNC_POL","VSYNC_PULSE_WIDTH","VSYNC_PULSE_WIDTH_UNIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DOTCLK_POL","ENABLE_POL","ENABLE_PRESENT","HALF_LINE","HALF_LINE_MODE","HSYNC_POL","VSYNC_PERIOD_UNIT","VSYNC_POL","VSYNC_PULSE_WIDTH","VSYNC_PULSE_WIDTH_UNIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DOTCLK_POL","ENABLE_POL","ENABLE_PRESENT","HALF_LINE","HALF_LINE_MODE","HSYNC_POL","VSYNC_PERIOD_UNIT","VSYNC_POL","VSYNC_PULSE_WIDTH","VSYNC_PULSE_WIDTH_UNIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DOTCLK_POL","ENABLE_POL","ENABLE_PRESENT","HALF_LINE","HALF_LINE_MODE","HSYNC_POL","VSYNC_PERIOD_UNIT","VSYNC_POL","VSYNC_PULSE_WIDTH","VSYNC_PULSE_WIDTH_UNIT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","VSYNC_PERIOD","R","RW","W","mask","offset","HSYNC_PERIOD","HSYNC_PULSE_WIDTH","R","RW","W","mask","offset","R","RW","W","mask","offset","HORIZONTAL_WAIT_CNT","MUX_SYNC_SIGNALS","VERTICAL_WAIT_CNT","VSYNC_ONLY","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DOTCLK_DLY_SEL","DOTCLK_H_VALID_DATA_CNT","SYNC_SIGNALS_ON","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","Instance","LPI2C1","LPI2C1","LPI2C2","LPI2C2","LPI2C3","LPI2C3","LPI2C4","LPI2C4","MCCR0","MCCR0","MCCR1","MCCR1","MCFGR0","MCFGR0","MCFGR1","MCFGR1","MCFGR2","MCFGR2","MCFGR3","MCFGR3","MCR","MCR","MDER","MDER","MDMR","MDMR","MFCR","MFCR","MFSR","MFSR","MIER","MIER","MRDR","MRDR","MSR","MSR","MTDR","MTDR","PARAM","PARAM","RegisterBlock","SAMR","SAMR","SASR","SASR","SCFGR1","SCFGR1","SCFGR2","SCFGR2","SCR","SCR","SDER","SDER","SIER","SIER","SRDR","SRDR","SSR","SSR","STAR","STAR","STDR","STDR","VERID","VERID","borrow","borrow_mut","from","instance","instance","instance","instance","into","number","try_from","try_into","type_id","CLKHI","CLKLO","DATAVD","SETHOLD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKHI","CLKLO","DATAVD","SETHOLD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CIRFIFO","HREN","HRPOL","HRSEL","RDMO","R","RW","W","mask","offset","CIRFIFO_0","CIRFIFO_1","R","RW","W","mask","offset","HREN_0","HREN_1","R","RW","W","mask","offset","HRPOL_0","HRPOL_1","R","RW","W","mask","offset","HRSEL_0","HRSEL_1","R","RW","W","mask","offset","RDMO_0","RDMO_1","AUTOSTOP","IGNACK","MATCFG","PINCFG","PRESCALE","TIMECFG","R","RW","W","mask","offset","AUTOSTOP_0","AUTOSTOP_1","R","RW","W","mask","offset","IGNACK_0","IGNACK_1","R","RW","W","mask","offset","MATCFG_0","MATCFG_2","MATCFG_3","MATCFG_4","MATCFG_5","MATCFG_6","MATCFG_7","R","RW","W","mask","offset","PINCFG_0","PINCFG_1","PINCFG_2","PINCFG_3","PINCFG_4","PINCFG_5","PINCFG_6","PINCFG_7","R","RW","W","mask","offset","PRESCALE_0","PRESCALE_1","PRESCALE_2","PRESCALE_3","PRESCALE_4","PRESCALE_5","PRESCALE_6","PRESCALE_7","R","RW","W","mask","offset","TIMECFG_0","TIMECFG_1","BUSIDLE","FILTSCL","FILTSDA","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PINLOW","R","RW","W","mask","offset","DBGEN","DOZEN","MEN","RRF","RST","RTF","R","RW","W","mask","offset","DBGEN_0","DBGEN_1","R","RW","W","mask","offset","DOZEN_0","DOZEN_1","R","RW","W","mask","offset","MEN_0","MEN_1","R","RW","W","mask","offset","RRF_0","RRF_1","R","RW","W","mask","offset","RST_0","RST_1","R","RW","W","mask","offset","RTF_0","RTF_1","RDDE","TDDE","R","RW","W","mask","offset","RDDE_0","RDDE_1","R","RW","W","mask","offset","TDDE_0","TDDE_1","MATCH0","MATCH1","R","RW","W","mask","offset","R","RW","W","mask","offset","RXWATER","TXWATER","R","RW","W","mask","offset","R","RW","W","mask","offset","RXCOUNT","TXCOUNT","R","RW","W","mask","offset","R","RW","W","mask","offset","ALIE","DMIE","EPIE","FEIE","NDIE","PLTIE","RDIE","SDIE","TDIE","R","RW","W","mask","offset","ALIE_0","ALIE_1","R","RW","W","mask","offset","DMIE_0","DMIE_1","R","RW","W","mask","offset","EPIE_0","EPIE_1","R","RW","W","mask","offset","FEIE_0","FEIE_1","R","RW","W","mask","offset","NDIE_0","NDIE_1","R","RW","W","mask","offset","PLTIE_0","PLTIE_1","R","RW","W","mask","offset","RDIE_0","RDIE_1","R","RW","W","mask","offset","SDIE_0","SDIE_1","R","RW","W","mask","offset","TDIE_0","TDIE_1","DATA","RXEMPTY","R","RW","W","mask","offset","R","RW","W","mask","offset","RXEMPTY_0","RXEMPTY_1","ALF","BBF","DMF","EPF","FEF","MBF","NDF","PLTF","RDF","SDF","TDF","R","RW","W","mask","offset","ALF_0","ALF_1","R","RW","W","mask","offset","BBF_0","BBF_1","R","RW","W","mask","offset","DMF_0","DMF_1","R","RW","W","mask","offset","EPF_0","EPF_1","R","RW","W","mask","offset","FEF_0","FEF_1","R","RW","W","mask","offset","MBF_0","MBF_1","R","RW","W","mask","offset","NDF_0","NDF_1","R","RW","W","mask","offset","PLTF_0","PLTF_1","R","RW","W","mask","offset","RDF_0","RDF_1","R","RW","W","mask","offset","SDF_0","SDF_1","R","RW","W","mask","offset","TDF_0","TDF_1","CMD","DATA","R","RW","W","mask","offset","CMD_0","CMD_1","CMD_2","CMD_3","CMD_4","CMD_5","CMD_6","CMD_7","R","RW","W","mask","offset","MRXFIFO","MTXFIFO","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR0","ADDR1","R","RW","W","mask","offset","R","RW","W","mask","offset","ANV","RADDR","R","RW","W","mask","offset","ANV_0","ANV_1","R","RW","W","mask","offset","ACKSTALL","ADDRCFG","ADRSTALL","GCEN","HSMEN","IGNACK","RXCFG","RXSTALL","SAEN","TXCFG","TXDSTALL","R","RW","W","mask","offset","ACKSTALL_0","ACKSTALL_1","R","RW","W","mask","offset","ADDRCFG_0","ADDRCFG_1","ADDRCFG_2","ADDRCFG_3","ADDRCFG_4","ADDRCFG_5","ADDRCFG_6","ADDRCFG_7","R","RW","W","mask","offset","ADRSTALL_0","ADRSTALL_1","R","RW","W","mask","offset","GCEN_0","GCEN_1","R","RW","W","mask","offset","HSMEN_0","HSMEN_1","R","RW","W","mask","offset","IGNACK_0","IGNACK_1","R","RW","W","mask","offset","RXCFG_0","RXCFG_1","R","RW","W","mask","offset","RXSTALL_0","RXSTALL_1","R","RW","W","mask","offset","SAEN_0","SAEN_1","R","RW","W","mask","offset","TXCFG_0","TXCFG_1","R","RW","W","mask","offset","TXDSTALL_0","TXDSTALL_1","CLKHOLD","DATAVD","FILTSCL","FILTSDA","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FILTDZ","FILTEN","RRF","RST","RTF","SEN","R","RW","W","mask","offset","FILTDZ_0","FILTDZ_1","R","RW","W","mask","offset","FILTEN_0","FILTEN_1","R","RW","W","mask","offset","RRF_0","RRF_1","R","RW","W","mask","offset","RST_0","RST_1","R","RW","W","mask","offset","RTF_0","RTF_1","R","RW","W","mask","offset","SEN_0","SEN_1","AVDE","RDDE","TDDE","R","RW","W","mask","offset","AVDE_0","AVDE_1","R","RW","W","mask","offset","RDDE_0","RDDE_1","R","RW","W","mask","offset","TDDE_0","TDDE_1","AM0IE","AM1IE","AVIE","BEIE","FEIE","GCIE","RDIE","RSIE","SARIE","SDIE","TAIE","TDIE","R","RW","W","mask","offset","AM0IE_0","AM0IE_1","R","RW","W","mask","offset","AM1F_0","AM1F_1","R","RW","W","mask","offset","AVIE_0","AVIE_1","R","RW","W","mask","offset","BEIE_0","BEIE_1","R","RW","W","mask","offset","FEIE_0","FEIE_1","R","RW","W","mask","offset","GCIE_0","GCIE_1","R","RW","W","mask","offset","RDIE_0","RDIE_1","R","RW","W","mask","offset","RSIE_0","RSIE_1","R","RW","W","mask","offset","SARIE_0","SARIE_1","R","RW","W","mask","offset","SDIE_0","SDIE_1","R","RW","W","mask","offset","TAIE_0","TAIE_1","R","RW","W","mask","offset","TDIE_0","TDIE_1","DATA","RXEMPTY","SOF","R","RW","W","mask","offset","R","RW","W","mask","offset","RXEMPTY_0","RXEMPTY_1","R","RW","W","mask","offset","SOF_0","SOF_1","AM0F","AM1F","AVF","BBF","BEF","FEF","GCF","RDF","RSF","SARF","SBF","SDF","TAF","TDF","R","RW","W","mask","offset","AM0F_0","AM0F_1","R","RW","W","mask","offset","AM1F_0","AM1F_1","R","RW","W","mask","offset","AVF_0","AVF_1","R","RW","W","mask","offset","BBF_0","BBF_1","R","RW","W","mask","offset","BEF_0","BEF_1","R","RW","W","mask","offset","FEF_0","FEF_1","R","RW","W","mask","offset","GCF_0","GCF_1","R","RW","W","mask","offset","RDF_0","RDF_1","R","RW","W","mask","offset","RSF_0","RSF_1","R","RW","W","mask","offset","SARF_0","SARF_1","R","RW","W","mask","offset","SBF_0","SBF_1","R","RW","W","mask","offset","SDF_0","SDF_1","R","RW","W","mask","offset","TAF_0","TAF_1","R","RW","W","mask","offset","TDF_0","TDF_1","TXNACK","R","RW","W","mask","offset","TXNACK_0","TXNACK_1","DATA","R","RW","W","mask","offset","FEATURE","MAJOR","MINOR","R","RW","W","mask","offset","FEATURE_2","FEATURE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","CCR","CCR","CFGR0","CFGR0","CFGR1","CFGR1","CR","CR","DER","DER","DMR0","DMR0","DMR1","DMR1","FCR","FCR","FSR","FSR","IER","IER","Instance","LPSPI1","LPSPI1","LPSPI2","LPSPI2","LPSPI3","LPSPI3","LPSPI4","LPSPI4","PARAM","PARAM","RDR","RDR","RSR","RSR","RegisterBlock","SR","SR","TCR","TCR","TDR","TDR","VERID","VERID","borrow","borrow_mut","from","instance","instance","instance","instance","into","number","try_from","try_into","type_id","DBT","PCSSCK","SCKDIV","SCKPCS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CIRFIFO","HREN","HRPOL","HRSEL","RDMO","R","RW","W","mask","offset","CIRFIFO_0","CIRFIFO_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RDMO_0","RDMO_1","AUTOPCS","MASTER","MATCFG","NOSTALL","OUTCFG","PCSCFG","PCSPOL","PINCFG","SAMPLE","R","RW","W","mask","offset","AUTOPCS_0","AUTOPCS_1","R","RW","W","mask","offset","MASTER_0","MASTER_1","R","RW","W","mask","offset","MATCFG_0","MATCFG_2","MATCFG_3","MATCFG_4","MATCFG_5","MATCFG_6","MATCFG_7","R","RW","W","mask","offset","NOSTALL_0","NOSTALL_1","R","RW","W","mask","offset","OUTCFG_0","OUTCFG_1","R","RW","W","mask","offset","PCSCFG_0","PCSCFG_1","R","RW","W","mask","offset","R","RW","W","mask","offset","PINCFG_0","PINCFG_1","PINCFG_2","PINCFG_3","R","RW","W","mask","offset","SAMPLE_0","SAMPLE_1","DBGEN","DOZEN","MEN","RRF","RST","RTF","R","RW","W","mask","offset","DBGEN_0","DBGEN_1","R","RW","W","mask","offset","DOZEN_0","DOZEN_1","R","RW","W","mask","offset","MEN_0","MEN_1","R","RW","W","mask","offset","RRF_0","RRF_1","R","RW","W","mask","offset","RST_0","RST_1","R","RW","W","mask","offset","RTF_0","RTF_1","RDDE","TDDE","R","RW","W","mask","offset","RDDE_0","RDDE_1","R","RW","W","mask","offset","TDDE_0","TDDE_1","MATCH0","R","RW","W","mask","offset","MATCH1","R","RW","W","mask","offset","RXWATER","TXWATER","R","RW","W","mask","offset","R","RW","W","mask","offset","RXCOUNT","TXCOUNT","R","RW","W","mask","offset","R","RW","W","mask","offset","DMIE","FCIE","RDIE","REIE","TCIE","TDIE","TEIE","WCIE","R","RW","W","mask","offset","DMIE_0","DMIE_1","R","RW","W","mask","offset","FCIE_0","FCIE_1","R","RW","W","mask","offset","RDIE_0","RDIE_1","R","RW","W","mask","offset","REIE_0","REIE_1","R","RW","W","mask","offset","TCIE_0","TCIE_1","R","RW","W","mask","offset","TDIE_0","TDIE_1","R","RW","W","mask","offset","TEIE_0","TEIE_1","R","RW","W","mask","offset","WCIE_0","WCIE_1","PCSNUM","RXFIFO","TXFIFO","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","RXEMPTY","SOF","R","RW","W","mask","offset","RXEMPTY_0","RXEMPTY_1","R","RW","W","mask","offset","SOF_0","SOF_1","DMF","FCF","MBF","RDF","REF","TCF","TDF","TEF","WCF","R","RW","W","mask","offset","DMF_0","DMF_1","R","RW","W","mask","offset","FCF_0","FCF_1","R","RW","W","mask","offset","MBF_0","MBF_1","R","RW","W","mask","offset","RDF_0","RDF_1","R","RW","W","mask","offset","REF_0","REF_1","R","RW","W","mask","offset","TCF_0","TCF_1","R","RW","W","mask","offset","TDF_0","TDF_1","R","RW","W","mask","offset","TEF_0","TEF_1","R","RW","W","mask","offset","WCF_0","WCF_1","BYSW","CONT","CONTC","CPHA","CPOL","FRAMESZ","LSBF","PCS","PRESCALE","RXMSK","TXMSK","WIDTH","R","RW","W","mask","offset","BYSW_0","BYSW_1","R","RW","W","mask","offset","CONT_0","CONT_1","R","RW","W","mask","offset","CONTC_0","CONTC_1","R","RW","W","mask","offset","CPHA_0","CPHA_1","R","RW","W","mask","offset","CPOL_0","CPOL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","LSBF_0","LSBF_1","R","RW","W","mask","offset","PCS_0","PCS_1","PCS_2","PCS_3","R","RW","W","mask","offset","PRESCALE_0","PRESCALE_1","PRESCALE_2","PRESCALE_3","PRESCALE_4","PRESCALE_5","PRESCALE_6","PRESCALE_7","R","RW","W","mask","offset","RXMSK_0","RXMSK_1","R","RW","W","mask","offset","TXMSK_0","TXMSK_1","R","RW","W","mask","offset","WIDTH_0","WIDTH_1","WIDTH_2","DATA","R","RW","W","mask","offset","FEATURE","MAJOR","MINOR","R","RW","W","mask","offset","FEATURE_4","R","RW","W","mask","offset","R","RW","W","mask","offset","BAUD","BAUD","CTRL","CTRL","DATA","DATA","FIFO","FIFO","GLOBAL","GLOBAL","Instance","LPUART1","LPUART1","LPUART2","LPUART2","LPUART3","LPUART3","LPUART4","LPUART4","LPUART5","LPUART5","LPUART6","LPUART6","LPUART7","LPUART7","LPUART8","LPUART8","MATCH","MATCH","MODIR","MODIR","PARAM","PARAM","PINCFG","PINCFG","RegisterBlock","STAT","STAT","VERID","VERID","WATER","WATER","borrow","borrow_mut","from","instance","instance","instance","instance","instance","instance","instance","instance","into","number","try_from","try_into","type_id","BOTHEDGE","LBKDIE","M10","MAEN1","MAEN2","MATCFG","OSR","RDMAE","RESYNCDIS","RIDMAE","RXEDGIE","SBNS","SBR","TDMAE","R","RW","W","mask","offset","BOTHEDGE_0","BOTHEDGE_1","R","RW","W","mask","offset","LBKDIE_0","LBKDIE_1","R","RW","W","mask","offset","M10_0","M10_1","R","RW","W","mask","offset","MAEN1_0","MAEN1_1","R","RW","W","mask","offset","MAEN2_0","MAEN2_1","R","RW","W","mask","offset","MATCFG_0","MATCFG_1","MATCFG_2","MATCFG_3","R","RW","W","mask","offset","OSR_0","OSR_10","OSR_11","OSR_12","OSR_13","OSR_14","OSR_15","OSR_16","OSR_17","OSR_18","OSR_19","OSR_20","OSR_21","OSR_22","OSR_23","OSR_24","OSR_25","OSR_26","OSR_27","OSR_28","OSR_29","OSR_3","OSR_30","OSR_31","OSR_4","OSR_5","OSR_6","OSR_7","OSR_8","OSR_9","R","RW","W","mask","offset","RDMAE_0","RDMAE_1","R","RW","W","mask","offset","RESYNCDIS_0","RESYNCDIS_1","R","RW","W","mask","offset","RIDMAE_0","RIDMAE_1","R","RW","W","mask","offset","RXEDGIE_0","RXEDGIE_1","R","RW","W","mask","offset","SBNS_0","SBNS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TDMAE_0","TDMAE_1","DOZEEN","FEIE","IDLECFG","ILIE","ILT","LOOPS","M","M7","MA1IE","MA2IE","NEIE","ORIE","PE","PEIE","PT","R8T9","R9T8","RE","RIE","RSRC","RWU","SBK","TCIE","TE","TIE","TXDIR","TXINV","WAKE","R","RW","W","mask","offset","DOZEEN_0","DOZEEN_1","R","RW","W","mask","offset","FEIE_0","FEIE_1","R","RW","W","mask","offset","IDLECFG_0","IDLECFG_1","IDLECFG_2","IDLECFG_3","IDLECFG_4","IDLECFG_5","IDLECFG_6","IDLECFG_7","R","RW","W","mask","offset","ILIE_0","ILIE_1","R","RW","W","mask","offset","ILT_0","ILT_1","R","RW","W","mask","offset","LOOPS_0","LOOPS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","M7_0","M7_1","M_0","M_1","R","RW","W","mask","offset","MA1IE_0","MA1IE_1","R","RW","W","mask","offset","MA2IE_0","MA2IE_1","R","RW","W","mask","offset","NEIE_0","NEIE_1","R","RW","W","mask","offset","ORIE_0","ORIE_1","R","RW","W","mask","offset","PE_0","PE_1","R","RW","W","mask","offset","PEIE_0","PEIE_1","R","RW","W","mask","offset","PT_0","PT_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RE_0","RE_1","R","RW","W","mask","offset","RIE_0","RIE_1","R","RW","W","mask","offset","RSRC_0","RSRC_1","R","RW","W","mask","offset","RWU_0","RWU_1","R","RW","W","mask","offset","SBK_0","SBK_1","R","RW","W","mask","offset","TCIE_0","TCIE_1","R","RW","W","mask","offset","TE_0","TE_1","R","RW","W","mask","offset","TIE_0","TIE_1","R","RW","W","mask","offset","TXDIR_0","TXDIR_1","R","RW","W","mask","offset","TXINV_0","TXINV_1","R","RW","W","mask","offset","WAKE_0","WAKE_1","FRETSC","IDLINE","NOISY","PARITYE","R0T0","R1T1","R2T2","R3T3","R4T4","R5T5","R6T6","R7T7","R8T8","R9T9","RXEMPT","R","RW","W","mask","offset","FRETSC_0","FRETSC_1","R","RW","W","mask","offset","IDLINE_0","IDLINE_1","R","RW","W","mask","offset","NOISY_0","NOISY_1","R","RW","W","mask","offset","PARITYE_0","PARITYE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RXEMPT_0","RXEMPT_1","RXEMPT","RXFE","RXFIFOSIZE","RXFLUSH","RXIDEN","RXUF","RXUFE","TXEMPT","TXFE","TXFIFOSIZE","TXFLUSH","TXOF","TXOFE","R","RW","W","mask","offset","RXEMPT_0","RXEMPT_1","R","RW","W","mask","offset","RXFE_0","RXFE_1","R","RW","W","mask","offset","RXFIFOSIZE_0","RXFIFOSIZE_1","RXFIFOSIZE_2","RXFIFOSIZE_3","RXFIFOSIZE_4","RXFIFOSIZE_5","RXFIFOSIZE_6","RXFIFOSIZE_7","R","RW","W","mask","offset","RXFLUSH_0","RXFLUSH_1","R","RW","W","mask","offset","RXIDEN_0","RXIDEN_1","RXIDEN_2","RXIDEN_3","RXIDEN_4","RXIDEN_5","RXIDEN_6","RXIDEN_7","R","RW","W","mask","offset","RXUF_0","RXUF_1","R","RW","W","mask","offset","RXUFE_0","RXUFE_1","R","RW","W","mask","offset","TXEMPT_0","TXEMPT_1","R","RW","W","mask","offset","TXFE_0","TXFE_1","R","RW","W","mask","offset","TXFIFOSIZE_0","TXFIFOSIZE_1","TXFIFOSIZE_2","TXFIFOSIZE_3","TXFIFOSIZE_4","TXFIFOSIZE_5","TXFIFOSIZE_6","TXFIFOSIZE_7","R","RW","W","mask","offset","TXFLUSH_0","TXFLUSH_1","R","RW","W","mask","offset","TXOF_0","TXOF_1","R","RW","W","mask","offset","TXOFE_0","TXOFE_1","RST","R","RW","W","mask","offset","RST_0","RST_1","MA1","MA2","R","RW","W","mask","offset","R","RW","W","mask","offset","IREN","RTSWATER","RXRTSE","TNP","TXCTSC","TXCTSE","TXCTSSRC","TXRTSE","TXRTSPOL","R","RW","W","mask","offset","IREN_0","IREN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RXRTSE_0","RXRTSE_1","R","RW","W","mask","offset","TNP_0","TNP_1","TNP_2","TNP_3","R","RW","W","mask","offset","TXCTSC_0","TXCTSC_1","R","RW","W","mask","offset","TXCTSE_0","TXCTSE_1","R","RW","W","mask","offset","TXCTSSRC_0","TXCTSSRC_1","R","RW","W","mask","offset","TXRTSE_0","TXRTSE_1","R","RW","W","mask","offset","TXRTSPOL_0","TXRTSPOL_1","RXFIFO","TXFIFO","R","RW","W","mask","offset","R","RW","W","mask","offset","TRGSEL","R","RW","W","mask","offset","TRGSEL_0","TRGSEL_1","TRGSEL_2","TRGSEL_3","BRK13","FE","IDLE","LBKDE","LBKDIF","MA1F","MA2F","MSBF","NF","OR","PF","RAF","RDRF","RWUID","RXEDGIF","RXINV","TC","TDRE","R","RW","W","mask","offset","BRK13_0","BRK13_1","R","RW","W","mask","offset","FE_0","FE_1","R","RW","W","mask","offset","IDLE_0","IDLE_1","R","RW","W","mask","offset","LBKDE_0","LBKDE_1","R","RW","W","mask","offset","LBKDIF_0","LBKDIF_1","R","RW","W","mask","offset","MA1F_0","MA1F_1","R","RW","W","mask","offset","MA2F_0","MA2F_1","R","RW","W","mask","offset","MSBF_0","MSBF_1","R","RW","W","mask","offset","NF_0","NF_1","R","RW","W","mask","offset","OR_0","OR_1","R","RW","W","mask","offset","PF_0","PF_1","R","RW","W","mask","offset","RAF_0","RAF_1","R","RW","W","mask","offset","RDRF_0","RDRF_1","R","RW","W","mask","offset","RWUID_0","RWUID_1","R","RW","W","mask","offset","RXEDGIF_0","RXEDGIF_1","R","RW","W","mask","offset","RXINV_0","RXINV_1","R","RW","W","mask","offset","TC_0","TC_1","R","RW","W","mask","offset","TDRE_0","TDRE_1","FEATURE","MAJOR","MINOR","R","RW","W","mask","offset","FEATURE_1","FEATURE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","RXCOUNT","RXWATER","TXCOUNT","TXWATER","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ANA0","ANA0","ANA1","ANA1","ANA2","ANA2","CFG0","CFG0","CFG1","CFG1","CFG2","CFG2","CFG3","CFG3","CFG4","CFG4","CFG5","CFG5","CFG6","CFG6","CRC_ADDR","CRC_ADDR","CRC_VALUE","CRC_VALUE","CTRL","CTRL","CTRL_CLR","CTRL_CLR","CTRL_SET","CTRL_SET","CTRL_TOG","CTRL_TOG","DATA","DATA","GP1","GP1","GP2","GP2","GP30","GP30","GP31","GP31","GP32","GP32","GP33","GP33","GP40","GP40","GP41","GP41","GP42","GP42","GP43","GP43","Instance","LOCK","LOCK","MAC0","MAC0","MAC1","MAC1","MAC2","MAC2","MEM0","MEM0","MEM1","MEM1","MEM2","MEM2","MEM3","MEM3","MEM4","MEM4","MISC_CONF0","MISC_CONF0","MISC_CONF1","MISC_CONF1","OCOTP","OCOTP","OTPMK0","OTPMK0","OTPMK1","OTPMK1","OTPMK2","OTPMK2","OTPMK3","OTPMK3","OTPMK4","OTPMK4","OTPMK5","OTPMK5","OTPMK6","OTPMK6","OTPMK7","OTPMK7","OTPMK_CRC32","OTPMK_CRC32","READ_CTRL","READ_CTRL","READ_FUSE_DATA","READ_FUSE_DATA","ROM_PATCH0","ROM_PATCH0","ROM_PATCH1","ROM_PATCH1","ROM_PATCH2","ROM_PATCH2","ROM_PATCH3","ROM_PATCH3","ROM_PATCH4","ROM_PATCH4","ROM_PATCH5","ROM_PATCH5","ROM_PATCH6","ROM_PATCH6","ROM_PATCH7","ROM_PATCH7","RegisterBlock","SCS","SCS","SCS_CLR","SCS_CLR","SCS_SET","SCS_SET","SCS_TOG","SCS_TOG","SJC_RESP0","SJC_RESP0","SJC_RESP1","SJC_RESP1","SRK0","SRK0","SRK1","SRK1","SRK2","SRK2","SRK3","SRK3","SRK4","SRK4","SRK5","SRK5","SRK6","SRK6","SRK7","SRK7","SRK_REVOKE","SRK_REVOKE","SW_GP1","SW_GP1","SW_GP20","SW_GP20","SW_GP21","SW_GP21","SW_GP22","SW_GP22","SW_GP23","SW_GP23","SW_STICKY","SW_STICKY","TIMING","TIMING","TIMING2","TIMING2","VERSION","VERSION","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","CRC_ADDR","DATA_END_ADDR","DATA_START_ADDR","OTPMK_CRC","RSVD0","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","KEY","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","ANALOG","BOOT_CFG","FIELD_RETURN","GP1","GP2","GP3","GP4","GP4_RLOCK","MAC_ADDR","MEM_TRIM","MISC_CONF","OTPMK","OTPMK_CRC","ROM_PATCH","SJC_RESP","SW_GP1","SW_GP2_LOCK","SW_GP2_RLOCK","TESTER","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","READ_FUSE","RSVD0","R","RW","W","mask","offset","R","RW","W","mask","offset","DATA","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","HAB_JDE","LOCK","SPARE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","HAB_JDE","LOCK","SPARE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","HAB_JDE","LOCK","SPARE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","HAB_JDE","LOCK","SPARE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BITS","R","RW","W","mask","offset","BLOCK_DTCP_KEY","BLOCK_ROM_PART","FIELD_RETURN_LOCK","JTAG_BLOCK_RELEASE","RSVD0","SRK_REVOKE_LOCK","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RELAX","RSRVD0","STROBE_PROG","STROBE_READ","WAIT","RELAX_PROG","RELAX_READ","RSRVD0","RSRVD1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","MAJOR","MINOR","STEP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CPU_CTRL","CPU_CTRL","CPU_PDNSCR","CPU_PDNSCR","CPU_PUPSCR","CPU_PUPSCR","CPU_SR","CPU_SR","Instance","MEGA_CTRL","MEGA_CTRL","MEGA_PDNSCR","MEGA_PDNSCR","MEGA_PUPSCR","MEGA_PUPSCR","MEGA_SR","MEGA_SR","PGC","PGC","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","PCR","R","RW","W","mask","offset","PCR_0","PCR_1","ISO","ISO2SW","R","RW","W","mask","offset","R","RW","W","mask","offset","SW","SW2ISO","R","RW","W","mask","offset","R","RW","W","mask","offset","PSR","R","RW","W","mask","offset","PSR_0","PSR_1","PCR","R","RW","W","mask","offset","PCR_0","PCR_1","ISO","ISO2SW","R","RW","W","mask","offset","R","RW","W","mask","offset","SW","SW2ISO","R","RW","W","mask","offset","R","RW","W","mask","offset","PSR","R","RW","W","mask","offset","PSR_0","PSR_1","Instance","LTMR64H","LTMR64H","LTMR64L","LTMR64L","MCR","MCR","PIT","PIT","RegisterBlock","TIMER","borrow","borrow_mut","from","instance","into","number","timer","try_from","try_into","type_id","LTH","R","RW","W","mask","offset","LTL","R","RW","W","mask","offset","FRZ","MDIS","R","RW","W","mask","offset","FRZ_0","FRZ_1","R","RW","W","mask","offset","MDIS_0","MDIS_1","CVAL","CVAL","LDVAL","LDVAL","RegisterBlock","TCTRL","TCTRL","TFLG","TFLG","borrow","borrow_mut","from","into","try_from","try_into","type_id","TVL","R","RW","W","mask","offset","TSV","R","RW","W","mask","offset","CHN","TEN","TIE","R","RW","W","mask","offset","CHN_0","CHN_1","R","RW","W","mask","offset","TEN_0","TEN_1","R","RW","W","mask","offset","TIE_0","TIE_1","TIF","R","RW","W","mask","offset","TIF_0","TIF_1","Instance","MISC0","MISC0","MISC0_CLR","MISC0_CLR","MISC0_SET","MISC0_SET","MISC0_TOG","MISC0_TOG","MISC1","MISC1","MISC1_CLR","MISC1_CLR","MISC1_SET","MISC1_SET","MISC1_TOG","MISC1_TOG","MISC2","MISC2","MISC2_CLR","MISC2_CLR","MISC2_SET","MISC2_SET","MISC2_TOG","MISC2_TOG","PMU","PMU","REG_1P1","REG_1P1","REG_1P1_CLR","REG_1P1_CLR","REG_1P1_SET","REG_1P1_SET","REG_1P1_TOG","REG_1P1_TOG","REG_2P5","REG_2P5","REG_2P5_CLR","REG_2P5_CLR","REG_2P5_SET","REG_2P5_SET","REG_2P5_TOG","REG_2P5_TOG","REG_3P0","REG_3P0","REG_3P0_CLR","REG_3P0_CLR","REG_3P0_SET","REG_3P0_SET","REG_3P0_TOG","REG_3P0_TOG","REG_CORE","REG_CORE","REG_CORE_CLR","REG_CORE_CLR","REG_CORE_SET","REG_CORE_SET","REG_CORE_TOG","REG_CORE_TOG","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STANDBY","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STANDBY","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STANDBY","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STANDBY","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDS2_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","LVDSCLK2_IBEN","LVDSCLK2_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","LVDS1","LVDS2","MLB_PLL","PCIE_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SATA_REF","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDS2_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","LVDSCLK2_IBEN","LVDSCLK2_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","LVDS1","LVDS2","MLB_PLL","PCIE_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SATA_REF","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDS2_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","LVDSCLK2_IBEN","LVDSCLK2_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","LVDS1","LVDS2","MLB_PLL","PCIE_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SATA_REF","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IRQ_ANA_BO","IRQ_DIG_BO","IRQ_TEMPHIGH","IRQ_TEMPLOW","IRQ_TEMPPANIC","LVDS1_CLK_SEL","LVDS2_CLK_SEL","LVDSCLK1_IBEN","LVDSCLK1_OBEN","LVDSCLK2_IBEN","LVDSCLK2_OBEN","PFD_480_AUTOGATE_EN","PFD_528_AUTOGATE_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","ARM_PLL","AUDIO_PLL","ETHERNET_REF","LVDS1","LVDS2","MLB_PLL","PCIE_REF","PFD0","PFD1","PFD2","PFD3","PFD4","PFD5","PFD6","PFD7","SATA_REF","SYS_PLL","USB1_PLL","USB2_PLL","VIDEO_PLL","XTAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","AUDIO_DIV_LSB","AUDIO_DIV_MSB","PLL3_DISABLE","REG0_BO_OFFSET","REG0_BO_STATUS","REG0_ENABLE_BO","REG0_STEP_TIME","REG1_BO_OFFSET","REG1_BO_STATUS","REG1_ENABLE_BO","REG1_STEP_TIME","REG2_BO_OFFSET","REG2_BO_STATUS","REG2_ENABLE_BO","REG2_OK","REG2_STEP_TIME","VIDEO_DIV","R","RW","W","mask","offset","AUDIO_DIV_LSB_0","AUDIO_DIV_LSB_1","R","RW","W","mask","offset","AUDIO_DIV_MSB_0","AUDIO_DIV_MSB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","REG0_BO_OFFSET_4","REG0_BO_OFFSET_7","R","RW","W","mask","offset","REG0_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG1_BO_OFFSET_4","REG1_BO_OFFSET_7","R","RW","W","mask","offset","REG1_BO_STATUS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","REG2_BO_OFFSET_4","REG2_BO_OFFSET_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_128_CLOCKS","_256_CLOCKS","_512_CLOCKS","_64_CLOCKS","R","RW","W","mask","offset","VIDEO_DIV_0","VIDEO_DIV_1","VIDEO_DIV_2","VIDEO_DIV_3","BO_OFFSET","BO_VDD1P1","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD1P1","OUTPUT_TRG","SELREF_WEAK_LINREG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_16","OUTPUT_TRG_4","R","RW","W","mask","offset","SELREF_WEAK_LINREG_0","SELREF_WEAK_LINREG_1","BO_OFFSET","BO_VDD1P1","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD1P1","OUTPUT_TRG","SELREF_WEAK_LINREG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_16","OUTPUT_TRG_4","R","RW","W","mask","offset","SELREF_WEAK_LINREG_0","SELREF_WEAK_LINREG_1","BO_OFFSET","BO_VDD1P1","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD1P1","OUTPUT_TRG","SELREF_WEAK_LINREG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_16","OUTPUT_TRG_4","R","RW","W","mask","offset","SELREF_WEAK_LINREG_0","SELREF_WEAK_LINREG_1","BO_OFFSET","BO_VDD1P1","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD1P1","OUTPUT_TRG","SELREF_WEAK_LINREG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_16","OUTPUT_TRG_4","R","RW","W","mask","offset","SELREF_WEAK_LINREG_0","SELREF_WEAK_LINREG_1","BO_OFFSET","BO_VDD2P5","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD2P5","OUTPUT_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_16","OUTPUT_TRG_31","BO_OFFSET","BO_VDD2P5","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD2P5","OUTPUT_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_16","OUTPUT_TRG_31","BO_OFFSET","BO_VDD2P5","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD2P5","OUTPUT_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_16","OUTPUT_TRG_31","BO_OFFSET","BO_VDD2P5","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","ENABLE_PULLDOWN","ENABLE_WEAK_LINREG","OK_VDD2P5","OUTPUT_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_16","OUTPUT_TRG_31","BO_OFFSET","BO_VDD3P0","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","OK_VDD3P0","OUTPUT_TRG","VBUS_SEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_15","OUTPUT_TRG_31","R","RW","W","mask","offset","USB_OTG1_VBUS","USB_OTG2_VBUS","BO_OFFSET","BO_VDD3P0","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","OK_VDD3P0","OUTPUT_TRG","VBUS_SEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_15","OUTPUT_TRG_31","R","RW","W","mask","offset","USB_OTG1_VBUS","USB_OTG2_VBUS","BO_OFFSET","BO_VDD3P0","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","OK_VDD3P0","OUTPUT_TRG","VBUS_SEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_15","OUTPUT_TRG_31","R","RW","W","mask","offset","USB_OTG1_VBUS","USB_OTG2_VBUS","BO_OFFSET","BO_VDD3P0","ENABLE_BO","ENABLE_ILIMIT","ENABLE_LINREG","OK_VDD3P0","OUTPUT_TRG","VBUS_SEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OUTPUT_TRG_0","OUTPUT_TRG_15","OUTPUT_TRG_31","R","RW","W","mask","offset","USB_OTG1_VBUS","USB_OTG2_VBUS","FET_ODRIVE","RAMP_RATE","REG0_ADJ","REG0_TARG","REG1_ADJ","REG1_TARG","REG2_ADJ","REG2_TARG","R","RW","W","mask","offset","R","RW","W","mask","offset","RAMP_RATE_0","RAMP_RATE_1","RAMP_RATE_2","RAMP_RATE_3","R","RW","W","mask","offset","REG0_ADJ_0","REG0_ADJ_1","REG0_ADJ_10","REG0_ADJ_11","REG0_ADJ_12","REG0_ADJ_13","REG0_ADJ_14","REG0_ADJ_15","REG0_ADJ_2","REG0_ADJ_3","REG0_ADJ_4","REG0_ADJ_5","REG0_ADJ_6","REG0_ADJ_7","REG0_ADJ_8","REG0_ADJ_9","R","RW","W","mask","offset","REG0_TARG_0","REG0_TARG_1","REG0_TARG_16","REG0_TARG_2","REG0_TARG_3","REG0_TARG_30","REG0_TARG_31","R","RW","W","mask","offset","REG1_ADJ_0","REG1_ADJ_1","REG1_ADJ_10","REG1_ADJ_11","REG1_ADJ_12","REG1_ADJ_13","REG1_ADJ_14","REG1_ADJ_15","REG1_ADJ_2","REG1_ADJ_3","REG1_ADJ_4","REG1_ADJ_5","REG1_ADJ_6","REG1_ADJ_7","REG1_ADJ_8","REG1_ADJ_9","R","RW","W","mask","offset","REG1_TARG_0","REG1_TARG_1","REG1_TARG_16","REG1_TARG_2","REG1_TARG_3","REG1_TARG_30","REG1_TARG_31","R","RW","W","mask","offset","REG2_ADJ_0","REG2_ADJ_1","REG2_ADJ_10","REG2_ADJ_11","REG2_ADJ_12","REG2_ADJ_13","REG2_ADJ_14","REG2_ADJ_15","REG2_ADJ_2","REG2_ADJ_3","REG2_ADJ_4","REG2_ADJ_5","REG2_ADJ_6","REG2_ADJ_7","REG2_ADJ_8","REG2_ADJ_9","R","RW","W","mask","offset","REG2_TARG_0","REG2_TARG_1","REG2_TARG_16","REG2_TARG_2","REG2_TARG_3","REG2_TARG_30","REG2_TARG_31","FET_ODRIVE","RAMP_RATE","REG0_ADJ","REG0_TARG","REG1_ADJ","REG1_TARG","REG2_ADJ","REG2_TARG","R","RW","W","mask","offset","R","RW","W","mask","offset","RAMP_RATE_0","RAMP_RATE_1","RAMP_RATE_2","RAMP_RATE_3","R","RW","W","mask","offset","REG0_ADJ_0","REG0_ADJ_1","REG0_ADJ_10","REG0_ADJ_11","REG0_ADJ_12","REG0_ADJ_13","REG0_ADJ_14","REG0_ADJ_15","REG0_ADJ_2","REG0_ADJ_3","REG0_ADJ_4","REG0_ADJ_5","REG0_ADJ_6","REG0_ADJ_7","REG0_ADJ_8","REG0_ADJ_9","R","RW","W","mask","offset","REG0_TARG_0","REG0_TARG_1","REG0_TARG_16","REG0_TARG_2","REG0_TARG_3","REG0_TARG_30","REG0_TARG_31","R","RW","W","mask","offset","REG1_ADJ_0","REG1_ADJ_1","REG1_ADJ_10","REG1_ADJ_11","REG1_ADJ_12","REG1_ADJ_13","REG1_ADJ_14","REG1_ADJ_15","REG1_ADJ_2","REG1_ADJ_3","REG1_ADJ_4","REG1_ADJ_5","REG1_ADJ_6","REG1_ADJ_7","REG1_ADJ_8","REG1_ADJ_9","R","RW","W","mask","offset","REG1_TARG_0","REG1_TARG_1","REG1_TARG_16","REG1_TARG_2","REG1_TARG_3","REG1_TARG_30","REG1_TARG_31","R","RW","W","mask","offset","REG2_ADJ_0","REG2_ADJ_1","REG2_ADJ_10","REG2_ADJ_11","REG2_ADJ_12","REG2_ADJ_13","REG2_ADJ_14","REG2_ADJ_15","REG2_ADJ_2","REG2_ADJ_3","REG2_ADJ_4","REG2_ADJ_5","REG2_ADJ_6","REG2_ADJ_7","REG2_ADJ_8","REG2_ADJ_9","R","RW","W","mask","offset","REG2_TARG_0","REG2_TARG_1","REG2_TARG_16","REG2_TARG_2","REG2_TARG_3","REG2_TARG_30","REG2_TARG_31","FET_ODRIVE","RAMP_RATE","REG0_ADJ","REG0_TARG","REG1_ADJ","REG1_TARG","REG2_ADJ","REG2_TARG","R","RW","W","mask","offset","R","RW","W","mask","offset","RAMP_RATE_0","RAMP_RATE_1","RAMP_RATE_2","RAMP_RATE_3","R","RW","W","mask","offset","REG0_ADJ_0","REG0_ADJ_1","REG0_ADJ_10","REG0_ADJ_11","REG0_ADJ_12","REG0_ADJ_13","REG0_ADJ_14","REG0_ADJ_15","REG0_ADJ_2","REG0_ADJ_3","REG0_ADJ_4","REG0_ADJ_5","REG0_ADJ_6","REG0_ADJ_7","REG0_ADJ_8","REG0_ADJ_9","R","RW","W","mask","offset","REG0_TARG_0","REG0_TARG_1","REG0_TARG_16","REG0_TARG_2","REG0_TARG_3","REG0_TARG_30","REG0_TARG_31","R","RW","W","mask","offset","REG1_ADJ_0","REG1_ADJ_1","REG1_ADJ_10","REG1_ADJ_11","REG1_ADJ_12","REG1_ADJ_13","REG1_ADJ_14","REG1_ADJ_15","REG1_ADJ_2","REG1_ADJ_3","REG1_ADJ_4","REG1_ADJ_5","REG1_ADJ_6","REG1_ADJ_7","REG1_ADJ_8","REG1_ADJ_9","R","RW","W","mask","offset","REG1_TARG_0","REG1_TARG_1","REG1_TARG_16","REG1_TARG_2","REG1_TARG_3","REG1_TARG_30","REG1_TARG_31","R","RW","W","mask","offset","REG2_ADJ_0","REG2_ADJ_1","REG2_ADJ_10","REG2_ADJ_11","REG2_ADJ_12","REG2_ADJ_13","REG2_ADJ_14","REG2_ADJ_15","REG2_ADJ_2","REG2_ADJ_3","REG2_ADJ_4","REG2_ADJ_5","REG2_ADJ_6","REG2_ADJ_7","REG2_ADJ_8","REG2_ADJ_9","R","RW","W","mask","offset","REG2_TARG_0","REG2_TARG_1","REG2_TARG_16","REG2_TARG_2","REG2_TARG_3","REG2_TARG_30","REG2_TARG_31","FET_ODRIVE","RAMP_RATE","REG0_ADJ","REG0_TARG","REG1_ADJ","REG1_TARG","REG2_ADJ","REG2_TARG","R","RW","W","mask","offset","R","RW","W","mask","offset","RAMP_RATE_0","RAMP_RATE_1","RAMP_RATE_2","RAMP_RATE_3","R","RW","W","mask","offset","REG0_ADJ_0","REG0_ADJ_1","REG0_ADJ_10","REG0_ADJ_11","REG0_ADJ_12","REG0_ADJ_13","REG0_ADJ_14","REG0_ADJ_15","REG0_ADJ_2","REG0_ADJ_3","REG0_ADJ_4","REG0_ADJ_5","REG0_ADJ_6","REG0_ADJ_7","REG0_ADJ_8","REG0_ADJ_9","R","RW","W","mask","offset","REG0_TARG_0","REG0_TARG_1","REG0_TARG_16","REG0_TARG_2","REG0_TARG_3","REG0_TARG_30","REG0_TARG_31","R","RW","W","mask","offset","REG1_ADJ_0","REG1_ADJ_1","REG1_ADJ_10","REG1_ADJ_11","REG1_ADJ_12","REG1_ADJ_13","REG1_ADJ_14","REG1_ADJ_15","REG1_ADJ_2","REG1_ADJ_3","REG1_ADJ_4","REG1_ADJ_5","REG1_ADJ_6","REG1_ADJ_7","REG1_ADJ_8","REG1_ADJ_9","R","RW","W","mask","offset","REG1_TARG_0","REG1_TARG_1","REG1_TARG_16","REG1_TARG_2","REG1_TARG_3","REG1_TARG_30","REG1_TARG_31","R","RW","W","mask","offset","REG2_ADJ_0","REG2_ADJ_1","REG2_ADJ_10","REG2_ADJ_11","REG2_ADJ_12","REG2_ADJ_13","REG2_ADJ_14","REG2_ADJ_15","REG2_ADJ_2","REG2_ADJ_3","REG2_ADJ_4","REG2_ADJ_5","REG2_ADJ_6","REG2_ADJ_7","REG2_ADJ_8","REG2_ADJ_9","R","RW","W","mask","offset","REG2_TARG_0","REG2_TARG_1","REG2_TARG_16","REG2_TARG_2","REG2_TARG_3","REG2_TARG_30","REG2_TARG_31","DTSRCSEL","DTSRCSEL","FCTRL0","FCTRL0","FCTRL20","FCTRL20","FFILT0","FFILT0","FSTS0","FSTS0","FTST0","FTST0","Instance","MASK","MASK","MCTRL","MCTRL","MCTRL2","MCTRL2","OUTEN","OUTEN","PWM1","PWM1","PWM2","PWM2","PWM3","PWM3","PWM4","PWM4","RegisterBlock","SM","SWCOUT","SWCOUT","borrow","borrow_mut","from","instance","instance","instance","instance","into","number","sm","try_from","try_into","type_id","SM0SEL23","SM0SEL45","SM1SEL23","SM1SEL45","SM2SEL23","SM2SEL45","SM3SEL23","SM3SEL45","R","RW","W","mask","offset","SM0SEL23_0","SM0SEL23_1","SM0SEL23_2","SM0SEL23_3","R","RW","W","mask","offset","SM0SEL45_0","SM0SEL45_1","SM0SEL45_2","SM0SEL45_3","R","RW","W","mask","offset","SM1SEL23_0","SM1SEL23_1","SM1SEL23_2","SM1SEL23_3","R","RW","W","mask","offset","SM1SEL45_0","SM1SEL45_1","SM1SEL45_2","SM1SEL45_3","R","RW","W","mask","offset","SM2SEL23_0","SM2SEL23_1","SM2SEL23_2","SM2SEL23_3","R","RW","W","mask","offset","SM2SEL45_0","SM2SEL45_1","SM2SEL45_2","SM2SEL45_3","R","RW","W","mask","offset","SM3SEL23_0","SM3SEL23_1","SM3SEL23_2","SM3SEL23_3","R","RW","W","mask","offset","SM3SEL45_0","SM3SEL45_1","SM3SEL45_2","SM3SEL45_3","FAUTO","FIE","FLVL","FSAFE","R","RW","W","mask","offset","FAUTO_0","FAUTO_1","R","RW","W","mask","offset","FIE_0","FIE_1","R","RW","W","mask","offset","FLVL_0","FLVL_1","R","RW","W","mask","offset","FSAFE_0","FSAFE_1","NOCOMB","R","RW","W","mask","offset","NOCOMB_0","NOCOMB_1","FILT_CNT","FILT_PER","GSTR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","GSTR_0","GSTR_1","FFLAG","FFPIN","FFULL","FHALF","R","RW","W","mask","offset","FFLAG_0","FFLAG_1","R","RW","W","mask","offset","R","RW","W","mask","offset","FFULL_0","FFULL_1","R","RW","W","mask","offset","FHALF_0","FHALF_1","FTEST","R","RW","W","mask","offset","FTEST_0","FTEST_1","MASKA","MASKB","MASKX","UPDATE_MASK","R","RW","W","mask","offset","MASKA_0","MASKA_1","R","RW","W","mask","offset","MASKB_0","MASKB_1","R","RW","W","mask","offset","MASKX_0","MASKX_1","R","RW","W","mask","offset","UPDATE_MASK_0","UPDATE_MASK_1","CLDOK","IPOL","LDOK","RUN","MONPLL","R","RW","W","mask","offset","MONPLL_0","MONPLL_1","MONPLL_2","MONPLL_3","R","RW","W","mask","offset","R","RW","W","mask","offset","IPOL_0","IPOL_1","R","RW","W","mask","offset","LDOK_0","LDOK_1","R","RW","W","mask","offset","RUN_0","RUN_1","PWMA_EN","PWMB_EN","PWMX_EN","R","RW","W","mask","offset","PWMA_EN_0","PWMA_EN_1","R","RW","W","mask","offset","PWMB_EN_0","PWMB_EN_1","R","RW","W","mask","offset","PWMX_EN_0","PWMX_EN_1","SM0OUT23","SM0OUT45","SM1OUT23","SM1OUT45","SM2OUT23","SM2OUT45","SM3OUT23","SM3OUT45","R","RW","W","mask","offset","SM0OUT23_0","SM0OUT23_1","R","RW","W","mask","offset","SM0OUT45_0","SM0OUT45_1","R","RW","W","mask","offset","SM1OUT23_0","SM1OUT23_1","R","RW","W","mask","offset","SM1OUT45_0","SM1OUT45_1","R","RW","W","mask","offset","SM2OUT23_0","SM2OUT23_1","R","RW","W","mask","offset","SM2OUT45_0","SM2OUT45_1","R","RW","W","mask","offset","SM3OUT23_0","SM3OUT23_1","R","RW","W","mask","offset","SM3OUT45_0","SM3OUT45_1","RegisterBlock","SMCAPTCOMPA","SMCAPTCOMPA","SMCAPTCOMPB","SMCAPTCOMPB","SMCAPTCOMPX","SMCAPTCOMPX","SMCAPTCTRLA","SMCAPTCTRLA","SMCAPTCTRLB","SMCAPTCTRLB","SMCAPTCTRLX","SMCAPTCTRLX","SMCNT","SMCNT","SMCTRL","SMCTRL","SMCTRL2","SMCTRL2","SMCVAL0","SMCVAL0","SMCVAL0CYC","SMCVAL0CYC","SMCVAL1","SMCVAL1","SMCVAL1CYC","SMCVAL1CYC","SMCVAL2","SMCVAL2","SMCVAL2CYC","SMCVAL2CYC","SMCVAL3","SMCVAL3","SMCVAL3CYC","SMCVAL3CYC","SMCVAL4","SMCVAL4","SMCVAL4CYC","SMCVAL4CYC","SMCVAL5","SMCVAL5","SMCVAL5CYC","SMCVAL5CYC","SMDISMAP0","SMDISMAP0","SMDISMAP1","SMDISMAP1","SMDMAEN","SMDMAEN","SMDTCNT0","SMDTCNT0","SMDTCNT1","SMDTCNT1","SMFRACVAL1","SMFRACVAL1","SMFRACVAL2","SMFRACVAL2","SMFRACVAL3","SMFRACVAL3","SMFRACVAL4","SMFRACVAL4","SMFRACVAL5","SMFRACVAL5","SMFRCTRL","SMFRCTRL","SMINIT","SMINIT","SMINTEN","SMINTEN","SMOCTRL","SMOCTRL","SMSTS","SMSTS","SMTCTRL","SMTCTRL","SMVAL0","SMVAL0","SMVAL1","SMVAL1","SMVAL2","SMVAL2","SMVAL3","SMVAL3","SMVAL4","SMVAL4","SMVAL5","SMVAL5","borrow","borrow_mut","from","into","try_from","try_into","type_id","EDGCMPA","EDGCNTA","R","RW","W","mask","offset","R","RW","W","mask","offset","EDGCMPB","EDGCNTB","R","RW","W","mask","offset","R","RW","W","mask","offset","EDGCMPX","EDGCNTX","R","RW","W","mask","offset","R","RW","W","mask","offset","ARMA","CA0CNT","CA1CNT","CFAWM","EDGA0","EDGA1","EDGCNTA_EN","INP_SELA","ONESHOTA","R","RW","W","mask","offset","ARMA_0","ARMA_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EDGA0_0","EDGA0_1","EDGA0_2","EDGA0_3","R","RW","W","mask","offset","EDGA1_0","EDGA1_1","EDGA1_2","EDGA1_3","R","RW","W","mask","offset","EDGCNTA_EN_0","EDGCNTA_EN_1","R","RW","W","mask","offset","INP_SELA_0","INP_SELA_1","R","RW","W","mask","offset","ONESHOTA_0","ONESHOTA_1","ARMB","CB0CNT","CB1CNT","CFBWM","EDGB0","EDGB1","EDGCNTB_EN","INP_SELB","ONESHOTB","R","RW","W","mask","offset","ARMB_0","ARMB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EDGB0_0","EDGB0_1","EDGB0_2","EDGB0_3","R","RW","W","mask","offset","EDGB1_0","EDGB1_1","EDGB1_2","EDGB1_3","R","RW","W","mask","offset","EDGCNTB_EN_0","EDGCNTB_EN_1","R","RW","W","mask","offset","INP_SELB_0","INP_SELB_1","R","RW","W","mask","offset","ONESHOTB_0","ONESHOTB_1","ARMX","CFXWM","CX0CNT","CX1CNT","EDGCNTX_EN","EDGX0","EDGX1","INP_SELX","ONESHOTX","R","RW","W","mask","offset","ARMX_0","ARMX_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EDGCNTX_EN_0","EDGCNTX_EN_1","R","RW","W","mask","offset","EDGX0_0","EDGX0_1","EDGX0_2","EDGX0_3","R","RW","W","mask","offset","EDGX1_0","EDGX1_1","EDGX1_2","EDGX1_3","R","RW","W","mask","offset","INP_SELX_0","INP_SELX_1","R","RW","W","mask","offset","ONESHOTX_0","ONESHOTX_1","CNT","R","RW","W","mask","offset","COMPMODE","DBLEN","DBLX","DT","FULL","HALF","LDFQ","LDMOD","PRSC","SPLIT","CLK_SEL","DBGEN","FORCE","FORCE_SEL","FRCEN","INDEP","INIT_SEL","PWM23_INIT","PWM45_INIT","PWMX_INIT","RELOAD_SEL","WAITEN","R","RW","W","mask","offset","CLK_SEL_0","CLK_SEL_1","CLK_SEL_2","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FORCE_SEL_0","FORCE_SEL_1","FORCE_SEL_2","FORCE_SEL_3","FORCE_SEL_4","FORCE_SEL_5","FORCE_SEL_6","FORCE_SEL_7","R","RW","W","mask","offset","FRCEN_0","FRCEN_1","R","RW","W","mask","offset","INDEP_0","INDEP_1","R","RW","W","mask","offset","INIT_SEL_0","INIT_SEL_1","INIT_SEL_2","INIT_SEL_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RELOAD_SEL_0","RELOAD_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","COMPMODE_0","COMPMODE_1","R","RW","W","mask","offset","DBLEN_0","DBLEN_1","R","RW","W","mask","offset","DBLX_0","DBLX_1","R","RW","W","mask","offset","R","RW","W","mask","offset","FULL_0","FULL_1","R","RW","W","mask","offset","HALF_0","HALF_1","R","RW","W","mask","offset","LDFQ_0","LDFQ_1","LDFQ_10","LDFQ_11","LDFQ_12","LDFQ_13","LDFQ_14","LDFQ_15","LDFQ_2","LDFQ_3","LDFQ_4","LDFQ_5","LDFQ_6","LDFQ_7","LDFQ_8","LDFQ_9","R","RW","W","mask","offset","LDMOD_0","LDMOD_1","R","RW","W","mask","offset","PRSC_0","PRSC_1","PRSC_2","PRSC_3","PRSC_4","PRSC_5","PRSC_6","PRSC_7","R","RW","W","mask","offset","SPLIT_0","SPLIT_1","CAPTVAL0","R","RW","W","mask","offset","CVAL0CYC","R","RW","W","mask","offset","CAPTVAL1","R","RW","W","mask","offset","CVAL1CYC","R","RW","W","mask","offset","CAPTVAL2","R","RW","W","mask","offset","CVAL2CYC","R","RW","W","mask","offset","CAPTVAL3","R","RW","W","mask","offset","CVAL3CYC","R","RW","W","mask","offset","CAPTVAL4","R","RW","W","mask","offset","CVAL4CYC","R","RW","W","mask","offset","CAPTVAL5","R","RW","W","mask","offset","CVAL5CYC","R","RW","W","mask","offset","DIS0A","DIS0B","DIS0X","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DIS1A","DIS1B","DIS1X","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CA0DE","CA1DE","CAPTDE","CB0DE","CB1DE","CX0DE","CX1DE","FAND","VALDE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CAPTDE_0","CAPTDE_1","CAPTDE_2","CAPTDE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FAND_0","FAND_1","R","RW","W","mask","offset","VALDE_0","VALDE_1","DTCNT0","R","RW","W","mask","offset","DTCNT1","R","RW","W","mask","offset","FRACVAL1","R","RW","W","mask","offset","FRACVAL2","R","RW","W","mask","offset","FRACVAL3","R","RW","W","mask","offset","FRACVAL4","R","RW","W","mask","offset","FRACVAL5","R","RW","W","mask","offset","FRAC1_EN","FRAC23_EN","FRAC45_EN","FRAC_PU","TEST","R","RW","W","mask","offset","FRAC1_EN_0","FRAC1_EN_1","R","RW","W","mask","offset","FRAC23_EN_0","FRAC23_EN_1","R","RW","W","mask","offset","FRAC45_EN_0","FRAC45_EN_1","R","RW","W","mask","offset","FRAC_PU_0","FRAC_PU_1","R","RW","W","mask","offset","INIT","R","RW","W","mask","offset","CA0IE","CA1IE","CB0IE","CB1IE","CMPIE","CX0IE","CX1IE","REIE","RIE","R","RW","W","mask","offset","CA0IE_0","CA0IE_1","R","RW","W","mask","offset","CA1IE_0","CA1IE_1","R","RW","W","mask","offset","CB0IE_0","CB0IE_1","R","RW","W","mask","offset","CB1IE_0","CB1IE_1","R","RW","W","mask","offset","CMPIE_0","CMPIE_1","R","RW","W","mask","offset","CX0IE_0","CX0IE_1","R","RW","W","mask","offset","CX1IE_0","CX1IE_1","R","RW","W","mask","offset","REIE_0","REIE_1","R","RW","W","mask","offset","RIE_0","RIE_1","POLA","POLB","POLX","PWMAFS","PWMA_IN","PWMBFS","PWMB_IN","PWMXFS","PWMX_IN","R","RW","W","mask","offset","POLA_0","POLA_1","R","RW","W","mask","offset","POLB_0","POLB_1","R","RW","W","mask","offset","POLX_0","POLX_1","R","RW","W","mask","offset","PWMAFS_0","PWMAFS_1","PWMAFS_2","PWMAFS_3","R","RW","W","mask","offset","R","RW","W","mask","offset","PWMBFS_0","PWMBFS_1","PWMBFS_2","PWMBFS_3","R","RW","W","mask","offset","R","RW","W","mask","offset","PWMXFS_0","PWMXFS_1","PWMXFS_2","PWMXFS_3","R","RW","W","mask","offset","CFA0","CFA1","CFB0","CFB1","CFX0","CFX1","CMPF","REF","RF","RUF","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CMPF_0","CMPF_1","R","RW","W","mask","offset","REF_0","REF_1","R","RW","W","mask","offset","RF_0","RF_1","R","RW","W","mask","offset","RUF_0","RUF_1","OUT_TRIG_EN","PWAOT0","PWBOT1","TRGFRQ","R","RW","W","mask","offset","OUT_TRIG_EN_0","OUT_TRIG_EN_1","R","RW","W","mask","offset","PWAOT0_0","PWAOT0_1","R","RW","W","mask","offset","PWBOT1_0","PWBOT1_1","R","RW","W","mask","offset","TRGFRQ_0","TRGFRQ_1","VAL0","R","RW","W","mask","offset","VAL1","R","RW","W","mask","offset","VAL2","R","RW","W","mask","offset","VAL3","R","RW","W","mask","offset","VAL4","R","RW","W","mask","offset","VAL5","R","RW","W","mask","offset","AS_BUF","AS_BUF","AS_CLRKEYHIGH","AS_CLRKEYHIGH","AS_CLRKEYLOW","AS_CLRKEYLOW","AS_CTRL","AS_CTRL","AS_PITCH","AS_PITCH","CSC1_COEF0","CSC1_COEF0","CSC1_COEF1","CSC1_COEF1","CSC1_COEF2","CSC1_COEF2","CTRL","CTRL","CTRL_CLR","CTRL_CLR","CTRL_SET","CTRL_SET","CTRL_TOG","CTRL_TOG","Instance","NEXT","NEXT","OUT_AS_LRC","OUT_AS_LRC","OUT_AS_ULC","OUT_AS_ULC","OUT_BUF","OUT_BUF","OUT_BUF2","OUT_BUF2","OUT_CTRL","OUT_CTRL","OUT_CTRL_CLR","OUT_CTRL_CLR","OUT_CTRL_SET","OUT_CTRL_SET","OUT_CTRL_TOG","OUT_CTRL_TOG","OUT_LRC","OUT_LRC","OUT_PITCH","OUT_PITCH","OUT_PS_LRC","OUT_PS_LRC","OUT_PS_ULC","OUT_PS_ULC","PORTER_DUFF_CTRL","PORTER_DUFF_CTRL","POWER","POWER","PS_BACKGROUND","PS_BACKGROUND","PS_BUF","PS_BUF","PS_CLRKEYHIGH","PS_CLRKEYHIGH","PS_CLRKEYLOW","PS_CLRKEYLOW","PS_CTRL","PS_CTRL","PS_CTRL_CLR","PS_CTRL_CLR","PS_CTRL_SET","PS_CTRL_SET","PS_CTRL_TOG","PS_CTRL_TOG","PS_OFFSET","PS_OFFSET","PS_PITCH","PS_PITCH","PS_SCALE","PS_SCALE","PS_UBUF","PS_UBUF","PS_VBUF","PS_VBUF","PXP","PXP","RegisterBlock","STAT","STAT","STAT_CLR","STAT_CLR","STAT_SET","STAT_SET","STAT_TOG","STAT_TOG","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ADDR","R","RW","W","mask","offset","PIXEL","R","RW","W","mask","offset","PIXEL","R","RW","W","mask","offset","ALPHA","ALPHA_CTRL","ALPHA_INVERT","ENABLE_COLORKEY","FORMAT","ROP","R","RW","W","mask","offset","R","RW","W","mask","offset","EMBEDDED","MULTIPLY","OVERRIDE","ROPS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARGB1555","ARGB4444","ARGB8888","RGB444","RGB555","RGB565","RGB888","R","RW","W","mask","offset","MASKAS","MASKASNOT","MASKNOTAS","MERGEAS","MERGEASNOT","MERGENOTAS","NOT","NOTCOPYAS","NOTMASKAS","NOTMERGEAS","NOTXORAS","XORAS","PITCH","R","RW","W","mask","offset","BYPASS","C0","UV_OFFSET","YCBCR_MODE","Y_OFFSET","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","C1","C4","R","RW","W","mask","offset","R","RW","W","mask","offset","C2","C3","R","RW","W","mask","offset","R","RW","W","mask","offset","BLOCK_SIZE","CLKGATE","ENABLE","ENABLE_LCD_HANDSHAKE","EN_REPEAT","HFLIP","IRQ_ENABLE","NEXT_IRQ_ENABLE","ROTATE","ROT_POS","SFTRST","VFLIP","R","RW","W","mask","offset","_16X16","_8X8","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ROT_0","ROT_180","ROT_270","ROT_90","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BLOCK_SIZE","CLKGATE","ENABLE","ENABLE_LCD_HANDSHAKE","EN_REPEAT","HFLIP","IRQ_ENABLE","NEXT_IRQ_ENABLE","ROTATE","ROT_POS","SFTRST","VFLIP","R","RW","W","mask","offset","_16X16","_8X8","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ROT_0","ROT_180","ROT_270","ROT_90","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BLOCK_SIZE","CLKGATE","ENABLE","ENABLE_LCD_HANDSHAKE","EN_REPEAT","HFLIP","IRQ_ENABLE","NEXT_IRQ_ENABLE","ROTATE","ROT_POS","SFTRST","VFLIP","R","RW","W","mask","offset","_16X16","_8X8","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ROT_0","ROT_180","ROT_270","ROT_90","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BLOCK_SIZE","CLKGATE","ENABLE","ENABLE_LCD_HANDSHAKE","EN_REPEAT","HFLIP","IRQ_ENABLE","NEXT_IRQ_ENABLE","ROTATE","ROT_POS","SFTRST","VFLIP","R","RW","W","mask","offset","_16X16","_8X8","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ROT_0","ROT_180","ROT_270","ROT_90","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENABLED","POINTER","R","RW","W","mask","offset","R","RW","W","mask","offset","X","Y","R","RW","W","mask","offset","R","RW","W","mask","offset","X","Y","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR","ADDR","R","RW","W","mask","offset","R","RW","W","mask","offset","ALPHA","ALPHA_OUTPUT","FORMAT","INTERLACED_OUTPUT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARGB1555","ARGB4444","ARGB8888","RGB444","RGB555","RGB565","RGB888","RGB888P","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YVU2P420","YVU2P422","R","RW","W","mask","offset","FIELD0","FIELD1","INTERLACED","PROGRESSIVE","ALPHA","ALPHA_OUTPUT","FORMAT","INTERLACED_OUTPUT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARGB1555","ARGB4444","ARGB8888","RGB444","RGB555","RGB565","RGB888","RGB888P","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YVU2P420","YVU2P422","R","RW","W","mask","offset","FIELD0","FIELD1","INTERLACED","PROGRESSIVE","ALPHA","ALPHA_OUTPUT","FORMAT","INTERLACED_OUTPUT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARGB1555","ARGB4444","ARGB8888","RGB444","RGB555","RGB565","RGB888","RGB888P","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YVU2P420","YVU2P422","R","RW","W","mask","offset","FIELD0","FIELD1","INTERLACED","PROGRESSIVE","ALPHA","ALPHA_OUTPUT","FORMAT","INTERLACED_OUTPUT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ARGB1555","ARGB4444","ARGB8888","RGB444","RGB555","RGB565","RGB888","RGB888P","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YVU2P420","YVU2P422","R","RW","W","mask","offset","FIELD0","FIELD1","INTERLACED","PROGRESSIVE","X","Y","R","RW","W","mask","offset","R","RW","W","mask","offset","PITCH","R","RW","W","mask","offset","X","Y","R","RW","W","mask","offset","R","RW","W","mask","offset","X","Y","R","RW","W","mask","offset","R","RW","W","mask","offset","POTER_DUFF_ENABLE","S0_ALPHA_MODE","S0_COLOR_MODE","S0_GLOBAL_ALPHA","S0_GLOBAL_ALPHA_MODE","S0_S1_FACTOR_MODE","S1_ALPHA_MODE","S1_COLOR_MODE","S1_GLOBAL_ALPHA","S1_GLOBAL_ALPHA_MODE","S1_S0_FACTOR_MODE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CTRL","ROT_MEM_LP_STATE","R","RW","W","mask","offset","R","RW","W","mask","offset","DS","LS","NONE","SD","COLOR","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","PIXEL","R","RW","W","mask","offset","PIXEL","R","RW","W","mask","offset","DECX","DECY","FORMAT","WB_SWAP","R","RW","W","mask","offset","DECX2","DECX4","DECX8","DISABLE","R","RW","W","mask","offset","DECY2","DECY4","DECY8","DISABLE","R","RW","W","mask","offset","RGB444","RGB555","RGB565","RGB888","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YUV420","YUV422","YVU2P420","YVU2P422","R","RW","W","mask","offset","DECX","DECY","FORMAT","WB_SWAP","R","RW","W","mask","offset","DECX2","DECX4","DECX8","DISABLE","R","RW","W","mask","offset","DECY2","DECY4","DECY8","DISABLE","R","RW","W","mask","offset","RGB444","RGB555","RGB565","RGB888","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YUV420","YUV422","YVU2P420","YVU2P422","R","RW","W","mask","offset","DECX","DECY","FORMAT","WB_SWAP","R","RW","W","mask","offset","DECX2","DECX4","DECX8","DISABLE","R","RW","W","mask","offset","DECY2","DECY4","DECY8","DISABLE","R","RW","W","mask","offset","RGB444","RGB555","RGB565","RGB888","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YUV420","YUV422","YVU2P420","YVU2P422","R","RW","W","mask","offset","DECX","DECY","FORMAT","WB_SWAP","R","RW","W","mask","offset","DECX2","DECX4","DECX8","DISABLE","R","RW","W","mask","offset","DECY2","DECY4","DECY8","DISABLE","R","RW","W","mask","offset","RGB444","RGB555","RGB565","RGB888","UYVY1P422","VYUY1P422","Y4","Y8","YUV1P444","YUV2P420","YUV2P422","YUV420","YUV422","YVU2P420","YVU2P422","R","RW","W","mask","offset","XOFFSET","YOFFSET","R","RW","W","mask","offset","R","RW","W","mask","offset","PITCH","R","RW","W","mask","offset","XSCALE","YSCALE","R","RW","W","mask","offset","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","ADDR","R","RW","W","mask","offset","AXI_ERROR_ID","AXI_READ_ERROR","AXI_WRITE_ERROR","BLOCKX","BLOCKY","IRQ","LUT_DMA_LOAD_DONE_IRQ","NEXT_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AXI_ERROR_ID","AXI_READ_ERROR","AXI_WRITE_ERROR","BLOCKX","BLOCKY","IRQ","LUT_DMA_LOAD_DONE_IRQ","NEXT_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AXI_ERROR_ID","AXI_READ_ERROR","AXI_WRITE_ERROR","BLOCKX","BLOCKY","IRQ","LUT_DMA_LOAD_DONE_IRQ","NEXT_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AXI_ERROR_ID","AXI_READ_ERROR","AXI_WRITE_ERROR","BLOCKX","BLOCKY","IRQ","LUT_DMA_LOAD_DONE_IRQ","NEXT_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","Instance","ROMC","ROMC","ROMPATCHA","ROMPATCHA","ROMPATCHCNTL","ROMPATCHCNTL","ROMPATCHD","ROMPATCHD","ROMPATCHENH","ROMPATCHENL","ROMPATCHENL","ROMPATCHSR","ROMPATCHSR","RegisterBlock","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ADDRX","THUMBX","R","RW","W","mask","offset","R","RW","W","mask","offset","THUMBX_0","THUMBX_1","DATAFIX","DIS","R","RW","W","mask","offset","DATAFIX_0","DATAFIX_1","R","RW","W","mask","offset","DIS_0","DIS_1","DATAX","R","RW","W","mask","offset","ENABLE","R","RW","W","mask","offset","ENABLE_0","ENABLE_1","SOURCE","SW","R","RW","W","mask","offset","SOURCE_0","SOURCE_1","SOURCE_15","R","RW","W","mask","offset","SW_0","SW_1","CNT","CNT","CS","CS","Instance","RTWDOG","RTWDOG","RegisterBlock","TOVAL","TOVAL","WIN","WIN","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","CNTHIGH","CNTLOW","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK","CMD32EN","DBG","EN","FLG","INT","PRES","RCS","STOP","TST","ULK","UPDATE","WAIT","WIN","R","RW","W","mask","offset","CLK_0","CLK_1","CLK_2","CLK_3","R","RW","W","mask","offset","CMD32EN_0","CMD32EN_1","R","RW","W","mask","offset","DBG_0","DBG_1","R","RW","W","mask","offset","EN_0","EN_1","R","RW","W","mask","offset","FLG_0","FLG_1","R","RW","W","mask","offset","INT_0","INT_1","R","RW","W","mask","offset","PRES_0","PRES_1","R","RW","W","mask","offset","RCS_0","RCS_1","R","RW","W","mask","offset","STOP_0","STOP_1","R","RW","W","mask","offset","TST_0","TST_1","TST_2","TST_3","R","RW","W","mask","offset","ULK_0","ULK_1","R","RW","W","mask","offset","UPDATE_0","UPDATE_1","R","RW","W","mask","offset","WAIT_0","WAIT_1","R","RW","W","mask","offset","WIN_0","WIN_1","TOVALHIGH","TOVALLOW","R","RW","W","mask","offset","R","RW","W","mask","offset","WINHIGH","WINLOW","R","RW","W","mask","offset","R","RW","W","mask","offset","Instance","PARAM","PARAM","RCR1","RCR1","RCR2","RCR2","RCR3","RCR3","RCR4","RCR4","RCR5","RCR5","RCSR","RCSR","RDR","RDR","RFR","RFR","RMR","RMR","RegisterBlock","SAI1","SAI1","SAI2","SAI2","SAI3","SAI3","TCR1","TCR1","TCR2","TCR2","TCR3","TCR3","TCR4","TCR4","TCR5","TCR5","TCSR","TCSR","TDR","TDR","TFR","TFR","TMR","TMR","VERID","VERID","borrow","borrow_mut","from","instance","instance","instance","into","number","try_from","try_into","type_id","DATALINE","FIFO","FRAME","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RFW","R","RW","W","mask","offset","BCD","BCI","BCP","BCS","DIV","MSEL","SYNC","R","RW","W","mask","offset","BCD_0","BCD_1","R","RW","W","mask","offset","BCI_0","BCI_1","R","RW","W","mask","offset","BCP_0","BCP_1","R","RW","W","mask","offset","BCS_0","BCS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","MSEL_0","MSEL_1","MSEL_2","MSEL_3","R","RW","W","mask","offset","SYNC_0","SYNC_1","CFR","RCE","WDFL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FCOMB","FCONT","FPACK","FRSZ","FSD","FSE","FSP","MF","ONDEM","SYWD","R","RW","W","mask","offset","FCOMB_0","FCOMB_1","FCOMB_2","FCOMB_3","R","RW","W","mask","offset","FCONT_0","FCONT_1","R","RW","W","mask","offset","FPACK_0","FPACK_2","FPACK_3","R","RW","W","mask","offset","R","RW","W","mask","offset","FSD_0","FSD_1","R","RW","W","mask","offset","FSE_0","FSE_1","R","RW","W","mask","offset","FSP_0","FSP_1","R","RW","W","mask","offset","MF_0","MF_1","R","RW","W","mask","offset","ONDEM_0","ONDEM_1","R","RW","W","mask","offset","FBT","W0W","WNW","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BCE","DBGE","FEF","FEIE","FR","FRDE","FRF","FRIE","FWDE","FWF","FWIE","RE","SEF","SEIE","SR","STOPE","WSF","WSIE","R","RW","W","mask","offset","BCE_0","BCE_1","R","RW","W","mask","offset","DBGE_0","DBGE_1","R","RW","W","mask","offset","FEF_0","FEF_1","R","RW","W","mask","offset","FEIE_0","FEIE_1","R","RW","W","mask","offset","FR_0","FR_1","R","RW","W","mask","offset","FRDE_0","FRDE_1","R","RW","W","mask","offset","FRF_0","FRF_1","R","RW","W","mask","offset","FRIE_0","FRIE_1","R","RW","W","mask","offset","FWDE_0","FWDE_1","R","RW","W","mask","offset","FWF_0","FWF_1","R","RW","W","mask","offset","FWIE_0","FWIE_1","R","RW","W","mask","offset","RE_0","RE_1","R","RW","W","mask","offset","SEF_0","SEF_1","R","RW","W","mask","offset","SEIE_0","SEIE_1","R","RW","W","mask","offset","SR_0","SR_1","R","RW","W","mask","offset","STOPE_0","STOPE_1","R","RW","W","mask","offset","WSF_0","WSF_1","R","RW","W","mask","offset","WSIE_0","WSIE_1","RDR","R","RW","W","mask","offset","RCP","RFP","WFP","R","RW","W","mask","offset","RCP_0","RCP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RWM","R","RW","W","mask","offset","RWM_0","RWM_1","TFW","R","RW","W","mask","offset","BCD","BCI","BCP","BCS","DIV","MSEL","SYNC","R","RW","W","mask","offset","BCD_0","BCD_1","R","RW","W","mask","offset","BCI_0","BCI_1","R","RW","W","mask","offset","BCP_0","BCP_1","R","RW","W","mask","offset","BCS_0","BCS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","MSEL_0","MSEL_1","MSEL_2","MSEL_3","R","RW","W","mask","offset","SYNC_0","SYNC_1","CFR","TCE","WDFL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CHMOD","FCOMB","FCONT","FPACK","FRSZ","FSD","FSE","FSP","MF","ONDEM","SYWD","R","RW","W","mask","offset","CHMOD_0","CHMOD_1","R","RW","W","mask","offset","FCOMB_0","FCOMB_1","FCOMB_2","FCOMB_3","R","RW","W","mask","offset","FCONT_0","FCONT_1","R","RW","W","mask","offset","FPACK_0","FPACK_2","FPACK_3","R","RW","W","mask","offset","R","RW","W","mask","offset","FSD_0","FSD_1","R","RW","W","mask","offset","FSE_0","FSE_1","R","RW","W","mask","offset","FSP_0","FSP_1","R","RW","W","mask","offset","MF_0","MF_1","R","RW","W","mask","offset","ONDEM_0","ONDEM_1","R","RW","W","mask","offset","FBT","W0W","WNW","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BCE","DBGE","FEF","FEIE","FR","FRDE","FRF","FRIE","FWDE","FWF","FWIE","SEF","SEIE","SR","STOPE","TE","WSF","WSIE","R","RW","W","mask","offset","BCE_0","BCE_1","R","RW","W","mask","offset","DBGE_0","DBGE_1","R","RW","W","mask","offset","FEF_0","FEF_1","R","RW","W","mask","offset","FEIE_0","FEIE_1","R","RW","W","mask","offset","FR_0","FR_1","R","RW","W","mask","offset","FRDE_0","FRDE_1","R","RW","W","mask","offset","FRF_0","FRF_1","R","RW","W","mask","offset","FRIE_0","FRIE_1","R","RW","W","mask","offset","FWDE_0","FWDE_1","R","RW","W","mask","offset","FWF_0","FWF_1","R","RW","W","mask","offset","FWIE_0","FWIE_1","R","RW","W","mask","offset","SEF_0","SEF_1","R","RW","W","mask","offset","SEIE_0","SEIE_1","R","RW","W","mask","offset","SR_0","SR_1","R","RW","W","mask","offset","STOPE_0","STOPE_1","R","RW","W","mask","offset","TE_0","TE_1","R","RW","W","mask","offset","WSF_0","WSF_1","R","RW","W","mask","offset","WSIE_0","WSIE_1","TDR","R","RW","W","mask","offset","RFP","WCP","WFP","R","RW","W","mask","offset","R","RW","W","mask","offset","WCP_0","WCP_1","R","RW","W","mask","offset","TWM","R","RW","W","mask","offset","TWM_0","TWM_1","FEATURE","MAJOR","MINOR","R","RW","W","mask","offset","FEATURE_0","R","RW","W","mask","offset","R","RW","W","mask","offset","BMCR0","BMCR0","BMCR1","BMCR1","BR0","BR0","BR1","BR1","BR2","BR2","BR3","BR3","BR4","BR4","BR5","BR5","BR6","BR6","BR7","BR7","BR8","BR8","DBICR0","DBICR0","DBICR1","DBICR1","DLLCR","DLLCR","INTEN","INTEN","INTR","INTR","IOCR","IOCR","IPCMD","IPCMD","IPCR0","IPCR0","IPCR1","IPCR1","IPCR2","IPCR2","IPRXDAT","IPRXDAT","IPTXDAT","IPTXDAT","Instance","MCR","MCR","NANDCR0","NANDCR0","NANDCR1","NANDCR1","NANDCR2","NANDCR2","NANDCR3","NANDCR3","NORCR0","NORCR0","NORCR1","NORCR1","NORCR2","NORCR2","NORCR3","NORCR3","RegisterBlock","SDRAMCR0","SDRAMCR0","SDRAMCR1","SDRAMCR1","SDRAMCR2","SDRAMCR2","SDRAMCR3","SDRAMCR3","SEMC","SEMC","SRAMCR0","SRAMCR0","SRAMCR1","SRAMCR1","SRAMCR2","SRAMCR2","SRAMCR3","STS0","STS0","STS1","STS10","STS11","STS12","STS12","STS13","STS13","STS14","STS15","STS2","STS2","STS3","STS4","STS5","STS6","STS7","STS8","STS9","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","WAGE","WQOS","WRWS","WSH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","WAGE","WBR","WPH","WQOS","WRWS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BA","MS","VLD","R","RW","W","mask","offset","R","RW","W","mask","offset","MS_0","MS_1","MS_10","MS_11","MS_12","MS_13","MS_14","MS_15","MS_16","MS_17","MS_18","MS_19","MS_2","MS_20","MS_21","MS_22","MS_23","MS_24","MS_25","MS_26","MS_27","MS_28","MS_29","MS_3","MS_30","MS_31","MS_4","MS_5","MS_6","MS_7","MS_8","MS_9","R","RW","W","mask","offset","BL","COL","PS","R","RW","W","mask","offset","BL_0","BL_1","BL_2","BL_3","BL_4","BL_5","BL_6","BL_7","R","RW","W","mask","offset","COL_0","COL_1","COL_10","COL_11","COL_12","COL_13","COL_14","COL_15","COL_2","COL_3","COL_4","COL_5","COL_6","COL_7","COL_8","COL_9","R","RW","W","mask","offset","PS_0","PS_1","CEH","CEITV","CES","REH","REL","WEH","WEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DLLEN","DLLRESET","OVRDEN","OVRDVAL","SLVDLYTARGET","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AXIBUSERREN","AXICMDERREN","IPCMDDONEEN","IPCMDERREN","NDNOPENDEN","NDPAGEENDEN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NDNOPENDEN_0","NDNOPENDEN_1","R","RW","W","mask","offset","NDPAGEENDEN_0","NDPAGEENDEN_1","AXIBUSERR","AXICMDERR","IPCMDDONE","IPCMDERR","NDNOPEND","NDPAGEEND","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","MUX_A8","MUX_CLKX0","MUX_CLKX1","MUX_CSX0","MUX_CSX1","MUX_CSX2","MUX_CSX3","MUX_RDY","R","RW","W","mask","offset","MUX_A8_0","MUX_A8_1","MUX_A8_2","MUX_A8_3","MUX_A8_4","MUX_A8_5","MUX_A8_6","MUX_A8_7","R","RW","W","mask","offset","MUX_CLKX0_0","MUX_CLKX0_1","R","RW","W","mask","offset","MUX_CLKX1_0","MUX_CLKX1_1","R","RW","W","mask","offset","MUX_CSX0_0","MUX_CSX0_1","MUX_CSX0_2","MUX_CSX0_3","MUX_CSX0_4","MUX_CSX0_5","MUX_CSX0_6","MUX_CSX0_7","R","RW","W","mask","offset","MUX_CSX1_0","MUX_CSX1_1","MUX_CSX1_2","MUX_CSX1_3","MUX_CSX1_4","MUX_CSX1_5","MUX_CSX1_6","MUX_CSX1_7","R","RW","W","mask","offset","MUX_CSX2_0","MUX_CSX2_1","MUX_CSX2_2","MUX_CSX2_3","MUX_CSX2_4","MUX_CSX2_5","MUX_CSX2_6","MUX_CSX2_7","R","RW","W","mask","offset","MUX_CSX3_0","MUX_CSX3_1","MUX_CSX3_2","MUX_CSX3_3","MUX_CSX3_4","MUX_CSX3_5","MUX_CSX3_6","MUX_CSX3_7","R","RW","W","mask","offset","MUX_RDY_0","MUX_RDY_1","MUX_RDY_2","MUX_RDY_3","MUX_RDY_4","MUX_RDY_5","MUX_RDY_6","MUX_RDY_7","CMD","KEY","R","RW","W","mask","offset","R","RW","W","mask","offset","SA","R","RW","W","mask","offset","DATSZ","NAND_EXT_ADDR","R","RW","W","mask","offset","DATSZ_0","DATSZ_1","DATSZ_2","DATSZ_3","DATSZ_4","DATSZ_5","DATSZ_6","DATSZ_7","R","RW","W","mask","offset","BM0","BM1","BM2","BM3","R","RW","W","mask","offset","BM0_0","BM0_1","R","RW","W","mask","offset","BM1_0","BM1_1","R","RW","W","mask","offset","BM2_0","BM2_1","R","RW","W","mask","offset","BM3_0","BM3_1","DAT","R","RW","W","mask","offset","DAT","R","RW","W","mask","offset","BTO","CTO","DLLSEL","DQSMD","DQSSEL","MDIS","SWRST","WPOL0","WPOL1","R","RW","W","mask","offset","BTO_0","BTO_1","BTO_2","BTO_3","BTO_31","BTO_4","BTO_5","BTO_6","BTO_7","BTO_8","BTO_9","R","RW","W","mask","offset","R","RW","W","mask","offset","DLLSEL_0","DLLSEL_1","R","RW","W","mask","offset","DQSMD_0","DQSMD_1","R","RW","W","mask","offset","DQSSEL_0","DQSSEL_1","R","RW","W","mask","offset","MDIS_0","MDIS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","WPOL0_0","WPOL0_1","R","RW","W","mask","offset","WPOL1_0","WPOL1_1","BL","COL","EDO","PS","SYNCEN","R","RW","W","mask","offset","BL_0","BL_1","BL_2","BL_3","BL_4","BL_5","BL_6","BL_7","R","RW","W","mask","offset","COL_0","COL_1","COL_2","COL_3","COL_4","COL_5","COL_6","COL_7","R","RW","W","mask","offset","EDO_0","EDO_1","R","RW","W","mask","offset","PS_0","PS_1","R","RW","W","mask","offset","SYNCEN_0","SYNCEN_1","CEH","CEITV","CES","REH","REL","TA","WEH","WEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TADL","TRHW","TRR","TWB","TWHR","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLE","NDOPT1","NDOPT2","NDOPT3","RDH","RDS","WDH","WDS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADVH","ADVP","AM","BL","COL","PS","SYNCEN","R","RW","W","mask","offset","ADVH_0","ADVH_1","R","RW","W","mask","offset","ADVP_0","ADVP_1","R","RW","W","mask","offset","AM_0","AM_1","AM_2","AM_3","R","RW","W","mask","offset","BL_0","BL_1","BL_2","BL_3","BL_4","BL_5","BL_6","BL_7","R","RW","W","mask","offset","COL_0","COL_1","COL_10","COL_11","COL_12","COL_13","COL_14","COL_15","COL_2","COL_3","COL_4","COL_5","COL_6","COL_7","COL_8","COL_9","R","RW","W","mask","offset","PS_0","PS_1","R","RW","W","mask","offset","SYNCEN_0","SYNCEN_1","AH","AS","CEH","CES","REH","REL","WEH","WEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AWDH","CEITV","LC","RD","RDH","TA","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AHSR","ASSR","R","RW","W","mask","offset","R","RW","W","mask","offset","BANK2","BL","CL","COL","COL8","PS","R","RW","W","mask","offset","BANK2_0","BANK2_1","R","RW","W","mask","offset","BL_0","BL_1","BL_2","BL_3","BL_4","BL_5","BL_6","BL_7","R","RW","W","mask","offset","CL_0","CL_1","CL_2","CL_3","R","RW","W","mask","offset","R","RW","W","mask","offset","COL8_0","COL8_1","COL_0","COL_1","COL_2","COL_3","R","RW","W","mask","offset","PS_0","PS_1","ACT2PRE","ACT2RW","CKEOFF","PRE2ACT","RFRC","WRC","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ACT2ACT","ITO","REF2REF","SRRC","R","RW","W","mask","offset","R","RW","W","mask","offset","ITO_0","ITO_1","ITO_2","ITO_3","ITO_4","ITO_5","ITO_6","ITO_7","ITO_8","ITO_9","R","RW","W","mask","offset","R","RW","W","mask","offset","PRESCALE","REBL","REN","RT","UT","R","RW","W","mask","offset","PRESCALE_0","PRESCALE_1","PRESCALE_2","PRESCALE_3","PRESCALE_4","PRESCALE_5","PRESCALE_6","PRESCALE_7","PRESCALE_8","PRESCALE_9","R","RW","W","mask","offset","REBL_0","REBL_1","REBL_2","REBL_3","REBL_4","REBL_5","REBL_6","REBL_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RT_0","RT_1","RT_2","RT_3","RT_4","RT_5","RT_6","RT_7","RT_8","RT_9","R","RW","W","mask","offset","UT_0","UT_1","UT_2","UT_3","UT_4","UT_5","UT_6","UT_7","UT_8","UT_9","ADVH","ADVP","AM","BL","COL","PS","SYNCEN","R","RW","W","mask","offset","ADVH_0","ADVH_1","R","RW","W","mask","offset","ADVP_0","ADVP_1","R","RW","W","mask","offset","AM_0","AM_1","AM_2","AM_3","R","RW","W","mask","offset","BL_0","BL_1","BL_2","BL_3","BL_4","BL_5","BL_6","BL_7","R","RW","W","mask","offset","COL_0","COL_1","COL_10","COL_11","COL_12","COL_13","COL_14","COL_15","COL_2","COL_3","COL_4","COL_5","COL_6","COL_7","COL_8","COL_9","R","RW","W","mask","offset","PS_0","PS_1","R","RW","W","mask","offset","SYNCEN_0","SYNCEN_1","AH","AS","CEH","CES","REH","REL","WEH","WEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AWDH","CEITV","LC","RD","RDH","TA","WDH","WDS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IDLE","NARDY","R","RW","W","mask","offset","R","RW","W","mask","offset","NARDY_0","NARDY_1","NDADDR","R","RW","W","mask","offset","REFLOCK","REFSEL","SLVLOCK","SLVSEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","NDWRPEND","R","RW","W","mask","offset","NDWRPEND_0","NDWRPEND_1","HPCOMR","HPCOMR","HPCR","HPCR","HPHACIVR","HPHACIVR","HPHACR","HPHACR","HPLR","HPLR","HPRTCLR","HPRTCLR","HPRTCMR","HPRTCMR","HPSICR","HPSICR","HPSR","HPSR","HPSVCR","HPSVCR","HPSVSR","HPSVSR","HPTALR","HPTALR","HPTAMR","HPTAMR","HPVIDR1","HPVIDR1","HPVIDR2","HPVIDR2","Instance","LPCR","LPCR","LPGPR","LPGPR","LPGPR0_LEGACY_ALIAS","LPGPR0_LEGACY_ALIAS","LPGPR_ALIAS","LPGPR_ALIAS","LPLR","LPLR","LPMKCR","LPMKCR","LPPGDR","LPPGDR","LPSMCLR","LPSMCLR","LPSMCMR","LPSMCMR","LPSR","LPSR","LPSRTCLR","LPSRTCLR","LPSRTCMR","LPSRTCMR","LPSVCR","LPSVCR","LPTAR","LPTAR","LPTDCR","LPTDCR","LPZMKR","LPZMKR","RegisterBlock","SNVS","SNVS","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","HAC_CLEAR","HAC_EN","HAC_LOAD","HAC_STOP","LP_SWR","LP_SWR_DIS","MKS_EN","NPSWA_EN","PROG_ZMK","SSM_SFNS_DIS","SSM_ST","SSM_ST_DIS","SW_FSV","SW_LPSV","SW_SV","R","RW","W","mask","offset","HAC_CLEAR_0","HAC_CLEAR_1","R","RW","W","mask","offset","HAC_EN_0","HAC_EN_1","R","RW","W","mask","offset","HAC_LOAD_0","HAC_LOAD_1","R","RW","W","mask","offset","R","RW","W","mask","offset","LP_SWR_0","LP_SWR_1","R","RW","W","mask","offset","LP_SWR_DIS_0","LP_SWR_DIS_1","R","RW","W","mask","offset","MKS_EN_0","MKS_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","PROG_ZMK_0","PROG_ZMK_1","R","RW","W","mask","offset","SSM_SFNS_DIS_0","SSM_SFNS_DIS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SSM_ST_DIS_0","SSM_ST_DIS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BTN_CONFIG","BTN_MASK","DIS_PI","HPCALB_EN","HPCALB_VAL","HPTA_EN","HP_TS","PI_EN","PI_FREQ","RTC_EN","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DIS_PI_0","DIS_PI_1","R","RW","W","mask","offset","HPCALB_EN_0","HPCALB_EN_1","R","RW","W","mask","offset","HPCALB_VAL_0","HPCALB_VAL_1","HPCALB_VAL_15","HPCALB_VAL_16","HPCALB_VAL_17","HPCALB_VAL_2","HPCALB_VAL_30","HPCALB_VAL_31","R","RW","W","mask","offset","HPTA_EN_0","HPTA_EN_1","R","RW","W","mask","offset","HP_TS_0","HP_TS_1","R","RW","W","mask","offset","PI_EN_0","PI_EN_1","R","RW","W","mask","offset","PI_FREQ_0","PI_FREQ_1","PI_FREQ_10","PI_FREQ_11","PI_FREQ_12","PI_FREQ_13","PI_FREQ_14","PI_FREQ_15","PI_FREQ_2","PI_FREQ_3","PI_FREQ_4","PI_FREQ_5","PI_FREQ_6","PI_FREQ_7","PI_FREQ_8","PI_FREQ_9","R","RW","W","mask","offset","RTC_EN_0","RTC_EN_1","HAC_COUNTER_IV","R","RW","W","mask","offset","HAC_COUNTER","R","RW","W","mask","offset","GPR_SL","HAC_L","HPSICR_L","HPSVCR_L","LPCALB_SL","LPSVCR_SL","LPTDCR_SL","MC_SL","MKS_SL","SRTC_SL","ZMK_RSL","ZMK_WSL","R","RW","W","mask","offset","GPR_SL_0","GPR_SL_1","R","RW","W","mask","offset","HAC_L_0","HAC_L_1","R","RW","W","mask","offset","HPSICR_L_0","HPSICR_L_1","R","RW","W","mask","offset","HPSVCR_L_0","HPSVCR_L_1","R","RW","W","mask","offset","LPCALB_SL_0","LPCALB_SL_1","R","RW","W","mask","offset","LPSVCR_SL_0","LPSVCR_SL_1","R","RW","W","mask","offset","LPTDCR_SL_0","LPTDCR_SL_1","R","RW","W","mask","offset","MC_SL_0","MC_SL_1","R","RW","W","mask","offset","MKS_SL_0","MKS_SL_1","R","RW","W","mask","offset","SRTC_SL_0","SRTC_SL_1","R","RW","W","mask","offset","ZMK_RSL_0","ZMK_RSL_1","R","RW","W","mask","offset","ZMK_WSL_0","ZMK_WSL_1","RTC","R","RW","W","mask","offset","RTC","R","RW","W","mask","offset","LPSVI_EN","SV0_EN","SV1_EN","SV2_EN","SV3_EN","SV4_EN","SV5_EN","R","RW","W","mask","offset","LPSVI_EN_0","LPSVI_EN_1","R","RW","W","mask","offset","SV0_EN_0","SV0_EN_1","R","RW","W","mask","offset","SV1_EN_0","SV1_EN_1","R","RW","W","mask","offset","SV2_EN_0","SV2_EN_1","R","RW","W","mask","offset","SV3_EN_0","SV3_EN_1","R","RW","W","mask","offset","SV4_EN_0","SV4_EN_1","R","RW","W","mask","offset","SV5_EN_0","SV5_EN_1","BI","BTN","HPTA","LPDIS","OTPMK_SYNDROME","OTPMK_ZERO","PI","SECURITY_CONFIG","SSM_STATE","ZMK_ZERO","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","HPTA_0","HPTA_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OTPMK_ZERO_0","OTPMK_ZERO_1","R","RW","W","mask","offset","PI_0","PI_1","R","RW","W","mask","offset","CLOSED_CONFIG","FAB_CONFIG","OPEN_CONFIG","R","RW","W","mask","offset","SSM_STATE_0","SSM_STATE_1","SSM_STATE_11","SSM_STATE_13","SSM_STATE_15","SSM_STATE_3","SSM_STATE_8","SSM_STATE_9","R","RW","W","mask","offset","ZMK_ZERO_0","ZMK_ZERO_1","LPSV_CFG","SV0_CFG","SV1_CFG","SV2_CFG","SV3_CFG","SV4_CFG","SV5_CFG","R","RW","W","mask","offset","LPSV_CFG_0","LPSV_CFG_1","LPSV_CFG_2","R","RW","W","mask","offset","SV0_CFG_0","SV0_CFG_1","R","RW","W","mask","offset","SV1_CFG_0","SV1_CFG_1","R","RW","W","mask","offset","SV2_CFG_0","SV2_CFG_1","R","RW","W","mask","offset","SV3_CFG_0","SV3_CFG_1","R","RW","W","mask","offset","SV4_CFG_0","SV4_CFG_1","R","RW","W","mask","offset","SV5_CFG_0","SV5_CFG_1","SV5_CFG_2","LP_SEC_VIO","SV0","SV1","SV2","SV3","SV4","SV5","SW_FSV","SW_LPSV","SW_SV","ZMK_ECC_FAIL","ZMK_SYNDROME","R","RW","W","mask","offset","R","RW","W","mask","offset","SV0_0","SV0_1","R","RW","W","mask","offset","SV1_0","SV1_1","R","RW","W","mask","offset","SV2_0","SV2_1","R","RW","W","mask","offset","SV3_0","SV3_1","R","RW","W","mask","offset","SV4_0","SV4_1","R","RW","W","mask","offset","SV5_0","SV5_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ZMK_ECC_FAIL_0","ZMK_ECC_FAIL_1","R","RW","W","mask","offset","HPTA_LS","R","RW","W","mask","offset","HPTA_MS","R","RW","W","mask","offset","IP_ID","MAJOR_REV","MINOR_REV","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CONFIG_OPT","ECO_REV","INTG_OPT","IP_ERA","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BTN_PRESS_TIME","DEBOUNCE","DP_EN","GPR_Z_DIS","LPCALB_EN","LPCALB_VAL","LPTA_EN","LPWUI_EN","MC_ENV","ON_TIME","PK_EN","PK_OVERRIDE","PWR_GLITCH_EN","SRTC_ENV","SRTC_INV_EN","TOP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DP_EN_0","DP_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","LPCALB_EN_0","LPCALB_EN_1","R","RW","W","mask","offset","LPCALB_VAL_0","LPCALB_VAL_1","LPCALB_VAL_15","LPCALB_VAL_16","LPCALB_VAL_17","LPCALB_VAL_2","LPCALB_VAL_30","LPCALB_VAL_31","R","RW","W","mask","offset","LPTA_EN_0","LPTA_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","MC_ENV_0","MC_ENV_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SRTC_ENV_0","SRTC_ENV_1","R","RW","W","mask","offset","SRTC_INV_EN_0","SRTC_INV_EN_1","R","RW","W","mask","offset","TOP_0","TOP_1","GPR","GPR","R","RW","W","mask","offset","R","RW","W","mask","offset","GPR","R","RW","W","mask","offset","GPR_HL","LPCALB_HL","LPSVCR_HL","LPTDCR_HL","MC_HL","MKS_HL","SRTC_HL","ZMK_RHL","ZMK_WHL","R","RW","W","mask","offset","GPR_HL_0","GPR_HL_1","R","RW","W","mask","offset","LPCALB_HL_0","LPCALB_HL_1","R","RW","W","mask","offset","LPSVCR_HL_0","LPSVCR_HL_1","R","RW","W","mask","offset","LPTDCR_HL_0","LPTDCR_HL_1","R","RW","W","mask","offset","MC_HL_0","MC_HL_1","R","RW","W","mask","offset","MKS_HL_0","MKS_HL_1","R","RW","W","mask","offset","SRTC_HL_0","SRTC_HL_1","R","RW","W","mask","offset","ZMK_RHL_0","ZMK_RHL_1","R","RW","W","mask","offset","ZMK_WHL_0","ZMK_WHL_1","MASTER_KEY_SEL","ZMK_ECC_EN","ZMK_ECC_VALUE","ZMK_HWP","ZMK_VAL","R","RW","W","mask","offset","MASTER_KEY_SEL_0","MASTER_KEY_SEL_2","MASTER_KEY_SEL_3","R","RW","W","mask","offset","ZMK_ECC_EN_0","ZMK_ECC_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ZMK_HWP_0","ZMK_HWP_1","R","RW","W","mask","offset","ZMK_VAL_0","ZMK_VAL_1","PGD","R","RW","W","mask","offset","MON_COUNTER","R","RW","W","mask","offset","MC_ERA_BITS","MON_COUNTER","R","RW","W","mask","offset","R","RW","W","mask","offset","EO","ESVD","ET1D","LPNS","LPS","LPTA","MCR","PGD","SED","SPO","SRTCR","R","RW","W","mask","offset","EO_0","EO_1","R","RW","W","mask","offset","ESVD_0","ESVD_1","R","RW","W","mask","offset","ET1D_0","ET1D_1","R","RW","W","mask","offset","LPNS_0","LPNS_1","R","RW","W","mask","offset","LPS_0","LPS_1","R","RW","W","mask","offset","LPTA_0","LPTA_1","R","RW","W","mask","offset","MCR_0","MCR_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SED_0","SED_1","R","RW","W","mask","offset","SPO_0","SPO_1","R","RW","W","mask","offset","SRTCR_0","SRTCR_1","SRTC","R","RW","W","mask","offset","SRTC","R","RW","W","mask","offset","SV0_EN","SV1_EN","SV2_EN","SV3_EN","SV4_EN","SV5_EN","R","RW","W","mask","offset","SV0_EN_0","SV0_EN_1","R","RW","W","mask","offset","SV1_EN_0","SV1_EN_1","R","RW","W","mask","offset","SV2_EN_0","SV2_EN_1","R","RW","W","mask","offset","SV3_EN_0","SV3_EN_1","R","RW","W","mask","offset","SV4_EN_0","SV4_EN_1","R","RW","W","mask","offset","SV5_EN_0","SV5_EN_1","LPTA","R","RW","W","mask","offset","ET1P","ET1_EN","MCR_EN","OSCB","PFD_OBSERV","POR_OBSERV","SRTCR_EN","R","RW","W","mask","offset","ET1P_0","ET1P_1","R","RW","W","mask","offset","ET1_EN_0","ET1_EN_1","R","RW","W","mask","offset","MCR_EN_0","MCR_EN_1","R","RW","W","mask","offset","OSCB_0","OSCB_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SRTCR_EN_0","SRTCR_EN_1","ZMK","R","RW","W","mask","offset","Instance","RegisterBlock","SCR","SCR","SIC","SIC","SIE","SIE","SPDIF","SPDIF","SRCD","SRCD","SRCSH","SRCSH","SRCSL","SRCSL","SRFM","SRFM","SRL","SRL","SRPC","SRPC","SRQ","SRQ","SRR","SRR","SRU","SRU","STC","STC","STCSCH","STCSCH","STCSCL","STCSCL","STL","STL","STR","STR","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","DMA_RX_EN","DMA_TX_EN","LOW_POWER","RXAUTOSYNC","RXFIFOFULL_SEL","RXFIFO_CTRL","RXFIFO_OFF_ON","RXFIFO_RST","SOFT_RESET","TXAUTOSYNC","TXFIFOEMPTY_SEL","TXFIFO_CTRL","TXSEL","USRC_SEL","VALCTRL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RXAUTOSYNC_0","RXAUTOSYNC_1","R","RW","W","mask","offset","RXFIFOFULL_SEL_0","RXFIFOFULL_SEL_1","RXFIFOFULL_SEL_2","RXFIFOFULL_SEL_3","R","RW","W","mask","offset","RXFIFO_CTRL_0","RXFIFO_CTRL_1","R","RW","W","mask","offset","RXFIFO_OFF_ON_0","RXFIFO_OFF_ON_1","R","RW","W","mask","offset","RXFIFO_RST_0","RXFIFO_RST_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TXAUTOSYNC_0","TXAUTOSYNC_1","R","RW","W","mask","offset","TXFIFOEMPTY_SEL_0","TXFIFOEMPTY_SEL_1","TXFIFOEMPTY_SEL_2","TXFIFOEMPTY_SEL_3","R","RW","W","mask","offset","TXFIFO_CTRL_0","TXFIFO_CTRL_1","TXFIFO_CTRL_2","R","RW","W","mask","offset","TXSEL_0","TXSEL_1","TXSEL_5","R","RW","W","mask","offset","USRC_SEL_0","USRC_SEL_1","USRC_SEL_3","R","RW","W","mask","offset","VALCTRL_0","VALCTRL_1","BITERR","CNEW","LOCK","LOCKLOSS","QRXOV","RXFIFORESYN","RXFIFOUNOV","SYMERR","TXRESYN","TXUNOV","UQERR","UQSYNC","URXOV","VALNOGOOD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BITERR","CNEW","LOCK","LOCKLOSS","QRXFUL","QRXOV","RXFIFOFUL","RXFIFORESYN","RXFIFOUNOV","SYMERR","TXEM","TXRESYN","TXUNOV","UQERR","UQSYNC","URXFUL","URXOV","VALNOGOOD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","USYNCMODE","R","RW","W","mask","offset","USYNCMODE_0","USYNCMODE_1","RXCCHANNEL_H","R","RW","W","mask","offset","RXCCHANNEL_L","R","RW","W","mask","offset","FREQMEAS","R","RW","W","mask","offset","RXDATALEFT","R","RW","W","mask","offset","CLKSRC_SEL","GAINSEL","LOCK","R","RW","W","mask","offset","CLKSRC_SEL_0","CLKSRC_SEL_1","CLKSRC_SEL_3","CLKSRC_SEL_5","CLKSRC_SEL_6","CLKSRC_SEL_8","R","RW","W","mask","offset","GAINSEL_0","GAINSEL_1","GAINSEL_2","GAINSEL_3","GAINSEL_4","GAINSEL_5","GAINSEL_6","R","RW","W","mask","offset","RXQCHANNEL","R","RW","W","mask","offset","RXDATARIGHT","R","RW","W","mask","offset","RXUCHANNEL","R","RW","W","mask","offset","SYSCLK_DF","TXCLK_DF","TXCLK_SOURCE","TX_ALL_CLK_EN","R","RW","W","mask","offset","SYSCLK_DF_0","SYSCLK_DF_1","SYSCLK_DF_511","R","RW","W","mask","offset","TXCLK_DF_0","TXCLK_DF_1","TXCLK_DF_127","R","RW","W","mask","offset","TXCLK_SOURCE_0","TXCLK_SOURCE_1","TXCLK_SOURCE_2","TXCLK_SOURCE_3","TXCLK_SOURCE_4","TXCLK_SOURCE_5","TXCLK_SOURCE_6","R","RW","W","mask","offset","TX_ALL_CLK_EN_0","TX_ALL_CLK_EN_1","TXCCHANNELCONS_H","R","RW","W","mask","offset","TXCCHANNELCONS_L","R","RW","W","mask","offset","TXDATALEFT","R","RW","W","mask","offset","TXDATARIGHT","R","RW","W","mask","offset","GPR1","GPR1","GPR10","GPR2","GPR2","GPR3","GPR4","GPR5","GPR6","GPR7","GPR8","GPR9","Instance","RegisterBlock","SBMR1","SBMR1","SBMR2","SBMR2","SCR","SCR","SRC","SRC","SRSR","SRSR","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","PERSISTENT_ENTRY0","R","RW","W","mask","offset","PERSISTENT_ARG0","R","RW","W","mask","offset","BOOT_CFG1","BOOT_CFG2","BOOT_CFG3","BOOT_CFG4","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BMOD","BT_FUSE_SEL","DIR_BT_DIS","SEC_CONFIG","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CORE0_DBG_RST","CORE0_RST","DBG_RST_MSK_PG","MASK_WDOG3_RST","MASK_WDOG_RST","R","RW","W","mask","offset","CORE0_DBG_RST_0","CORE0_DBG_RST_1","R","RW","W","mask","offset","CORE0_RST_0","CORE0_RST_1","R","RW","W","mask","offset","DBG_RST_MSK_PG_0","DBG_RST_MSK_PG_1","R","RW","W","mask","offset","MASK_WDOG3_RST_10","MASK_WDOG3_RST_5","R","RW","W","mask","offset","MASK_WDOG_RST_10","MASK_WDOG_RST_5","CSU_RESET_B","IPP_RESET_B","IPP_USER_RESET_B","JTAG_RST_B","JTAG_SW_RST","LOCKUP_SYSRESETREQ","TEMPSENSE_RST_B","WDOG3_RST_B","WDOG_RST_B","R","RW","W","mask","offset","CSU_RESET_B_0","CSU_RESET_B_1","R","RW","W","mask","offset","IPP_RESET_B_0","IPP_RESET_B_1","R","RW","W","mask","offset","IPP_USER_RESET_B_0","IPP_USER_RESET_B_1","R","RW","W","mask","offset","JTAG_RST_B_0","JTAG_RST_B_1","R","RW","W","mask","offset","JTAG_SW_RST_0","JTAG_SW_RST_1","R","RW","W","mask","offset","LOCKUP_0","LOCKUP_1","R","RW","W","mask","offset","TEMPSENSE_RST_B_0","TEMPSENSE_RST_B_1","R","RW","W","mask","offset","WDOG3_RST_B_0","WDOG3_RST_B_1","R","RW","W","mask","offset","WDOG_RST_B_0","WDOG_RST_B_1","Instance","RegisterBlock","TEMPMON","TEMPMON","TEMPSENSE0","TEMPSENSE0","TEMPSENSE0_CLR","TEMPSENSE0_CLR","TEMPSENSE0_SET","TEMPSENSE0_SET","TEMPSENSE0_TOG","TEMPSENSE0_TOG","TEMPSENSE1","TEMPSENSE1","TEMPSENSE1_CLR","TEMPSENSE1_CLR","TEMPSENSE1_SET","TEMPSENSE1_SET","TEMPSENSE1_TOG","TEMPSENSE1_TOG","TEMPSENSE2","TEMPSENSE2","TEMPSENSE2_CLR","TEMPSENSE2_CLR","TEMPSENSE2_SET","TEMPSENSE2_SET","TEMPSENSE2_TOG","TEMPSENSE2_TOG","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ALARM_VALUE","FINISHED","MEASURE_TEMP","POWER_DOWN","TEMP_CNT","R","RW","W","mask","offset","R","RW","W","mask","offset","INVALID","VALID","R","RW","W","mask","offset","START","STOP","R","RW","W","mask","offset","POWER_DOWN","POWER_UP","R","RW","W","mask","offset","ALARM_VALUE","FINISHED","MEASURE_TEMP","POWER_DOWN","TEMP_CNT","R","RW","W","mask","offset","R","RW","W","mask","offset","INVALID","VALID","R","RW","W","mask","offset","START","STOP","R","RW","W","mask","offset","POWER_DOWN","POWER_UP","R","RW","W","mask","offset","ALARM_VALUE","FINISHED","MEASURE_TEMP","POWER_DOWN","TEMP_CNT","R","RW","W","mask","offset","R","RW","W","mask","offset","INVALID","VALID","R","RW","W","mask","offset","START","STOP","R","RW","W","mask","offset","POWER_DOWN","POWER_UP","R","RW","W","mask","offset","ALARM_VALUE","FINISHED","MEASURE_TEMP","POWER_DOWN","TEMP_CNT","R","RW","W","mask","offset","R","RW","W","mask","offset","INVALID","VALID","R","RW","W","mask","offset","START","STOP","R","RW","W","mask","offset","POWER_DOWN","POWER_UP","R","RW","W","mask","offset","MEASURE_FREQ","R","RW","W","mask","offset","MEASURE_FREQ","R","RW","W","mask","offset","MEASURE_FREQ","R","RW","W","mask","offset","MEASURE_FREQ","R","RW","W","mask","offset","LOW_ALARM_VALUE","PANIC_ALARM_VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","LOW_ALARM_VALUE","PANIC_ALARM_VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","LOW_ALARM_VALUE","PANIC_ALARM_VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","LOW_ALARM_VALUE","PANIC_ALARM_VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","CAPT0","CAPT0","CAPT1","CAPT1","CAPT2","CAPT2","CAPT3","CAPT3","CMPLD10","CMPLD10","CMPLD11","CMPLD11","CMPLD12","CMPLD12","CMPLD13","CMPLD13","CMPLD20","CMPLD20","CMPLD21","CMPLD21","CMPLD22","CMPLD22","CMPLD23","CMPLD23","CNTR0","CNTR0","CNTR1","CNTR1","CNTR2","CNTR2","CNTR3","CNTR3","COMP10","COMP10","COMP11","COMP11","COMP12","COMP12","COMP13","COMP13","COMP20","COMP20","COMP21","COMP21","COMP22","COMP22","COMP23","COMP23","CSCTRL0","CSCTRL0","CSCTRL1","CSCTRL1","CSCTRL2","CSCTRL2","CSCTRL3","CSCTRL3","CTRL0","CTRL0","CTRL1","CTRL1","CTRL2","CTRL2","CTRL3","CTRL3","DMA0","DMA0","DMA1","DMA1","DMA2","DMA2","DMA3","DMA3","ENBL","ENBL","FILT0","FILT0","FILT1","FILT1","FILT2","FILT2","FILT3","FILT3","HOLD0","HOLD0","HOLD1","HOLD1","HOLD2","HOLD2","HOLD3","HOLD3","Instance","LOAD0","LOAD0","LOAD1","LOAD1","LOAD2","LOAD2","LOAD3","LOAD3","RegisterBlock","SCTRL0","SCTRL0","SCTRL1","SCTRL1","SCTRL2","SCTRL2","SCTRL3","SCTRL3","TMR1","TMR1","TMR2","TMR2","TMR3","TMR3","TMR4","TMR4","borrow","borrow_mut","from","instance","instance","instance","instance","into","number","try_from","try_into","type_id","CAPTURE","R","RW","W","mask","offset","CAPTURE","R","RW","W","mask","offset","CAPTURE","R","RW","W","mask","offset","CAPTURE","R","RW","W","mask","offset","COMPARATOR_LOAD_1","R","RW","W","mask","offset","COMPARATOR_LOAD_1","R","RW","W","mask","offset","COMPARATOR_LOAD_1","R","RW","W","mask","offset","COMPARATOR_LOAD_1","R","RW","W","mask","offset","COMPARATOR_LOAD_2","R","RW","W","mask","offset","COMPARATOR_LOAD_2","R","RW","W","mask","offset","COMPARATOR_LOAD_2","R","RW","W","mask","offset","COMPARATOR_LOAD_2","R","RW","W","mask","offset","COUNTER","R","RW","W","mask","offset","COUNTER","R","RW","W","mask","offset","COUNTER","R","RW","W","mask","offset","COUNTER","R","RW","W","mask","offset","COMPARISON_1","R","RW","W","mask","offset","COMPARISON_1","R","RW","W","mask","offset","COMPARISON_1","R","RW","W","mask","offset","COMPARISON_1","R","RW","W","mask","offset","COMPARISON_2","R","RW","W","mask","offset","COMPARISON_2","R","RW","W","mask","offset","COMPARISON_2","R","RW","W","mask","offset","COMPARISON_2","R","RW","W","mask","offset","ALT_LOAD","CL1","CL2","DBG_EN","FAULT","ROC","TCF1","TCF1EN","TCF2","TCF2EN","TCI","UP","R","RW","W","mask","offset","ALT_LOAD_0","ALT_LOAD_1","R","RW","W","mask","offset","CL1_0","CL1_1","CL1_2","R","RW","W","mask","offset","CL2_0","CL2_1","CL2_2","R","RW","W","mask","offset","DBG_EN_0","DBG_EN_1","DBG_EN_2","DBG_EN_3","R","RW","W","mask","offset","FAULT_0","FAULT_1","R","RW","W","mask","offset","ROC_0","ROC_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TCI_0","TCI_1","R","RW","W","mask","offset","UP_0","UP_1","ALT_LOAD","CL1","CL2","DBG_EN","FAULT","ROC","TCF1","TCF1EN","TCF2","TCF2EN","TCI","UP","R","RW","W","mask","offset","ALT_LOAD_0","ALT_LOAD_1","R","RW","W","mask","offset","CL1_0","CL1_1","CL1_2","R","RW","W","mask","offset","CL2_0","CL2_1","CL2_2","R","RW","W","mask","offset","DBG_EN_0","DBG_EN_1","DBG_EN_2","DBG_EN_3","R","RW","W","mask","offset","FAULT_0","FAULT_1","R","RW","W","mask","offset","ROC_0","ROC_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TCI_0","TCI_1","R","RW","W","mask","offset","UP_0","UP_1","ALT_LOAD","CL1","CL2","DBG_EN","FAULT","ROC","TCF1","TCF1EN","TCF2","TCF2EN","TCI","UP","R","RW","W","mask","offset","ALT_LOAD_0","ALT_LOAD_1","R","RW","W","mask","offset","CL1_0","CL1_1","CL1_2","R","RW","W","mask","offset","CL2_0","CL2_1","CL2_2","R","RW","W","mask","offset","DBG_EN_0","DBG_EN_1","DBG_EN_2","DBG_EN_3","R","RW","W","mask","offset","FAULT_0","FAULT_1","R","RW","W","mask","offset","ROC_0","ROC_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TCI_0","TCI_1","R","RW","W","mask","offset","UP_0","UP_1","ALT_LOAD","CL1","CL2","DBG_EN","FAULT","ROC","TCF1","TCF1EN","TCF2","TCF2EN","TCI","UP","R","RW","W","mask","offset","ALT_LOAD_0","ALT_LOAD_1","R","RW","W","mask","offset","CL1_0","CL1_1","CL1_2","R","RW","W","mask","offset","CL2_0","CL2_1","CL2_2","R","RW","W","mask","offset","DBG_EN_0","DBG_EN_1","DBG_EN_2","DBG_EN_3","R","RW","W","mask","offset","FAULT_0","FAULT_1","R","RW","W","mask","offset","ROC_0","ROC_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TCI_0","TCI_1","R","RW","W","mask","offset","UP_0","UP_1","CM","COINIT","DIR","LENGTH","ONCE","OUTMODE","PCS","SCS","R","RW","W","mask","offset","CM_0","CM_1","CM_2","CM_3","CM_4","CM_5","CM_6","CM_7","R","RW","W","mask","offset","COINIT_0","COINIT_1","R","RW","W","mask","offset","DIR_0","DIR_1","R","RW","W","mask","offset","LENGTH_0","LENGTH_1","R","RW","W","mask","offset","ONCE_0","ONCE_1","R","RW","W","mask","offset","OUTMODE_0","OUTMODE_1","OUTMODE_2","OUTMODE_3","OUTMODE_4","OUTMODE_5","OUTMODE_6","OUTMODE_7","R","RW","W","mask","offset","PCS_0","PCS_1","PCS_10","PCS_11","PCS_12","PCS_13","PCS_14","PCS_15","PCS_2","PCS_3","PCS_4","PCS_5","PCS_6","PCS_7","PCS_8","PCS_9","R","RW","W","mask","offset","SCS_0","SCS_1","SCS_2","SCS_3","CM","COINIT","DIR","LENGTH","ONCE","OUTMODE","PCS","SCS","R","RW","W","mask","offset","CM_0","CM_1","CM_2","CM_3","CM_4","CM_5","CM_6","CM_7","R","RW","W","mask","offset","COINIT_0","COINIT_1","R","RW","W","mask","offset","DIR_0","DIR_1","R","RW","W","mask","offset","LENGTH_0","LENGTH_1","R","RW","W","mask","offset","ONCE_0","ONCE_1","R","RW","W","mask","offset","OUTMODE_0","OUTMODE_1","OUTMODE_2","OUTMODE_3","OUTMODE_4","OUTMODE_5","OUTMODE_6","OUTMODE_7","R","RW","W","mask","offset","PCS_0","PCS_1","PCS_10","PCS_11","PCS_12","PCS_13","PCS_14","PCS_15","PCS_2","PCS_3","PCS_4","PCS_5","PCS_6","PCS_7","PCS_8","PCS_9","R","RW","W","mask","offset","SCS_0","SCS_1","SCS_2","SCS_3","CM","COINIT","DIR","LENGTH","ONCE","OUTMODE","PCS","SCS","R","RW","W","mask","offset","CM_0","CM_1","CM_2","CM_3","CM_4","CM_5","CM_6","CM_7","R","RW","W","mask","offset","COINIT_0","COINIT_1","R","RW","W","mask","offset","DIR_0","DIR_1","R","RW","W","mask","offset","LENGTH_0","LENGTH_1","R","RW","W","mask","offset","ONCE_0","ONCE_1","R","RW","W","mask","offset","OUTMODE_0","OUTMODE_1","OUTMODE_2","OUTMODE_3","OUTMODE_4","OUTMODE_5","OUTMODE_6","OUTMODE_7","R","RW","W","mask","offset","PCS_0","PCS_1","PCS_10","PCS_11","PCS_12","PCS_13","PCS_14","PCS_15","PCS_2","PCS_3","PCS_4","PCS_5","PCS_6","PCS_7","PCS_8","PCS_9","R","RW","W","mask","offset","SCS_0","SCS_1","SCS_2","SCS_3","CM","COINIT","DIR","LENGTH","ONCE","OUTMODE","PCS","SCS","R","RW","W","mask","offset","CM_0","CM_1","CM_2","CM_3","CM_4","CM_5","CM_6","CM_7","R","RW","W","mask","offset","COINIT_0","COINIT_1","R","RW","W","mask","offset","DIR_0","DIR_1","R","RW","W","mask","offset","LENGTH_0","LENGTH_1","R","RW","W","mask","offset","ONCE_0","ONCE_1","R","RW","W","mask","offset","OUTMODE_0","OUTMODE_1","OUTMODE_2","OUTMODE_3","OUTMODE_4","OUTMODE_5","OUTMODE_6","OUTMODE_7","R","RW","W","mask","offset","PCS_0","PCS_1","PCS_10","PCS_11","PCS_12","PCS_13","PCS_14","PCS_15","PCS_2","PCS_3","PCS_4","PCS_5","PCS_6","PCS_7","PCS_8","PCS_9","R","RW","W","mask","offset","SCS_0","SCS_1","SCS_2","SCS_3","CMPLD1DE","CMPLD2DE","IEFDE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CMPLD1DE","CMPLD2DE","IEFDE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CMPLD1DE","CMPLD2DE","IEFDE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CMPLD1DE","CMPLD2DE","IEFDE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENBL","R","RW","W","mask","offset","ENBL_0","ENBL_1","FILT_CNT","FILT_PER","R","RW","W","mask","offset","R","RW","W","mask","offset","FILT_CNT","FILT_PER","R","RW","W","mask","offset","R","RW","W","mask","offset","FILT_CNT","FILT_PER","R","RW","W","mask","offset","R","RW","W","mask","offset","FILT_CNT","FILT_PER","R","RW","W","mask","offset","R","RW","W","mask","offset","HOLD","R","RW","W","mask","offset","HOLD","R","RW","W","mask","offset","HOLD","R","RW","W","mask","offset","HOLD","R","RW","W","mask","offset","LOAD","R","RW","W","mask","offset","LOAD","R","RW","W","mask","offset","LOAD","R","RW","W","mask","offset","LOAD","R","RW","W","mask","offset","CAPTURE_MODE","EEOF","FORCE","IEF","IEFIE","INPUT","IPS","MSTR","OEN","OPS","TCF","TCFIE","TOF","TOFIE","VAL","R","RW","W","mask","offset","CAPTURE_MODE_0","CAPTURE_MODE_1","CAPTURE_MODE_2","CAPTURE_MODE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OEN_0","OEN_1","R","RW","W","mask","offset","OPS_0","OPS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CAPTURE_MODE","EEOF","FORCE","IEF","IEFIE","INPUT","IPS","MSTR","OEN","OPS","TCF","TCFIE","TOF","TOFIE","VAL","R","RW","W","mask","offset","CAPTURE_MODE_0","CAPTURE_MODE_1","CAPTURE_MODE_2","CAPTURE_MODE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OEN_0","OEN_1","R","RW","W","mask","offset","OPS_0","OPS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CAPTURE_MODE","EEOF","FORCE","IEF","IEFIE","INPUT","IPS","MSTR","OEN","OPS","TCF","TCFIE","TOF","TOFIE","VAL","R","RW","W","mask","offset","CAPTURE_MODE_0","CAPTURE_MODE_1","CAPTURE_MODE_2","CAPTURE_MODE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OEN_0","OEN_1","R","RW","W","mask","offset","OPS_0","OPS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CAPTURE_MODE","EEOF","FORCE","IEF","IEFIE","INPUT","IPS","MSTR","OEN","OPS","TCF","TCFIE","TOF","TOFIE","VAL","R","RW","W","mask","offset","CAPTURE_MODE_0","CAPTURE_MODE_1","CAPTURE_MODE_2","CAPTURE_MODE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OEN_0","OEN_1","R","RW","W","mask","offset","OPS_0","OPS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENT","ENT","FRQMAX","FRQMAX","FRQMIN","FRQMIN","INT_CTRL","INT_CTRL","INT_MASK","INT_MASK","INT_STATUS","INT_STATUS","Instance","MCTL","MCTL","PKRCNT10","PKRCNT10","PKRCNT32","PKRCNT32","PKRCNT54","PKRCNT54","PKRCNT76","PKRCNT76","PKRCNT98","PKRCNT98","PKRCNTBA","PKRCNTBA","PKRCNTDC","PKRCNTDC","PKRCNTFE","PKRCNTFE","PKRMAX","PKRMAX","PKRRNG","PKRRNG","RegisterBlock","SBLIM","SBLIM","SCMISC","SCMISC","SCML","SCML","SCR1L","SCR1L","SCR2L","SCR2L","SCR3L","SCR3L","SCR4L","SCR4L","SCR5L","SCR5L","SCR6PL","SCR6PL","SDCTL","SDCTL","SEC_CFG","SEC_CFG","STATUS","STATUS","TRNG","TRNG","VID1","VID1","VID2","VID2","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","ENT","R","RW","W","mask","offset","FRQ_MAX","R","RW","W","mask","offset","FRQ_MIN","R","RW","W","mask","offset","ENT_VAL","FRQ_CT_FAIL","HW_ERR","R","RW","W","mask","offset","ENT_VAL_0","ENT_VAL_1","R","RW","W","mask","offset","FRQ_CT_FAIL_0","FRQ_CT_FAIL_1","R","RW","W","mask","offset","HW_ERR_0","HW_ERR_1","ENT_VAL","FRQ_CT_FAIL","HW_ERR","R","RW","W","mask","offset","ENT_VAL_0","ENT_VAL_1","R","RW","W","mask","offset","FRQ_CT_FAIL_0","FRQ_CT_FAIL_1","R","RW","W","mask","offset","HW_ERR_0","HW_ERR_1","ENT_VAL","FRQ_CT_FAIL","HW_ERR","R","RW","W","mask","offset","ENT_VAL_0","ENT_VAL_1","R","RW","W","mask","offset","FRQ_CT_FAIL_0","FRQ_CT_FAIL_1","R","RW","W","mask","offset","HW_ERR_0","HW_ERR_1","ENT_VAL","ERR","FCT_FAIL","FCT_VAL","FOR_SCLK","LRUN_CONT","OSC_DIV","PRGM","RST_DEF","SAMP_MODE","TSTOP_OK","TST_OUT","UNUSED4","UNUSED5","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OSC_DIV_0","OSC_DIV_1","OSC_DIV_2","OSC_DIV_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SAMP_MODE_0","SAMP_MODE_1","SAMP_MODE_2","SAMP_MODE_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_0_CT","PKR_1_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_2_CT","PKR_3_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_4_CT","PKR_5_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_6_CT","PKR_7_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_8_CT","PKR_9_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_A_CT","PKR_B_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_C_CT","PKR_D_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_E_CT","PKR_F_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","PKR_MAX","R","RW","W","mask","offset","PKR_RNG","R","RW","W","mask","offset","SB_LIM","R","RW","W","mask","offset","LRUN_MAX","RTY_CT","R","RW","W","mask","offset","R","RW","W","mask","offset","MONO_MAX","MONO_RNG","R","RW","W","mask","offset","R","RW","W","mask","offset","RUN1_MAX","RUN1_RNG","R","RW","W","mask","offset","R","RW","W","mask","offset","RUN2_MAX","RUN2_RNG","R","RW","W","mask","offset","R","RW","W","mask","offset","RUN3_MAX","RUN3_RNG","R","RW","W","mask","offset","R","RW","W","mask","offset","RUN4_MAX","RUN4_RNG","R","RW","W","mask","offset","R","RW","W","mask","offset","RUN5_MAX","RUN5_RNG","R","RW","W","mask","offset","R","RW","W","mask","offset","RUN6P_MAX","RUN6P_RNG","R","RW","W","mask","offset","R","RW","W","mask","offset","ENT_DLY","SAMP_SIZE","R","RW","W","mask","offset","R","RW","W","mask","offset","NO_PRGM","UNUSED0","UNUSED2","R","RW","W","mask","offset","NO_PRGM_0","NO_PRGM_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RETRY_CT","TF1BR0","TF1BR1","TF2BR0","TF2BR1","TF3BR0","TF3BR1","TF4BR0","TF4BR1","TF5BR0","TF5BR1","TF6PBR0","TF6PBR1","TFLR","TFMB","TFP","TFSB","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","IP_ID","MAJ_REV","MIN_REV","R","RW","W","mask","offset","IP_ID_48","R","RW","W","mask","offset","MAJ_REV_1","R","RW","W","mask","offset","MIN_REV_0","CONFIG_OPT","ECO_REV","ERA","INTG_OPT","R","RW","W","mask","offset","CONFIG_OPT_0","R","RW","W","mask","offset","ECO_REV_0","R","RW","W","mask","offset","ERA_0","R","RW","W","mask","offset","INTG_OPT_0","BASIC_SETTING","BASIC_SETTING","DEBUG_MODE","DEBUG_MODE","DEBUG_MODE2","DEBUG_MODE2","FLOW_CONTROL","FLOW_CONTROL","INT_EN","INT_EN","INT_SIG_EN","INT_SIG_EN","INT_STATUS","INT_STATUS","Instance","MEASEURE_VALUE","MEASEURE_VALUE","PRE_CHARGE_TIME","PRE_CHARGE_TIME","RegisterBlock","TSC","TSC","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","AUTO_MEASURE","MEASURE_DELAY_TIME","_4_5_WIRE","R","RW","W","mask","offset","AUTO_MEASURE_0","AUTO_MEASURE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","_4_5_WIRE_0","_4_5_WIRE_1","ADC_COCO","ADC_COCO_CLEAR","ADC_COCO_CLEAR_DISABLE","ADC_CONV_VALUE","DEBUG_EN","EXT_HWTS","TRIGGER","DETECT_ENABLE_FIVE_WIRE","DETECT_ENABLE_FOUR_WIRE","DETECT_FIVE_WIRE","DETECT_FOUR_WIRE","DE_GLITCH","INTERMEDIATE","STATE_MACHINE","WIPER_200K_PULL_UP","WIPER_PULL_DOWN","WIPER_PULL_UP","XNUR_200K_PULL_UP","XNUR_PULL_DOWN","XNUR_PULL_UP","XPUL_200K_PULL_UP","XPUL_PULL_DOWN","XPUL_PULL_UP","YNLR_200K_PULL_UP","YNLR_PULL_DOWN","YNLR_PULL_UP","YPLL_200K_PULL_UP","YPLL_PULL_DOWN","YPLL_PULL_UP","R","RW","W","mask","offset","DETECT_ENABLE_FIVE_WIRE_0","DETECT_ENABLE_FIVE_WIRE_1","R","RW","W","mask","offset","DETECT_ENABLE_FOUR_WIRE_0","DETECT_ENABLE_FOUR_WIRE_1","R","RW","W","mask","offset","DETECT_FIVE_WIRE_0","DETECT_FIVE_WIRE_1","R","RW","W","mask","offset","DETECT_FOUR_WIRE_0","DETECT_FOUR_WIRE_1","R","RW","W","mask","offset","DE_GLITCH_0","DE_GLITCH_1","DE_GLITCH_2","DE_GLITCH_3","R","RW","W","mask","offset","INTERMEDIATE_0","INTERMEDIATE_1","R","RW","W","mask","offset","STATE_MACHINE_0","STATE_MACHINE_1","STATE_MACHINE_2","STATE_MACHINE_3","STATE_MACHINE_4","STATE_MACHINE_5","STATE_MACHINE_6","R","RW","W","mask","offset","WIPER_200K_PULL_UP_0","WIPER_200K_PULL_UP_1","R","RW","W","mask","offset","WIPER_PULL_DOWN_0","WIPER_PULL_DOWN_1","R","RW","W","mask","offset","WIPER_PULL_UP_0","WIPER_PULL_UP_1","R","RW","W","mask","offset","XNUR_200K_PULL_UP_0","XNUR_200K_PULL_UP_1","R","RW","W","mask","offset","XNUR_PULL_DOWN_0","XNUR_PULL_DOWN_1","R","RW","W","mask","offset","XNUR_PULL_UP_0","XNUR_PULL_UP_1","R","RW","W","mask","offset","XPUL_200K_PULL_UP_0","XPUL_200K_PULL_UP_1","R","RW","W","mask","offset","XPUL_PULL_DOWN_0","XPUL_PULL_DOWN_1","R","RW","W","mask","offset","XPUL_PULL_UP_0","XPUL_PULL_UP_1","R","RW","W","mask","offset","YNLR_200K_PULL_UP_0","YNLR_200K_PULL_UP_1","R","RW","W","mask","offset","YNLR_PULL_DOWN_0","YNLR_PULL_DOWN_1","R","RW","W","mask","offset","YNLR_PULL_UP_0","YNLR_PULL_UP_1","R","RW","W","mask","offset","YPLL_200K_PULL_UP_0","YPLL_200K_PULL_UP_1","R","RW","W","mask","offset","YPLL_PULL_DOWN_0","YPLL_PULL_DOWN_1","R","RW","W","mask","offset","YPLL_PULL_UP_0","YPLL_PULL_UP_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ADC_COCO_CLEAR_0","ADC_COCO_CLEAR_1","R","RW","W","mask","offset","ADC_COCO_CLEAR_DISABLE_0","ADC_COCO_CLEAR_DISABLE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","DEBUG_EN_0","DEBUG_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","TRIGGER_0","TRIGGER_1","DISABLE","DROP_MEASURE","START_MEASURE","START_SENSE","SW_RST","R","RW","W","mask","offset","DISABLE_0","DISABLE_1","R","RW","W","mask","offset","DROP_MEASURE_0","DROP_MEASURE_1","R","RW","W","mask","offset","START_MEASURE_0","START_MEASURE_1","R","RW","W","mask","offset","START_SENSE_0","START_SENSE_1","R","RW","W","mask","offset","DETECT_INT_EN","IDLE_SW_INT_EN","MEASURE_INT_EN","R","RW","W","mask","offset","DETECT_INT_EN_0","DETECT_INT_EN_1","R","RW","W","mask","offset","IDLE_SW_INT_EN_0","IDLE_SW_INT_EN_1","R","RW","W","mask","offset","MEASURE_INT_EN_0","MEASURE_INT_EN_1","DETECT_SIG_EN","IDLE_SW_SIG_EN","MEASURE_SIG_EN","VALID_SIG_EN","R","RW","W","mask","offset","DETECT_SIG_EN_0","DETECT_SIG_EN_1","R","RW","W","mask","offset","IDLE_SW_SIG_EN_0","IDLE_SW_SIG_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","VALID_SIG_EN_0","VALID_SIG_EN_1","DETECT","IDLE_SW","MEASURE","VALID","R","RW","W","mask","offset","DETECT_0","DETECT_1","R","RW","W","mask","offset","IDLE_SW_0","IDLE_SW_1","R","RW","W","mask","offset","MEASURE_0","MEASURE_1","R","RW","W","mask","offset","VALID_0","VALID_1","X_VALUE","Y_VALUE","R","RW","W","mask","offset","R","RW","W","mask","offset","PRE_CHARGE_TIME","R","RW","W","mask","offset","ASYNCLISTADDR","ASYNCLISTADDR","BURSTSIZE","BURSTSIZE","CAPLENGTH","CAPLENGTH","CONFIGFLAG","CONFIGFLAG","DCCPARAMS","DCCPARAMS","DCIVERSION","DCIVERSION","DEVICEADDR","DEVICEADDR","ENDPTCOMPLETE","ENDPTCOMPLETE","ENDPTCTRL","ENDPTCTRL","ENDPTCTRL0","ENDPTCTRL0","ENDPTFLUSH","ENDPTFLUSH","ENDPTNAK","ENDPTNAK","ENDPTNAKEN","ENDPTNAKEN","ENDPTPRIME","ENDPTPRIME","ENDPTSETUPSTAT","ENDPTSETUPSTAT","ENDPTSTAT","ENDPTSTAT","FRINDEX","FRINDEX","GPTIMER0CTRL","GPTIMER0CTRL","GPTIMER0LD","GPTIMER0LD","GPTIMER1CTRL","GPTIMER1CTRL","GPTIMER1LD","GPTIMER1LD","HCCPARAMS","HCCPARAMS","HCIVERSION","HCIVERSION","HCSPARAMS","HCSPARAMS","HWDEVICE","HWDEVICE","HWGENERAL","HWGENERAL","HWHOST","HWHOST","HWRXBUF","HWRXBUF","HWTXBUF","HWTXBUF","ID","ID","Instance","OTGSC","OTGSC","PORTSC1","PORTSC1","RegisterBlock","SBUSCFG","SBUSCFG","TXFILLTUNING","TXFILLTUNING","USB1","USB1","USB2","USB2","USBCMD","USBCMD","USBINTR","USBINTR","USBMODE","USBMODE","USBSTS","USBSTS","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","ASYBASE","R","RW","W","mask","offset","RXPBURST","TXPBURST","R","RW","W","mask","offset","R","RW","W","mask","offset","CAPLENGTH","R","RW","W","mask","offset","CF","R","RW","W","mask","offset","CF_0","CF_1","DC","DEN","HC","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DCIVERSION","R","RW","W","mask","offset","USBADR","USBADRA","R","RW","W","mask","offset","R","RW","W","mask","offset","ERCE","ETCE","R","RW","W","mask","offset","R","RW","W","mask","offset","RXD","RXE","RXI","RXR","RXS","RXT","TXD","TXE","TXI","TXR","TXS","TXT","RXE","RXS","RXT","TXE","TXS","TXT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","FERB","FETB","R","RW","W","mask","offset","R","RW","W","mask","offset","EPRN","EPTN","R","RW","W","mask","offset","R","RW","W","mask","offset","EPRNE","EPTNE","R","RW","W","mask","offset","R","RW","W","mask","offset","PERB","PETB","R","RW","W","mask","offset","R","RW","W","mask","offset","ENDPTSETUPSTAT","R","RW","W","mask","offset","ERBR","ETBR","R","RW","W","mask","offset","R","RW","W","mask","offset","FRINDEX","R","RW","W","mask","offset","FRINDEX_0","FRINDEX_1","FRINDEX_2","FRINDEX_3","FRINDEX_4","FRINDEX_5","FRINDEX_6","FRINDEX_7","GPTCNT","GPTMODE","GPTRST","GPTRUN","R","RW","W","mask","offset","R","RW","W","mask","offset","GPTMODE_0","GPTMODE_1","R","RW","W","mask","offset","GPTRST_0","GPTRST_1","R","RW","W","mask","offset","GPTRUN_0","GPTRUN_1","GPTLD","R","RW","W","mask","offset","GPTCNT","GPTMODE","GPTRST","GPTRUN","R","RW","W","mask","offset","R","RW","W","mask","offset","GPTMODE_0","GPTMODE_1","R","RW","W","mask","offset","GPTRST_0","GPTRST_1","R","RW","W","mask","offset","GPTRUN_0","GPTRUN_1","GPTLD","R","RW","W","mask","offset","ADC","ASP","EECP","IST","PFL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","HCIVERSION","R","RW","W","mask","offset","N_CC","N_PCC","N_PORTS","N_PTT","N_TT","PI","PPC","R","RW","W","mask","offset","N_CC_0","N_CC_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DC","DEVEP","R","RW","W","mask","offset","DC_0","DC_1","R","RW","W","mask","offset","PHYM","PHYW","SM","R","RW","W","mask","offset","PHYM_0","PHYM_1","PHYM_2","PHYM_3","PHYM_4","PHYM_5","PHYM_6","PHYM_7","R","RW","W","mask","offset","PHYW_0","PHYW_1","PHYW_2","PHYW_3","R","RW","W","mask","offset","SM_0","SM_1","SM_2","SM_3","HC","NPORT","R","RW","W","mask","offset","HC_0","HC_1","R","RW","W","mask","offset","RXADD","RXBURST","R","RW","W","mask","offset","R","RW","W","mask","offset","TXBURST","TXCHANADD","R","RW","W","mask","offset","R","RW","W","mask","offset","ID","NID","REVISION","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ASV","ASVIE","ASVIS","AVV","AVVIE","AVVIS","BSE","BSEIE","BSEIS","BSV","BSVIE","BSVIS","DP","DPIE","DPIS","DPS","EN_1MS","ID","IDIE","IDIS","IDPU","OT","STATUS_1MS","TOG_1MS","VC","VD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CCS","CSC","FPR","HSP","LS","OCA","OCC","PE","PEC","PFSC","PHCD","PIC","PO","PP","PR","PSPD","PTC","PTS_1","PTS_2","PTW","STS","SUSP","WKCN","WKDC","WKOC","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LS_0","LS_1","LS_2","LS_3","R","RW","W","mask","offset","OCA_0","OCA_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PFSC_0","PFSC_1","R","RW","W","mask","offset","PHCD_0","PHCD_1","R","RW","W","mask","offset","PIC_0","PIC_1","PIC_2","PIC_3","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PSPD_0","PSPD_1","PSPD_2","PSPD_3","R","RW","W","mask","offset","PTC_0","PTC_1","PTC_2","PTC_3","PTC_4","PTC_5","PTC_6","PTC_7","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","PTW_0","PTW_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AHBBRST","R","RW","W","mask","offset","AHBBRST_0","AHBBRST_1","AHBBRST_2","AHBBRST_3","AHBBRST_5","AHBBRST_6","AHBBRST_7","TXFIFOTHRES","TXSCHHEALTH","TXSCHOH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ASE","ASP","ASPE","ATDTW","FS_1","FS_2","IAA","ITC","PSE","RS","RST","SUTW","R","RW","W","mask","offset","ASE_0","ASE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ITC_0","ITC_1","ITC_16","ITC_2","ITC_32","ITC_4","ITC_64","ITC_8","R","RW","W","mask","offset","PSE_0","PSE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AAE","FRE","NAKE","PCE","SEE","SLE","SRE","TIE0","TIE1","UAIE","UE","UEE","ULPIE","UPIE","URE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CM","ES","SDIS","SLOM","R","RW","W","mask","offset","CM_0","CM_2","CM_3","R","RW","W","mask","offset","ES_0","ES_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SLOM_0","SLOM_1","AAI","AS","FRI","HCH","NAKI","PCI","PS","RCL","SEI","SLI","SRI","TI0","TI1","UEI","UI","ULPII","URI","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DIGPROG","DIGPROG","Instance","RegisterBlock","USB1_CHRG_DETECT","USB1_CHRG_DETECT","USB1_CHRG_DETECT_CLR","USB1_CHRG_DETECT_CLR","USB1_CHRG_DETECT_SET","USB1_CHRG_DETECT_SET","USB1_CHRG_DETECT_STAT","USB1_CHRG_DETECT_STAT","USB1_CHRG_DETECT_TOG","USB1_CHRG_DETECT_TOG","USB1_LOOPBACK","USB1_LOOPBACK","USB1_LOOPBACK_CLR","USB1_LOOPBACK_CLR","USB1_LOOPBACK_SET","USB1_LOOPBACK_SET","USB1_LOOPBACK_TOG","USB1_LOOPBACK_TOG","USB1_MISC","USB1_MISC","USB1_MISC_CLR","USB1_MISC_CLR","USB1_MISC_SET","USB1_MISC_SET","USB1_MISC_TOG","USB1_MISC_TOG","USB1_VBUS_DETECT","USB1_VBUS_DETECT","USB1_VBUS_DETECT_CLR","USB1_VBUS_DETECT_CLR","USB1_VBUS_DETECT_SET","USB1_VBUS_DETECT_SET","USB1_VBUS_DETECT_STAT","USB1_VBUS_DETECT_STAT","USB1_VBUS_DETECT_TOG","USB1_VBUS_DETECT_TOG","USB2_CHRG_DETECT","USB2_CHRG_DETECT","USB2_CHRG_DETECT_CLR","USB2_CHRG_DETECT_CLR","USB2_CHRG_DETECT_SET","USB2_CHRG_DETECT_SET","USB2_CHRG_DETECT_STAT","USB2_CHRG_DETECT_STAT","USB2_CHRG_DETECT_TOG","USB2_CHRG_DETECT_TOG","USB2_LOOPBACK","USB2_LOOPBACK","USB2_LOOPBACK_CLR","USB2_LOOPBACK_CLR","USB2_LOOPBACK_SET","USB2_LOOPBACK_SET","USB2_LOOPBACK_TOG","USB2_LOOPBACK_TOG","USB2_MISC","USB2_MISC","USB2_MISC_CLR","USB2_MISC_CLR","USB2_MISC_SET","USB2_MISC_SET","USB2_MISC_TOG","USB2_MISC_TOG","USB2_VBUS_DETECT","USB2_VBUS_DETECT","USB2_VBUS_DETECT_CLR","USB2_VBUS_DETECT_CLR","USB2_VBUS_DETECT_SET","USB2_VBUS_DETECT_SET","USB2_VBUS_DETECT_STAT","USB2_VBUS_DETECT_STAT","USB2_VBUS_DETECT_TOG","USB2_VBUS_DETECT_TOG","USB_ANALOG","USB_ANALOG","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","SILICON_REVISION","R","RW","W","mask","offset","SILICON_REVISION_7077888","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","CHRG_DETECTED","DM_STATE","DP_STATE","PLUG_CONTACT","R","RW","W","mask","offset","CHARGER_NOT_PRESENT","CHARGER_PRESENT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","GOOD_CONTACT","NO_CONTACT","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","UTMI_TESTSTART","R","RW","W","mask","offset","UTMI_TESTSTART","R","RW","W","mask","offset","UTMI_TESTSTART","R","RW","W","mask","offset","UTMI_TESTSTART","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","AVALID","BVALID","SESSEND","VBUS_VALID","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","CHRG_DETECTED","DM_STATE","DP_STATE","PLUG_CONTACT","R","RW","W","mask","offset","CHARGER_NOT_PRESENT","CHARGER_PRESENT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","GOOD_CONTACT","NO_CONTACT","CHK_CHRG_B","CHK_CONTACT","EN_B","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","CHECK","NO_CHECK","R","RW","W","mask","offset","DISABLE","ENABLE","UTMI_TESTSTART","R","RW","W","mask","offset","UTMI_TESTSTART","R","RW","W","mask","offset","UTMI_TESTSTART","R","RW","W","mask","offset","UTMI_TESTSTART","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","EN_CLK_UTMI","EN_DEGLITCH","HS_USE_EXTERNAL_R","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","AVALID","BVALID","SESSEND","VBUS_VALID","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CHARGE_VBUS","DISCHARGE_VBUS","VBUSVALID_PWRUP_CMPS","VBUSVALID_THRESH","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","_4V0","_4V1","_4V2","_4V3","_4V4","_4V5","_4V6","_4V7","Instance","RegisterBlock","USBNC1","USBNC1","USBNC2","USBNC2","USB_OTG1_CTRL","USB_OTG1_CTRL","USB_OTG1_PHY_CTRL_0","USB_OTG1_PHY_CTRL_0","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","OVER_CUR_DIS","OVER_CUR_POL","PWR_POL","WIE","WIR","WKUP_DPDM_EN","WKUP_ID_EN","WKUP_SW","WKUP_SW_EN","WKUP_VBUS_EN","R","RW","W","mask","offset","OVER_CUR_DIS_0","OVER_CUR_DIS_1","R","RW","W","mask","offset","OVER_CUR_POL_0","OVER_CUR_POL_1","R","RW","W","mask","offset","PWR_POL_0","PWR_POL_1","R","RW","W","mask","offset","WIE_0","WIE_1","R","RW","W","mask","offset","WIR_0","WIR_1","R","RW","W","mask","offset","WKUP_DPDM_EN_0","WKUP_DPDM_EN_1","R","RW","W","mask","offset","WKUP_ID_EN_0","WKUP_ID_EN_1","R","RW","W","mask","offset","WKUP_SW_0","WKUP_SW_1","R","RW","W","mask","offset","WKUP_SW_EN_0","WKUP_SW_EN_1","R","RW","W","mask","offset","WKUP_VBUS_EN_0","WKUP_VBUS_EN_1","UTMI_CLK_VLD","R","RW","W","mask","offset","UTMI_CLK_VLD_0","UTMI_CLK_VLD_1","CTRL","CTRL","CTRL_CLR","CTRL_CLR","CTRL_SET","CTRL_SET","CTRL_TOG","CTRL_TOG","DEBUG","DEBUG","DEBUG0_STATUS","DEBUG0_STATUS","DEBUG1","DEBUG1","DEBUG1_CLR","DEBUG1_CLR","DEBUG1_SET","DEBUG1_SET","DEBUG1_TOG","DEBUG1_TOG","DEBUG_CLR","DEBUG_CLR","DEBUG_SET","DEBUG_SET","DEBUG_TOG","DEBUG_TOG","Instance","PWD","PWD","PWD_CLR","PWD_CLR","PWD_SET","PWD_SET","PWD_TOG","PWD_TOG","RX","RX","RX_CLR","RX_CLR","RX_SET","RX_SET","RX_TOG","RX_TOG","RegisterBlock","STATUS","STATUS","TX","TX","TX_CLR","TX_CLR","TX_SET","TX_SET","TX_TOG","TX_TOG","USBPHY1","USBPHY1","USBPHY2","USBPHY2","VERSION","VERSION","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","CLKGATE","DATA_ON_LRADC","DEVPLUGIN_IRQ","DEVPLUGIN_POLARITY","ENAUTOCLR_CLKGATE","ENAUTOCLR_PHY_PWD","ENAUTO_PWRON_PLL","ENDEVPLUGINDETECT","ENDPDMCHG_WKUP","ENHOSTDISCONDETECT","ENIDCHG_WKUP","ENIRQDEVPLUGIN","ENIRQHOSTDISCON","ENIRQRESUMEDETECT","ENIRQWAKEUP","ENOTGIDDETECT","ENOTG_ID_CHG_IRQ","ENUTMILEVEL2","ENUTMILEVEL3","ENVBUSCHG_WKUP","FSDLL_RST_EN","HOSTDISCONDETECT_IRQ","HOST_FORCE_LS_SE0","OTG_ID_CHG_IRQ","OTG_ID_VALUE","RESUMEIRQSTICKY","RESUME_IRQ","SFTRST","UTMI_SUSPENDM","WAKEUP_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKGATE","DATA_ON_LRADC","DEVPLUGIN_IRQ","DEVPLUGIN_POLARITY","ENAUTOCLR_CLKGATE","ENAUTOCLR_PHY_PWD","ENAUTO_PWRON_PLL","ENDEVPLUGINDETECT","ENDPDMCHG_WKUP","ENHOSTDISCONDETECT","ENIDCHG_WKUP","ENIRQDEVPLUGIN","ENIRQHOSTDISCON","ENIRQRESUMEDETECT","ENIRQWAKEUP","ENOTGIDDETECT","ENOTG_ID_CHG_IRQ","ENUTMILEVEL2","ENUTMILEVEL3","ENVBUSCHG_WKUP","FSDLL_RST_EN","HOSTDISCONDETECT_IRQ","HOST_FORCE_LS_SE0","OTG_ID_CHG_IRQ","OTG_ID_VALUE","RESUMEIRQSTICKY","RESUME_IRQ","SFTRST","UTMI_SUSPENDM","WAKEUP_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKGATE","DATA_ON_LRADC","DEVPLUGIN_IRQ","DEVPLUGIN_POLARITY","ENAUTOCLR_CLKGATE","ENAUTOCLR_PHY_PWD","ENAUTO_PWRON_PLL","ENDEVPLUGINDETECT","ENDPDMCHG_WKUP","ENHOSTDISCONDETECT","ENIDCHG_WKUP","ENIRQDEVPLUGIN","ENIRQHOSTDISCON","ENIRQRESUMEDETECT","ENIRQWAKEUP","ENOTGIDDETECT","ENOTG_ID_CHG_IRQ","ENUTMILEVEL2","ENUTMILEVEL3","ENVBUSCHG_WKUP","FSDLL_RST_EN","HOSTDISCONDETECT_IRQ","HOST_FORCE_LS_SE0","OTG_ID_CHG_IRQ","OTG_ID_VALUE","RESUMEIRQSTICKY","RESUME_IRQ","SFTRST","UTMI_SUSPENDM","WAKEUP_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKGATE","DATA_ON_LRADC","DEVPLUGIN_IRQ","DEVPLUGIN_POLARITY","ENAUTOCLR_CLKGATE","ENAUTOCLR_PHY_PWD","ENAUTO_PWRON_PLL","ENDEVPLUGINDETECT","ENDPDMCHG_WKUP","ENHOSTDISCONDETECT","ENIDCHG_WKUP","ENIRQDEVPLUGIN","ENIRQHOSTDISCON","ENIRQRESUMEDETECT","ENIRQWAKEUP","ENOTGIDDETECT","ENOTG_ID_CHG_IRQ","ENUTMILEVEL2","ENUTMILEVEL3","ENVBUSCHG_WKUP","FSDLL_RST_EN","HOSTDISCONDETECT_IRQ","HOST_FORCE_LS_SE0","OTG_ID_CHG_IRQ","OTG_ID_VALUE","RESUMEIRQSTICKY","RESUME_IRQ","SFTRST","UTMI_SUSPENDM","WAKEUP_IRQ","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKGATE","DEBUG_INTERFACE_HOLD","ENHSTPULLDOWN","ENSQUELCHRESET","ENTX2RXCOUNT","HOST_RESUME_DEBUG","HSTPULLDOWN","OTGIDPIOLOCK","SQUELCHRESETCOUNT","SQUELCHRESETLENGTH","TX2RXCOUNT","LOOP_BACK_FAIL_COUNT","SQUELCH_COUNT","UTMI_RXERROR_FAIL_COUNT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ENTAILADJVD","R","RW","W","mask","offset","ENTAILADJVD","R","RW","W","mask","offset","ENTAILADJVD","R","RW","W","mask","offset","ENTAILADJVD","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKGATE","DEBUG_INTERFACE_HOLD","ENHSTPULLDOWN","ENSQUELCHRESET","ENTX2RXCOUNT","HOST_RESUME_DEBUG","HSTPULLDOWN","OTGIDPIOLOCK","SQUELCHRESETCOUNT","SQUELCHRESETLENGTH","TX2RXCOUNT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKGATE","DEBUG_INTERFACE_HOLD","ENHSTPULLDOWN","ENSQUELCHRESET","ENTX2RXCOUNT","HOST_RESUME_DEBUG","HSTPULLDOWN","OTGIDPIOLOCK","SQUELCHRESETCOUNT","SQUELCHRESETLENGTH","TX2RXCOUNT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLKGATE","DEBUG_INTERFACE_HOLD","ENHSTPULLDOWN","ENSQUELCHRESET","ENTX2RXCOUNT","HOST_RESUME_DEBUG","HSTPULLDOWN","OTGIDPIOLOCK","SQUELCHRESETCOUNT","SQUELCHRESETLENGTH","TX2RXCOUNT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RXPWD1PT1","RXPWDDIFF","RXPWDENV","RXPWDRX","TXPWDFS","TXPWDIBIAS","TXPWDV2I","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RXPWD1PT1","RXPWDDIFF","RXPWDENV","RXPWDRX","TXPWDFS","TXPWDIBIAS","TXPWDV2I","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RXPWD1PT1","RXPWDDIFF","RXPWDENV","RXPWDRX","TXPWDFS","TXPWDIBIAS","TXPWDV2I","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RXPWD1PT1","RXPWDDIFF","RXPWDENV","RXPWDRX","TXPWDFS","TXPWDIBIAS","TXPWDV2I","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DISCONADJ","ENVADJ","RXDBYPASS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DISCONADJ","ENVADJ","RXDBYPASS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DISCONADJ","ENVADJ","RXDBYPASS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DISCONADJ","ENVADJ","RXDBYPASS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DEVPLUGIN_STATUS","HOSTDISCONDETECT_STATUS","OTGID_STATUS","RESUME_STATUS","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","D_CAL","TXCAL45DN","TXCAL45DP","USBPHY_TX_EDGECTRL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","D_CAL","TXCAL45DN","TXCAL45DP","USBPHY_TX_EDGECTRL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","D_CAL","TXCAL45DN","TXCAL45DP","USBPHY_TX_EDGECTRL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","D_CAL","TXCAL45DN","TXCAL45DP","USBPHY_TX_EDGECTRL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","MAJOR","MINOR","STEP","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADMA_ERR_STATUS","ADMA_ERR_STATUS","ADMA_SYS_ADDR","ADMA_SYS_ADDR","AUTOCMD12_ERR_STATUS","AUTOCMD12_ERR_STATUS","BLK_ATT","BLK_ATT","CLK_TUNE_CTRL_STATUS","CLK_TUNE_CTRL_STATUS","CMD_ARG","CMD_ARG","CMD_RSP0","CMD_RSP0","CMD_RSP1","CMD_RSP1","CMD_RSP2","CMD_RSP2","CMD_RSP3","CMD_RSP3","CMD_XFR_TYP","CMD_XFR_TYP","DATA_BUFF_ACC_PORT","DATA_BUFF_ACC_PORT","DLL_CTRL","DLL_CTRL","DLL_STATUS","DLL_STATUS","DS_ADDR","DS_ADDR","FORCE_EVENT","FORCE_EVENT","HOST_CTRL_CAP","HOST_CTRL_CAP","INT_SIGNAL_EN","INT_SIGNAL_EN","INT_STATUS","INT_STATUS","INT_STATUS_EN","INT_STATUS_EN","Instance","MIX_CTRL","MIX_CTRL","MMC_BOOT","MMC_BOOT","PRES_STATE","PRES_STATE","PROT_CTRL","PROT_CTRL","RegisterBlock","SYS_CTRL","SYS_CTRL","TUNING_CTRL","TUNING_CTRL","USDHC1","USDHC1","USDHC2","USDHC2","VEND_SPEC","VEND_SPEC","VEND_SPEC2","VEND_SPEC2","WTMK_LVL","WTMK_LVL","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","ADMADCE","ADMAES","ADMALME","R","RW","W","mask","offset","ADMADCE_0","ADMADCE_1","R","RW","W","mask","offset","R","RW","W","mask","offset","ADMALME_0","ADMALME_1","ADS_ADDR","R","RW","W","mask","offset","AC12CE","AC12EBE","AC12IE","AC12NE","AC12TOE","CNIBAC12E","EXECUTE_TUNING","SMP_CLK_SEL","R","RW","W","mask","offset","AC12CE_0","AC12CE_1","R","RW","W","mask","offset","AC12EBE_0","AC12EBE_1","R","RW","W","mask","offset","AC12IE_0","AC12IE_1","R","RW","W","mask","offset","AC12NE_0","AC12NE_1","R","RW","W","mask","offset","AC12TOE_0","AC12TOE_1","R","RW","W","mask","offset","CNIBAC12E_0","CNIBAC12E_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SMP_CLK_SEL_0","SMP_CLK_SEL_1","BLKCNT","BLKSIZE","R","RW","W","mask","offset","BLKCNT_0","BLKCNT_1","BLKCNT_2","BLKCNT_65535","R","RW","W","mask","offset","BLKSIZE_0","BLKSIZE_1","BLKSIZE_2","BLKSIZE_2048","BLKSIZE_3","BLKSIZE_4","BLKSIZE_4096","BLKSIZE_511","BLKSIZE_512","DLY_CELL_SET_OUT","DLY_CELL_SET_POST","DLY_CELL_SET_PRE","NXT_ERR","PRE_ERR","TAP_SEL_OUT","TAP_SEL_POST","TAP_SEL_PRE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CMDARG","R","RW","W","mask","offset","CMDRSP0","R","RW","W","mask","offset","CMDRSP1","R","RW","W","mask","offset","CMDRSP2","R","RW","W","mask","offset","CMDRSP3","R","RW","W","mask","offset","CCCEN","CICEN","CMDINX","CMDTYP","DPSEL","RSPTYP","R","RW","W","mask","offset","CCCEN_0","CCCEN_1","R","RW","W","mask","offset","CICEN_0","CICEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","CMDTYP_0","CMDTYP_1","CMDTYP_2","CMDTYP_3","R","RW","W","mask","offset","DPSEL_0","DPSEL_1","R","RW","W","mask","offset","RSPTYP_0","RSPTYP_1","RSPTYP_2","RSPTYP_3","DATCONT","R","RW","W","mask","offset","DLL_CTRL_ENABLE","DLL_CTRL_GATE_UPDATE","DLL_CTRL_REF_UPDATE_INT","DLL_CTRL_RESET","DLL_CTRL_SLV_DLY_TARGET0","DLL_CTRL_SLV_DLY_TARGET1","DLL_CTRL_SLV_FORCE_UPD","DLL_CTRL_SLV_OVERRIDE","DLL_CTRL_SLV_OVERRIDE_VAL","DLL_CTRL_SLV_UPDATE_INT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DLL_STS_REF_LOCK","DLL_STS_REF_SEL","DLL_STS_SLV_LOCK","DLL_STS_SLV_SEL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","DS_ADDR","R","RW","W","mask","offset","FEVTAC12CE","FEVTAC12E","FEVTAC12EBE","FEVTAC12IE","FEVTAC12NE","FEVTAC12TOE","FEVTCCE","FEVTCEBE","FEVTCIE","FEVTCINT","FEVTCNIBAC12E","FEVTCTOE","FEVTDCE","FEVTDEBE","FEVTDMAE","FEVTDTOE","FEVTTNE","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","ADMAS","DDR50_SUPPORT","DMAS","HSS","MBL","RETUNING_MODE","SDR104_SUPPORT","SDR50_SUPPORT","SRS","TIME_COUNT_RETUNING","USE_TUNING_SDR50","VS18","VS30","VS33","R","RW","W","mask","offset","ADMAS_0","ADMAS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","DMAS_0","DMAS_1","R","RW","W","mask","offset","HSS_0","HSS_1","R","RW","W","mask","offset","MBL_0","MBL_1","MBL_2","MBL_3","R","RW","W","mask","offset","RETUNING_MODE_0","RETUNING_MODE_1","RETUNING_MODE_2","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SRS_0","SRS_1","R","RW","W","mask","offset","R","RW","W","mask","offset","USE_TUNING_SDR50_0","USE_TUNING_SDR50_1","R","RW","W","mask","offset","VS18_0","VS18_1","R","RW","W","mask","offset","VS30_0","VS30_1","R","RW","W","mask","offset","VS33_0","VS33_1","AC12EIEN","BGEIEN","BRRIEN","BWRIEN","CCEIEN","CCIEN","CEBEIEN","CIEIEN","CINSIEN","CINTIEN","CRMIEN","CTOEIEN","DCEIEN","DEBEIEN","DINTIEN","DMAEIEN","DTOEIEN","RTEIEN","TCIEN","TNEIEN","TPIEN","R","RW","W","mask","offset","AC12EIEN_0","AC12EIEN_1","R","RW","W","mask","offset","BGEIEN_0","BGEIEN_1","R","RW","W","mask","offset","BRRIEN_0","BRRIEN_1","R","RW","W","mask","offset","BWRIEN_0","BWRIEN_1","R","RW","W","mask","offset","CCEIEN_0","CCEIEN_1","R","RW","W","mask","offset","CCIEN_0","CCIEN_1","R","RW","W","mask","offset","CEBEIEN_0","CEBEIEN_1","R","RW","W","mask","offset","CIEIEN_0","CIEIEN_1","R","RW","W","mask","offset","CINSIEN_0","CINSIEN_1","R","RW","W","mask","offset","CINTIEN_0","CINTIEN_1","R","RW","W","mask","offset","CRMIEN_0","CRMIEN_1","R","RW","W","mask","offset","CTOEIEN_0","CTOEIEN_1","R","RW","W","mask","offset","DCEIEN_0","DCEIEN_1","R","RW","W","mask","offset","DEBEIEN_0","DEBEIEN_1","R","RW","W","mask","offset","DINTIEN_0","DINTIEN_1","R","RW","W","mask","offset","DMAEIEN_0","DMAEIEN_1","R","RW","W","mask","offset","DTOEIEN_0","DTOEIEN_1","R","RW","W","mask","offset","RTEIEN_0","RTEIEN_1","R","RW","W","mask","offset","TCIEN_0","TCIEN_1","R","RW","W","mask","offset","TNEIEN_0","TNEIEN_1","R","RW","W","mask","offset","TPIEN_0","TPIEN_1","AC12E","BGE","BRR","BWR","CC","CCE","CEBE","CIE","CINS","CINT","CRM","CTOE","DCE","DEBE","DINT","DMAE","DTOE","RTE","TC","TNE","TP","R","RW","W","mask","offset","AC12E_0","AC12E_1","R","RW","W","mask","offset","BGE_0","BGE_1","R","RW","W","mask","offset","BRR_0","BRR_1","R","RW","W","mask","offset","BWR_0","BWR_1","R","RW","W","mask","offset","CC_0","CC_1","R","RW","W","mask","offset","CCE_0","CCE_1","R","RW","W","mask","offset","CEBE_0","CEBE_1","R","RW","W","mask","offset","CIE_0","CIE_1","R","RW","W","mask","offset","CINS_0","CINS_1","R","RW","W","mask","offset","CINT_0","CINT_1","R","RW","W","mask","offset","CRM_0","CRM_1","R","RW","W","mask","offset","CTOE_0","CTOE_1","R","RW","W","mask","offset","DCE_0","DCE_1","R","RW","W","mask","offset","DEBE_0","DEBE_1","R","RW","W","mask","offset","DINT_0","DINT_1","R","RW","W","mask","offset","DMAE_0","DMAE_1","R","RW","W","mask","offset","DTOE_0","DTOE_1","R","RW","W","mask","offset","RTE_0","RTE_1","R","RW","W","mask","offset","TC_0","TC_1","R","RW","W","mask","offset","R","RW","W","mask","offset","AC12ESEN","BGESEN","BRRSEN","BWRSEN","CCESEN","CCSEN","CEBESEN","CIESEN","CINSSEN","CINTSEN","CRMSEN","CTOESEN","DCESEN","DEBESEN","DINTSEN","DMAESEN","DTOESEN","RTESEN","TCSEN","TNESEN","TPSEN","R","RW","W","mask","offset","AC12ESEN_0","AC12ESEN_1","R","RW","W","mask","offset","BGESEN_0","BGESEN_1","R","RW","W","mask","offset","BRRSEN_0","BRRSEN_1","R","RW","W","mask","offset","BWRSEN_0","BWRSEN_1","R","RW","W","mask","offset","CCESEN_0","CCESEN_1","R","RW","W","mask","offset","CCSEN_0","CCSEN_1","R","RW","W","mask","offset","CEBESEN_0","CEBESEN_1","R","RW","W","mask","offset","CIESEN_0","CIESEN_1","R","RW","W","mask","offset","CINSSEN_0","CINSSEN_1","R","RW","W","mask","offset","CINTSEN_0","CINTSEN_1","R","RW","W","mask","offset","CRMSEN_0","CRMSEN_1","R","RW","W","mask","offset","CTOESEN_0","CTOESEN_1","R","RW","W","mask","offset","DCESEN_0","DCESEN_1","R","RW","W","mask","offset","DEBESEN_0","DEBESEN_1","R","RW","W","mask","offset","DINTSEN_0","DINTSEN_1","R","RW","W","mask","offset","DMAESEN_0","DMAESEN_1","R","RW","W","mask","offset","DTOESEN_0","DTOESEN_1","R","RW","W","mask","offset","RTESEN_0","RTESEN_1","R","RW","W","mask","offset","TCSEN_0","TCSEN_1","R","RW","W","mask","offset","TNESEN_0","TNESEN_1","R","RW","W","mask","offset","TPSEN_0","TPSEN_1","AC12EN","AC23EN","AUTO_TUNE_EN","BCEN","DDR_EN","DMAEN","DTDSEL","EXE_TUNE","FBCLK_SEL","MSBSEL","NIBBLE_POS","SMP_CLK_SEL","R","RW","W","mask","offset","AC12EN_0","AC12EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","AUTO_TUNE_EN_0","AUTO_TUNE_EN_1","R","RW","W","mask","offset","BCEN_0","BCEN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","DMAEN_0","DMAEN_1","R","RW","W","mask","offset","DTDSEL_0","DTDSEL_1","R","RW","W","mask","offset","EXE_TUNE_0","EXE_TUNE_1","R","RW","W","mask","offset","FBCLK_SEL_0","FBCLK_SEL_1","R","RW","W","mask","offset","MSBSEL_0","MSBSEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","SMP_CLK_SEL_0","SMP_CLK_SEL_1","AUTO_SABG_EN","BOOT_ACK","BOOT_BLK_CNT","BOOT_EN","BOOT_MODE","DISABLE_TIME_OUT","DTOCV_ACK","R","RW","W","mask","offset","R","RW","W","mask","offset","BOOT_ACK_0","BOOT_ACK_1","R","RW","W","mask","offset","R","RW","W","mask","offset","BOOT_EN_0","BOOT_EN_1","R","RW","W","mask","offset","BOOT_MODE_0","BOOT_MODE_1","R","RW","W","mask","offset","DISABLE_TIME_OUT_0","DISABLE_TIME_OUT_1","R","RW","W","mask","offset","DTOCV_ACK_0","DTOCV_ACK_1","DTOCV_ACK_14","DTOCV_ACK_15","DTOCV_ACK_2","DTOCV_ACK_3","DTOCV_ACK_4","DTOCV_ACK_5","DTOCV_ACK_6","DTOCV_ACK_7","BREN","BWEN","CDIHB","CDPL","CIHB","CINST","CLSL","DLA","DLSL","HCKOFF","IPGOFF","PEROFF","RTA","RTR","SDOFF","SDSTB","TSCD","WPSPL","WTA","R","RW","W","mask","offset","BREN_0","BREN_1","R","RW","W","mask","offset","BWEN_0","BWEN_1","R","RW","W","mask","offset","CDIHB_0","CDIHB_1","R","RW","W","mask","offset","CDPL_0","CDPL_1","R","RW","W","mask","offset","CIHB_0","CIHB_1","R","RW","W","mask","offset","CINST_0","CINST_1","R","RW","W","mask","offset","R","RW","W","mask","offset","DLA_0","DLA_1","R","RW","W","mask","offset","DATA0","DATA1","DATA2","DATA3","DATA4","DATA5","DATA6","DATA7","R","RW","W","mask","offset","HCKOFF_0","HCKOFF_1","R","RW","W","mask","offset","IPGOFF_0","IPGOFF_1","R","RW","W","mask","offset","PEROFF_0","PEROFF_1","R","RW","W","mask","offset","RTA_0","RTA_1","R","RW","W","mask","offset","RTR_0","RTR_1","R","RW","W","mask","offset","SDOFF_0","SDOFF_1","R","RW","W","mask","offset","SDSTB_0","SDSTB_1","R","RW","W","mask","offset","TSCD_0","TSCD_1","R","RW","W","mask","offset","WPSPL_0","WPSPL_1","R","RW","W","mask","offset","WTA_0","WTA_1","BURST_LEN_EN","CDSS","CDTL","CREQ","D3CD","DMASEL","DTW","EMODE","IABG","LCTL","NON_EXACT_BLK_RD","RD_DONE_NO_8CLK","RWCTL","SABGREQ","WECINS","WECINT","WECRM","R","RW","W","mask","offset","BURST_LEN_EN_1","R","RW","W","mask","offset","CDSS_0","CDSS_1","R","RW","W","mask","offset","CDTL_0","CDTL_1","R","RW","W","mask","offset","CREQ_0","CREQ_1","R","RW","W","mask","offset","D3CD_0","D3CD_1","R","RW","W","mask","offset","DMASEL_0","DMASEL_1","DMASEL_2","R","RW","W","mask","offset","DTW_0","DTW_1","DTW_2","R","RW","W","mask","offset","EMODE_0","EMODE_1","EMODE_2","R","RW","W","mask","offset","IABG_0","IABG_1","R","RW","W","mask","offset","LCTL_0","LCTL_1","R","RW","W","mask","offset","NON_EXACT_BLK_RD_0","NON_EXACT_BLK_RD_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RWCTL_0","RWCTL_1","R","RW","W","mask","offset","SABGREQ_0","SABGREQ_1","R","RW","W","mask","offset","WECINS_0","WECINS_1","R","RW","W","mask","offset","WECINT_0","WECINT_1","R","RW","W","mask","offset","WECRM_0","WECRM_1","DTOCV","DVS","INITA","IPP_RST_N","RSTA","RSTC","RSTD","RSTT","SDCLKFS","R","RW","W","mask","offset","DTOCV_0","DTOCV_1","DTOCV_13","DTOCV_14","DTOCV_15","R","RW","W","mask","offset","DVS_0","DVS_1","DVS_14","DVS_15","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","RSTA_0","RSTA_1","R","RW","W","mask","offset","RSTC_0","RSTC_1","R","RW","W","mask","offset","RSTD_0","RSTD_1","R","RW","W","mask","offset","R","RW","W","mask","offset","STD_TUNING_EN","TUNING_COUNTER","TUNING_START_TAP","TUNING_STEP","TUNING_WINDOW","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","AC12_WR_CHKBUSY_EN","CMD_BYTE_EN","CONFLICT_CHK_EN","CRC_CHK_DIS","FRC_SDCLK_ON","VSELECT","ACMD23_ARGU2_EN","BUS_RST","CARD_INT_D3_TEST","PART_DLL_DEBUG","TUNING_1BIT_EN","TUNING_8BIT_EN","TUNING_CMD_EN","R","RW","W","mask","offset","ACMD23_ARGU2_EN_0","ACMD23_ARGU2_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","CARD_INT_D3_TEST_0","CARD_INT_D3_TEST_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","TUNING_CMD_EN_0","TUNING_CMD_EN_1","R","RW","W","mask","offset","AC12_WR_CHKBUSY_EN_0","AC12_WR_CHKBUSY_EN_1","R","RW","W","mask","offset","CMD_BYTE_EN_0","CMD_BYTE_EN_1","R","RW","W","mask","offset","CONFLICT_CHK_EN_0","CONFLICT_CHK_EN_1","R","RW","W","mask","offset","CRC_CHK_DIS_0","CRC_CHK_DIS_1","R","RW","W","mask","offset","FRC_SDCLK_ON_0","FRC_SDCLK_ON_1","R","RW","W","mask","offset","VSELECT_0","VSELECT_1","RD_BRST_LEN","RD_WML","WR_BRST_LEN","WR_WML","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","Instance","RegisterBlock","WCR","WCR","WDOG1","WDOG1","WDOG2","WDOG2","WICR","WICR","WMCR","WMCR","WRSR","WRSR","WSR","WSR","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","SRE","SRS","WDA","WDBG","WDE","WDT","WDW","WDZST","WT","R","RW","W","mask","offset","SRE_0","SRE_1","R","RW","W","mask","offset","SRS_0","SRS_1","R","RW","W","mask","offset","WDA_0","WDA_1","R","RW","W","mask","offset","WDBG_0","WDBG_1","R","RW","W","mask","offset","WDE_0","WDE_1","R","RW","W","mask","offset","WDT_0","WDT_1","R","RW","W","mask","offset","WDW_0","WDW_1","R","RW","W","mask","offset","WDZST_0","WDZST_1","R","RW","W","mask","offset","WT_0","WT_1","WT_2","WT_255","WT_3","WICT","WIE","WTIS","R","RW","W","mask","offset","WICT_0","WICT_1","WICT_255","WICT_4","R","RW","W","mask","offset","WIE_0","WIE_1","R","RW","W","mask","offset","WTIS_0","WTIS_1","PDE","R","RW","W","mask","offset","PDE_0","PDE_1","POR","SFTW","TOUT","R","RW","W","mask","offset","POR_0","POR_1","R","RW","W","mask","offset","SFTW_0","SFTW_1","R","RW","W","mask","offset","TOUT_0","TOUT_1","WSR","R","RW","W","mask","offset","WSR_21845","WSR_43690","CTRL0","CTRL0","CTRL1","CTRL1","Instance","RegisterBlock","SEL0","SEL0","SEL1","SEL1","SEL10","SEL10","SEL11","SEL11","SEL12","SEL12","SEL13","SEL13","SEL14","SEL14","SEL15","SEL15","SEL16","SEL16","SEL17","SEL17","SEL18","SEL18","SEL19","SEL19","SEL2","SEL2","SEL20","SEL20","SEL21","SEL21","SEL22","SEL22","SEL23","SEL23","SEL24","SEL24","SEL25","SEL25","SEL26","SEL26","SEL27","SEL27","SEL28","SEL28","SEL29","SEL29","SEL3","SEL3","SEL30","SEL30","SEL31","SEL31","SEL32","SEL32","SEL33","SEL33","SEL34","SEL34","SEL35","SEL35","SEL36","SEL36","SEL37","SEL37","SEL38","SEL38","SEL39","SEL39","SEL4","SEL4","SEL40","SEL40","SEL41","SEL41","SEL42","SEL42","SEL43","SEL43","SEL44","SEL44","SEL45","SEL45","SEL46","SEL46","SEL47","SEL47","SEL48","SEL48","SEL49","SEL49","SEL5","SEL5","SEL50","SEL50","SEL51","SEL51","SEL52","SEL52","SEL53","SEL53","SEL54","SEL54","SEL55","SEL55","SEL56","SEL56","SEL57","SEL57","SEL58","SEL58","SEL59","SEL59","SEL6","SEL6","SEL60","SEL60","SEL61","SEL61","SEL62","SEL62","SEL63","SEL63","SEL64","SEL64","SEL65","SEL65","SEL7","SEL7","SEL8","SEL8","SEL9","SEL9","XBARA1","XBARA1","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","DEN0","DEN1","EDGE0","EDGE1","IEN0","IEN1","STS0","STS1","R","RW","W","mask","offset","DEN0_0","DEN0_1","R","RW","W","mask","offset","DEN1_0","DEN1_1","R","RW","W","mask","offset","EDGE0_0","EDGE0_1","EDGE0_2","EDGE0_3","R","RW","W","mask","offset","EDGE1_0","EDGE1_1","EDGE1_2","EDGE1_3","R","RW","W","mask","offset","IEN0_0","IEN0_1","R","RW","W","mask","offset","IEN1_0","IEN1_1","R","RW","W","mask","offset","STS0_0","STS0_1","R","RW","W","mask","offset","STS1_0","STS1_1","DEN2","DEN3","EDGE2","EDGE3","IEN2","IEN3","STS2","STS3","R","RW","W","mask","offset","DEN2_0","DEN2_1","R","RW","W","mask","offset","DEN3_0","DEN3_1","R","RW","W","mask","offset","EDGE2_0","EDGE2_1","EDGE2_2","EDGE2_3","R","RW","W","mask","offset","EDGE3_0","EDGE3_1","EDGE3_2","EDGE3_3","R","RW","W","mask","offset","IEN2_0","IEN2_1","R","RW","W","mask","offset","IEN3_0","IEN3_1","R","RW","W","mask","offset","STS2_0","STS2_1","R","RW","W","mask","offset","STS3_0","STS3_1","SEL0","SEL1","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL2","SEL3","SEL20","SEL21","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL22","SEL23","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL24","SEL25","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL26","SEL27","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL28","SEL29","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL30","SEL31","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL32","SEL33","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL34","SEL35","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL36","SEL37","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL38","SEL39","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL4","SEL5","SEL40","SEL41","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL42","SEL43","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL44","SEL45","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL46","SEL47","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL48","SEL49","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL50","SEL51","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL52","SEL53","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL54","SEL55","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL56","SEL57","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL58","SEL59","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL6","SEL7","SEL60","SEL61","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL62","SEL63","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL64","SEL65","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL66","SEL67","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL68","SEL69","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL70","SEL71","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL72","SEL73","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL74","SEL75","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL76","SEL77","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL78","SEL79","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL8","SEL9","SEL80","SEL81","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL82","SEL83","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL84","SEL85","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL86","SEL87","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL88","SEL89","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL90","SEL91","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL92","SEL93","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL94","SEL95","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL96","SEL97","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL98","SEL99","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL10","SEL11","SEL100","SEL101","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL102","SEL103","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL104","SEL105","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL106","SEL107","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL108","SEL109","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL110","SEL111","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL112","SEL113","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL114","SEL115","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL116","SEL117","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL118","SEL119","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL12","SEL13","SEL120","SEL121","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL122","SEL123","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL124","SEL125","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL126","SEL127","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL128","SEL129","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL130","SEL131","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL14","SEL15","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL16","SEL17","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL18","SEL19","R","RW","W","mask","offset","R","RW","W","mask","offset","Instance","RegisterBlock","SEL0","SEL0","SEL1","SEL1","SEL2","SEL2","SEL3","SEL3","SEL4","SEL4","SEL5","SEL5","SEL6","SEL6","SEL7","SEL7","XBARB2","XBARB2","XBARB3","XBARB3","borrow","borrow_mut","from","instance","instance","into","number","try_from","try_into","type_id","SEL0","SEL1","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL2","SEL3","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL4","SEL5","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL6","SEL7","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL8","SEL9","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL10","SEL11","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL12","SEL13","R","RW","W","mask","offset","R","RW","W","mask","offset","SEL14","SEL15","R","RW","W","mask","offset","R","RW","W","mask","offset","Instance","LOWPWR_CTRL","LOWPWR_CTRL","LOWPWR_CTRL_CLR","LOWPWR_CTRL_CLR","LOWPWR_CTRL_SET","LOWPWR_CTRL_SET","LOWPWR_CTRL_TOG","LOWPWR_CTRL_TOG","MISC0","MISC0","MISC0_CLR","MISC0_CLR","MISC0_SET","MISC0_SET","MISC0_TOG","MISC0_TOG","OSC_CONFIG0","OSC_CONFIG0","OSC_CONFIG0_CLR","OSC_CONFIG0_CLR","OSC_CONFIG0_SET","OSC_CONFIG0_SET","OSC_CONFIG0_TOG","OSC_CONFIG0_TOG","OSC_CONFIG1","OSC_CONFIG1","OSC_CONFIG1_CLR","OSC_CONFIG1_CLR","OSC_CONFIG1_SET","OSC_CONFIG1_SET","OSC_CONFIG1_TOG","OSC_CONFIG1_TOG","OSC_CONFIG2","OSC_CONFIG2","OSC_CONFIG2_CLR","OSC_CONFIG2_CLR","OSC_CONFIG2_SET","OSC_CONFIG2_SET","OSC_CONFIG2_TOG","OSC_CONFIG2_TOG","RegisterBlock","XTALOSC24M","XTALOSC24M","borrow","borrow_mut","from","instance","into","number","try_from","try_into","type_id","CPU_PWRGATE","DISPLAY_PWRGATE","GPU_PWRGATE","L1_PWRGATE","L2_PWRGATE","LPBG_SEL","LPBG_TEST","MIX_PWRGATE","OSC_SEL","RCOSC_CG_OVERRIDE","RC_OSC_EN","REFTOP_IBIAS_OFF","XTALOSC_PWRUP_DELAY","XTALOSC_PWRUP_STAT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LPBG_SEL_0","LPBG_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OSC_SEL_0","OSC_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RC_OSC_EN_0","RC_OSC_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","XTALOSC_PWRUP_DELAY_0","XTALOSC_PWRUP_DELAY_1","XTALOSC_PWRUP_DELAY_2","XTALOSC_PWRUP_DELAY_3","R","RW","W","mask","offset","XTALOSC_PWRUP_STAT_0","XTALOSC_PWRUP_STAT_1","CPU_PWRGATE","DISPLAY_PWRGATE","GPU_PWRGATE","L1_PWRGATE","L2_PWRGATE","LPBG_SEL","LPBG_TEST","MIX_PWRGATE","OSC_SEL","RCOSC_CG_OVERRIDE","RC_OSC_EN","REFTOP_IBIAS_OFF","XTALOSC_PWRUP_DELAY","XTALOSC_PWRUP_STAT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LPBG_SEL_0","LPBG_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OSC_SEL_0","OSC_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RC_OSC_EN_0","RC_OSC_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","XTALOSC_PWRUP_DELAY_0","XTALOSC_PWRUP_DELAY_1","XTALOSC_PWRUP_DELAY_2","XTALOSC_PWRUP_DELAY_3","R","RW","W","mask","offset","XTALOSC_PWRUP_STAT_0","XTALOSC_PWRUP_STAT_1","CPU_PWRGATE","DISPLAY_PWRGATE","GPU_PWRGATE","L1_PWRGATE","L2_PWRGATE","LPBG_SEL","LPBG_TEST","MIX_PWRGATE","OSC_SEL","RCOSC_CG_OVERRIDE","RC_OSC_EN","REFTOP_IBIAS_OFF","XTALOSC_PWRUP_DELAY","XTALOSC_PWRUP_STAT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LPBG_SEL_0","LPBG_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OSC_SEL_0","OSC_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RC_OSC_EN_0","RC_OSC_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","XTALOSC_PWRUP_DELAY_0","XTALOSC_PWRUP_DELAY_1","XTALOSC_PWRUP_DELAY_2","XTALOSC_PWRUP_DELAY_3","R","RW","W","mask","offset","XTALOSC_PWRUP_STAT_0","XTALOSC_PWRUP_STAT_1","CPU_PWRGATE","DISPLAY_PWRGATE","GPU_PWRGATE","L1_PWRGATE","L2_PWRGATE","LPBG_SEL","LPBG_TEST","MIX_PWRGATE","OSC_SEL","RCOSC_CG_OVERRIDE","RC_OSC_EN","REFTOP_IBIAS_OFF","XTALOSC_PWRUP_DELAY","XTALOSC_PWRUP_STAT","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","LPBG_SEL_0","LPBG_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","OSC_SEL_0","OSC_SEL_1","R","RW","W","mask","offset","R","RW","W","mask","offset","RC_OSC_EN_0","RC_OSC_EN_1","R","RW","W","mask","offset","R","RW","W","mask","offset","XTALOSC_PWRUP_DELAY_0","XTALOSC_PWRUP_DELAY_1","XTALOSC_PWRUP_DELAY_2","XTALOSC_PWRUP_DELAY_3","R","RW","W","mask","offset","XTALOSC_PWRUP_STAT_0","XTALOSC_PWRUP_STAT_1","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","CLKGATE_CTRL","CLKGATE_DELAY","DISCON_HIGH_SNVS","OSC_I","OSC_XTALOK","OSC_XTALOK_EN","REFTOP_PWD","REFTOP_SELFBIASOFF","REFTOP_VBGADJ","REFTOP_VBGUP","RTC_XTAL_SOURCE","STOP_MODE_CONFIG","VID_PLL_PREDIV","XTAL_24M_PWD","R","RW","W","mask","offset","ALLOW_AUTO_GATE","NO_AUTO_GATE","R","RW","W","mask","offset","CLKGATE_DELAY_0","CLKGATE_DELAY_1","CLKGATE_DELAY_2","CLKGATE_DELAY_3","CLKGATE_DELAY_4","CLKGATE_DELAY_5","CLKGATE_DELAY_6","CLKGATE_DELAY_7","R","RW","W","mask","offset","DISCON_HIGH_SNVS_0","DISCON_HIGH_SNVS_1","R","RW","W","mask","offset","MINUS_12_5_PERCENT","MINUS_25_PERCENT","MINUS_37_5_PERCENT","NOMINAL","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","REFTOP_SELFBIASOFF_0","REFTOP_SELFBIASOFF_1","R","RW","W","mask","offset","REFTOP_VBGADJ_0","REFTOP_VBGADJ_1","REFTOP_VBGADJ_2","REFTOP_VBGADJ_3","REFTOP_VBGADJ_4","REFTOP_VBGADJ_5","REFTOP_VBGADJ_6","REFTOP_VBGADJ_7","R","RW","W","mask","offset","R","RW","W","mask","offset","RTC_XTAL_SOURCE_0","RTC_XTAL_SOURCE_1","R","RW","W","mask","offset","STOP_MODE_CONFIG_0","STOP_MODE_CONFIG_1","STOP_MODE_CONFIG_2","STOP_MODE_CONFIG_3","R","RW","W","mask","offset","VID_PLL_PREDIV_0","VID_PLL_PREDIV_1","R","RW","W","mask","offset","BYPASS","ENABLE","HYST_MINUS","HYST_PLUS","INVERT","RC_OSC_PROG","RC_OSC_PROG_CUR","START","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","ENABLE","HYST_MINUS","HYST_PLUS","INVERT","RC_OSC_PROG","RC_OSC_PROG_CUR","START","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","ENABLE","HYST_MINUS","HYST_PLUS","INVERT","RC_OSC_PROG","RC_OSC_PROG_CUR","START","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","BYPASS","ENABLE","HYST_MINUS","HYST_PLUS","INVERT","RC_OSC_PROG","RC_OSC_PROG_CUR","START","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","COUNT_RC_CUR","COUNT_RC_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","COUNT_RC_CUR","COUNT_RC_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","COUNT_RC_CUR","COUNT_RC_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","COUNT_RC_CUR","COUNT_RC_TRG","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK_1M_ERR_FL","COUNT_1M_TRG","ENABLE_1M","MUX_1M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK_1M_ERR_FL","COUNT_1M_TRG","ENABLE_1M","MUX_1M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK_1M_ERR_FL","COUNT_1M_TRG","ENABLE_1M","MUX_1M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","CLK_1M_ERR_FL","COUNT_1M_TRG","ENABLE_1M","MUX_1M","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset","R","RW","W","mask","offset"],"q":[[0,"imxrt_ral"],[642,"imxrt_ral::adc"],[680,"imxrt_ral::adc::CAL"],[681,"imxrt_ral::adc::CAL::CAL_CODE"],[686,"imxrt_ral::adc::CFG"],[697,"imxrt_ral::adc::CFG::ADHSC"],[702,"imxrt_ral::adc::CFG::ADHSC::RW"],[704,"imxrt_ral::adc::CFG::ADICLK"],[709,"imxrt_ral::adc::CFG::ADICLK::RW"],[712,"imxrt_ral::adc::CFG::ADIV"],[717,"imxrt_ral::adc::CFG::ADIV::RW"],[721,"imxrt_ral::adc::CFG::ADLPC"],[726,"imxrt_ral::adc::CFG::ADLPC::RW"],[728,"imxrt_ral::adc::CFG::ADLSMP"],[733,"imxrt_ral::adc::CFG::ADLSMP::RW"],[735,"imxrt_ral::adc::CFG::ADSTS"],[740,"imxrt_ral::adc::CFG::ADSTS::RW"],[744,"imxrt_ral::adc::CFG::ADTRG"],[749,"imxrt_ral::adc::CFG::ADTRG::RW"],[751,"imxrt_ral::adc::CFG::AVGS"],[756,"imxrt_ral::adc::CFG::AVGS::RW"],[760,"imxrt_ral::adc::CFG::MODE"],[765,"imxrt_ral::adc::CFG::MODE::RW"],[768,"imxrt_ral::adc::CFG::OVWREN"],[773,"imxrt_ral::adc::CFG::OVWREN::RW"],[775,"imxrt_ral::adc::CFG::REFSEL"],[780,"imxrt_ral::adc::CFG::REFSEL::RW"],[781,"imxrt_ral::adc::CV"],[783,"imxrt_ral::adc::CV::CV1"],[788,"imxrt_ral::adc::CV::CV2"],[793,"imxrt_ral::adc::GC"],[801,"imxrt_ral::adc::GC::ACFE"],[806,"imxrt_ral::adc::GC::ACFE::RW"],[808,"imxrt_ral::adc::GC::ACFGT"],[813,"imxrt_ral::adc::GC::ACFGT::RW"],[815,"imxrt_ral::adc::GC::ACREN"],[820,"imxrt_ral::adc::GC::ACREN::RW"],[822,"imxrt_ral::adc::GC::ADACKEN"],[827,"imxrt_ral::adc::GC::ADACKEN::RW"],[829,"imxrt_ral::adc::GC::ADCO"],[834,"imxrt_ral::adc::GC::ADCO::RW"],[836,"imxrt_ral::adc::GC::AVGE"],[841,"imxrt_ral::adc::GC::AVGE::RW"],[843,"imxrt_ral::adc::GC::CAL"],[848,"imxrt_ral::adc::GC::DMAEN"],[853,"imxrt_ral::adc::GC::DMAEN::RW"],[855,"imxrt_ral::adc::GS"],[858,"imxrt_ral::adc::GS::ADACT"],[863,"imxrt_ral::adc::GS::ADACT::RW"],[865,"imxrt_ral::adc::GS::AWKST"],[870,"imxrt_ral::adc::GS::AWKST::RW"],[872,"imxrt_ral::adc::GS::CALF"],[877,"imxrt_ral::adc::GS::CALF::RW"],[879,"imxrt_ral::adc::HC"],[881,"imxrt_ral::adc::HC0"],[883,"imxrt_ral::adc::HC0::ADCH"],[888,"imxrt_ral::adc::HC0::ADCH::RW"],[891,"imxrt_ral::adc::HC0::AIEN"],[896,"imxrt_ral::adc::HC0::AIEN::RW"],[898,"imxrt_ral::adc::HC::ADCH"],[903,"imxrt_ral::adc::HC::ADCH::RW"],[906,"imxrt_ral::adc::HC::AIEN"],[911,"imxrt_ral::adc::HC::AIEN::RW"],[913,"imxrt_ral::adc::HS"],[914,"imxrt_ral::adc::HS::COCO0"],[919,"imxrt_ral::adc::OFS"],[921,"imxrt_ral::adc::OFS::OFS"],[926,"imxrt_ral::adc::OFS::SIGN"],[931,"imxrt_ral::adc::OFS::SIGN::RW"],[933,"imxrt_ral::adc::R"],[934,"imxrt_ral::adc::R0"],[935,"imxrt_ral::adc::R0::CDATA"],[940,"imxrt_ral::adc::R::CDATA"],[945,"imxrt_ral::adc_etc"],[1126,"imxrt_ral::adc_etc::CTRL"],[1135,"imxrt_ral::adc_etc::CTRL::DMA_MODE_SEL"],[1140,"imxrt_ral::adc_etc::CTRL::EXT0_TRIG_ENABLE"],[1145,"imxrt_ral::adc_etc::CTRL::EXT0_TRIG_PRIORITY"],[1150,"imxrt_ral::adc_etc::CTRL::EXT1_TRIG_ENABLE"],[1155,"imxrt_ral::adc_etc::CTRL::EXT1_TRIG_PRIORITY"],[1160,"imxrt_ral::adc_etc::CTRL::PRE_DIVIDER"],[1165,"imxrt_ral::adc_etc::CTRL::SOFTRST"],[1170,"imxrt_ral::adc_etc::CTRL::TRIG_ENABLE"],[1175,"imxrt_ral::adc_etc::CTRL::TSC_BYPASS"],[1180,"imxrt_ral::adc_etc::DMA_CTRL"],[1196,"imxrt_ral::adc_etc::DMA_CTRL::TRIG0_ENABLE"],[1201,"imxrt_ral::adc_etc::DMA_CTRL::TRIG0_REQ"],[1206,"imxrt_ral::adc_etc::DMA_CTRL::TRIG1_ENABLE"],[1211,"imxrt_ral::adc_etc::DMA_CTRL::TRIG1_REQ"],[1216,"imxrt_ral::adc_etc::DMA_CTRL::TRIG2_ENABLE"],[1221,"imxrt_ral::adc_etc::DMA_CTRL::TRIG2_REQ"],[1226,"imxrt_ral::adc_etc::DMA_CTRL::TRIG3_ENABLE"],[1231,"imxrt_ral::adc_etc::DMA_CTRL::TRIG3_REQ"],[1236,"imxrt_ral::adc_etc::DMA_CTRL::TRIG4_ENABLE"],[1241,"imxrt_ral::adc_etc::DMA_CTRL::TRIG4_REQ"],[1246,"imxrt_ral::adc_etc::DMA_CTRL::TRIG5_ENABLE"],[1251,"imxrt_ral::adc_etc::DMA_CTRL::TRIG5_REQ"],[1256,"imxrt_ral::adc_etc::DMA_CTRL::TRIG6_ENABLE"],[1261,"imxrt_ral::adc_etc::DMA_CTRL::TRIG6_REQ"],[1266,"imxrt_ral::adc_etc::DMA_CTRL::TRIG7_ENABLE"],[1271,"imxrt_ral::adc_etc::DMA_CTRL::TRIG7_REQ"],[1276,"imxrt_ral::adc_etc::DONE0_1_IRQ"],[1292,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG0_DONE0"],[1297,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG0_DONE1"],[1302,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG1_DONE0"],[1307,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG1_DONE1"],[1312,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG2_DONE0"],[1317,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG2_DONE1"],[1322,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG3_DONE0"],[1327,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG3_DONE1"],[1332,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG4_DONE0"],[1337,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG4_DONE1"],[1342,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG5_DONE0"],[1347,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG5_DONE1"],[1352,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG6_DONE0"],[1357,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG6_DONE1"],[1362,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG7_DONE0"],[1367,"imxrt_ral::adc_etc::DONE0_1_IRQ::TRIG7_DONE1"],[1372,"imxrt_ral::adc_etc::DONE2_ERR_IRQ"],[1388,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG0_DONE2"],[1393,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG0_ERR"],[1398,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG1_DONE2"],[1403,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG1_ERR"],[1408,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG2_DONE2"],[1413,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG2_ERR"],[1418,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG3_DONE2"],[1423,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG3_ERR"],[1428,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG4_DONE2"],[1433,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG4_ERR"],[1438,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG5_DONE2"],[1443,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG5_ERR"],[1448,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG6_DONE2"],[1453,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG6_ERR"],[1458,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG7_DONE2"],[1463,"imxrt_ral::adc_etc::DONE2_ERR_IRQ::TRIG7_ERR"],[1468,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0"],[1476,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::B2B0"],[1481,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::B2B1"],[1486,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::CSEL0"],[1491,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::CSEL1"],[1496,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::HWTS0"],[1501,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::HWTS1"],[1506,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::IE0"],[1511,"imxrt_ral::adc_etc::TRIG0_CHAIN_1_0::IE1"],[1516,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2"],[1524,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::B2B2"],[1529,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::B2B3"],[1534,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::CSEL2"],[1539,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::CSEL3"],[1544,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::HWTS2"],[1549,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::HWTS3"],[1554,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::IE2"],[1559,"imxrt_ral::adc_etc::TRIG0_CHAIN_3_2::IE3"],[1564,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4"],[1572,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::B2B4"],[1577,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::B2B5"],[1582,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::CSEL4"],[1587,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::CSEL5"],[1592,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::HWTS4"],[1597,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::HWTS5"],[1602,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::IE4"],[1607,"imxrt_ral::adc_etc::TRIG0_CHAIN_5_4::IE5"],[1612,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6"],[1620,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::B2B6"],[1625,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::B2B7"],[1630,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::CSEL6"],[1635,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::CSEL7"],[1640,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::HWTS6"],[1645,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::HWTS7"],[1650,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::IE6"],[1655,"imxrt_ral::adc_etc::TRIG0_CHAIN_7_6::IE7"],[1660,"imxrt_ral::adc_etc::TRIG0_COUNTER"],[1662,"imxrt_ral::adc_etc::TRIG0_COUNTER::INIT_DELAY"],[1667,"imxrt_ral::adc_etc::TRIG0_COUNTER::SAMPLE_INTERVAL"],[1672,"imxrt_ral::adc_etc::TRIG0_CTRL"],[1677,"imxrt_ral::adc_etc::TRIG0_CTRL::SW_TRIG"],[1682,"imxrt_ral::adc_etc::TRIG0_CTRL::SYNC_MODE"],[1687,"imxrt_ral::adc_etc::TRIG0_CTRL::TRIG_CHAIN"],[1692,"imxrt_ral::adc_etc::TRIG0_CTRL::TRIG_MODE"],[1697,"imxrt_ral::adc_etc::TRIG0_CTRL::TRIG_PRIORITY"],[1702,"imxrt_ral::adc_etc::TRIG0_RESULT_1_0"],[1704,"imxrt_ral::adc_etc::TRIG0_RESULT_1_0::DATA0"],[1709,"imxrt_ral::adc_etc::TRIG0_RESULT_1_0::DATA1"],[1714,"imxrt_ral::adc_etc::TRIG0_RESULT_3_2"],[1716,"imxrt_ral::adc_etc::TRIG0_RESULT_3_2::DATA2"],[1721,"imxrt_ral::adc_etc::TRIG0_RESULT_3_2::DATA3"],[1726,"imxrt_ral::adc_etc::TRIG0_RESULT_5_4"],[1728,"imxrt_ral::adc_etc::TRIG0_RESULT_5_4::DATA4"],[1733,"imxrt_ral::adc_etc::TRIG0_RESULT_5_4::DATA5"],[1738,"imxrt_ral::adc_etc::TRIG0_RESULT_7_6"],[1740,"imxrt_ral::adc_etc::TRIG0_RESULT_7_6::DATA6"],[1745,"imxrt_ral::adc_etc::TRIG0_RESULT_7_6::DATA7"],[1750,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0"],[1758,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::B2B0"],[1763,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::B2B1"],[1768,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::CSEL0"],[1773,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::CSEL1"],[1778,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::HWTS0"],[1783,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::HWTS1"],[1788,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::IE0"],[1793,"imxrt_ral::adc_etc::TRIG1_CHAIN_1_0::IE1"],[1798,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2"],[1806,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::B2B2"],[1811,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::B2B3"],[1816,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::CSEL2"],[1821,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::CSEL3"],[1826,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::HWTS2"],[1831,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::HWTS3"],[1836,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::IE2"],[1841,"imxrt_ral::adc_etc::TRIG1_CHAIN_3_2::IE3"],[1846,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4"],[1854,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::B2B4"],[1859,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::B2B5"],[1864,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::CSEL4"],[1869,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::CSEL5"],[1874,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::HWTS4"],[1879,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::HWTS5"],[1884,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::IE4"],[1889,"imxrt_ral::adc_etc::TRIG1_CHAIN_5_4::IE5"],[1894,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6"],[1902,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::B2B6"],[1907,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::B2B7"],[1912,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::CSEL6"],[1917,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::CSEL7"],[1922,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::HWTS6"],[1927,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::HWTS7"],[1932,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::IE6"],[1937,"imxrt_ral::adc_etc::TRIG1_CHAIN_7_6::IE7"],[1942,"imxrt_ral::adc_etc::TRIG1_COUNTER"],[1944,"imxrt_ral::adc_etc::TRIG1_COUNTER::INIT_DELAY"],[1949,"imxrt_ral::adc_etc::TRIG1_COUNTER::SAMPLE_INTERVAL"],[1954,"imxrt_ral::adc_etc::TRIG1_CTRL"],[1959,"imxrt_ral::adc_etc::TRIG1_CTRL::SW_TRIG"],[1964,"imxrt_ral::adc_etc::TRIG1_CTRL::SYNC_MODE"],[1969,"imxrt_ral::adc_etc::TRIG1_CTRL::TRIG_CHAIN"],[1974,"imxrt_ral::adc_etc::TRIG1_CTRL::TRIG_MODE"],[1979,"imxrt_ral::adc_etc::TRIG1_CTRL::TRIG_PRIORITY"],[1984,"imxrt_ral::adc_etc::TRIG1_RESULT_1_0"],[1986,"imxrt_ral::adc_etc::TRIG1_RESULT_1_0::DATA0"],[1991,"imxrt_ral::adc_etc::TRIG1_RESULT_1_0::DATA1"],[1996,"imxrt_ral::adc_etc::TRIG1_RESULT_3_2"],[1998,"imxrt_ral::adc_etc::TRIG1_RESULT_3_2::DATA2"],[2003,"imxrt_ral::adc_etc::TRIG1_RESULT_3_2::DATA3"],[2008,"imxrt_ral::adc_etc::TRIG1_RESULT_5_4"],[2010,"imxrt_ral::adc_etc::TRIG1_RESULT_5_4::DATA4"],[2015,"imxrt_ral::adc_etc::TRIG1_RESULT_5_4::DATA5"],[2020,"imxrt_ral::adc_etc::TRIG1_RESULT_7_6"],[2022,"imxrt_ral::adc_etc::TRIG1_RESULT_7_6::DATA6"],[2027,"imxrt_ral::adc_etc::TRIG1_RESULT_7_6::DATA7"],[2032,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0"],[2040,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::B2B0"],[2045,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::B2B1"],[2050,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::CSEL0"],[2055,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::CSEL1"],[2060,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::HWTS0"],[2065,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::HWTS1"],[2070,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::IE0"],[2075,"imxrt_ral::adc_etc::TRIG2_CHAIN_1_0::IE1"],[2080,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2"],[2088,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::B2B2"],[2093,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::B2B3"],[2098,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::CSEL2"],[2103,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::CSEL3"],[2108,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::HWTS2"],[2113,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::HWTS3"],[2118,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::IE2"],[2123,"imxrt_ral::adc_etc::TRIG2_CHAIN_3_2::IE3"],[2128,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4"],[2136,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::B2B4"],[2141,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::B2B5"],[2146,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::CSEL4"],[2151,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::CSEL5"],[2156,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::HWTS4"],[2161,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::HWTS5"],[2166,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::IE4"],[2171,"imxrt_ral::adc_etc::TRIG2_CHAIN_5_4::IE5"],[2176,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6"],[2184,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::B2B6"],[2189,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::B2B7"],[2194,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::CSEL6"],[2199,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::CSEL7"],[2204,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::HWTS6"],[2209,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::HWTS7"],[2214,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::IE6"],[2219,"imxrt_ral::adc_etc::TRIG2_CHAIN_7_6::IE7"],[2224,"imxrt_ral::adc_etc::TRIG2_COUNTER"],[2226,"imxrt_ral::adc_etc::TRIG2_COUNTER::INIT_DELAY"],[2231,"imxrt_ral::adc_etc::TRIG2_COUNTER::SAMPLE_INTERVAL"],[2236,"imxrt_ral::adc_etc::TRIG2_CTRL"],[2241,"imxrt_ral::adc_etc::TRIG2_CTRL::SW_TRIG"],[2246,"imxrt_ral::adc_etc::TRIG2_CTRL::SYNC_MODE"],[2251,"imxrt_ral::adc_etc::TRIG2_CTRL::TRIG_CHAIN"],[2256,"imxrt_ral::adc_etc::TRIG2_CTRL::TRIG_MODE"],[2261,"imxrt_ral::adc_etc::TRIG2_CTRL::TRIG_PRIORITY"],[2266,"imxrt_ral::adc_etc::TRIG2_RESULT_1_0"],[2268,"imxrt_ral::adc_etc::TRIG2_RESULT_1_0::DATA0"],[2273,"imxrt_ral::adc_etc::TRIG2_RESULT_1_0::DATA1"],[2278,"imxrt_ral::adc_etc::TRIG2_RESULT_3_2"],[2280,"imxrt_ral::adc_etc::TRIG2_RESULT_3_2::DATA2"],[2285,"imxrt_ral::adc_etc::TRIG2_RESULT_3_2::DATA3"],[2290,"imxrt_ral::adc_etc::TRIG2_RESULT_5_4"],[2292,"imxrt_ral::adc_etc::TRIG2_RESULT_5_4::DATA4"],[2297,"imxrt_ral::adc_etc::TRIG2_RESULT_5_4::DATA5"],[2302,"imxrt_ral::adc_etc::TRIG2_RESULT_7_6"],[2304,"imxrt_ral::adc_etc::TRIG2_RESULT_7_6::DATA6"],[2309,"imxrt_ral::adc_etc::TRIG2_RESULT_7_6::DATA7"],[2314,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0"],[2322,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::B2B0"],[2327,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::B2B1"],[2332,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::CSEL0"],[2337,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::CSEL1"],[2342,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::HWTS0"],[2347,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::HWTS1"],[2352,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::IE0"],[2357,"imxrt_ral::adc_etc::TRIG3_CHAIN_1_0::IE1"],[2362,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2"],[2370,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::B2B2"],[2375,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::B2B3"],[2380,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::CSEL2"],[2385,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::CSEL3"],[2390,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::HWTS2"],[2395,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::HWTS3"],[2400,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::IE2"],[2405,"imxrt_ral::adc_etc::TRIG3_CHAIN_3_2::IE3"],[2410,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4"],[2418,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::B2B4"],[2423,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::B2B5"],[2428,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::CSEL4"],[2433,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::CSEL5"],[2438,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::HWTS4"],[2443,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::HWTS5"],[2448,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::IE4"],[2453,"imxrt_ral::adc_etc::TRIG3_CHAIN_5_4::IE5"],[2458,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6"],[2466,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::B2B6"],[2471,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::B2B7"],[2476,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::CSEL6"],[2481,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::CSEL7"],[2486,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::HWTS6"],[2491,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::HWTS7"],[2496,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::IE6"],[2501,"imxrt_ral::adc_etc::TRIG3_CHAIN_7_6::IE7"],[2506,"imxrt_ral::adc_etc::TRIG3_COUNTER"],[2508,"imxrt_ral::adc_etc::TRIG3_COUNTER::INIT_DELAY"],[2513,"imxrt_ral::adc_etc::TRIG3_COUNTER::SAMPLE_INTERVAL"],[2518,"imxrt_ral::adc_etc::TRIG3_CTRL"],[2523,"imxrt_ral::adc_etc::TRIG3_CTRL::SW_TRIG"],[2528,"imxrt_ral::adc_etc::TRIG3_CTRL::SYNC_MODE"],[2533,"imxrt_ral::adc_etc::TRIG3_CTRL::TRIG_CHAIN"],[2538,"imxrt_ral::adc_etc::TRIG3_CTRL::TRIG_MODE"],[2543,"imxrt_ral::adc_etc::TRIG3_CTRL::TRIG_PRIORITY"],[2548,"imxrt_ral::adc_etc::TRIG3_RESULT_1_0"],[2550,"imxrt_ral::adc_etc::TRIG3_RESULT_1_0::DATA0"],[2555,"imxrt_ral::adc_etc::TRIG3_RESULT_1_0::DATA1"],[2560,"imxrt_ral::adc_etc::TRIG3_RESULT_3_2"],[2562,"imxrt_ral::adc_etc::TRIG3_RESULT_3_2::DATA2"],[2567,"imxrt_ral::adc_etc::TRIG3_RESULT_3_2::DATA3"],[2572,"imxrt_ral::adc_etc::TRIG3_RESULT_5_4"],[2574,"imxrt_ral::adc_etc::TRIG3_RESULT_5_4::DATA4"],[2579,"imxrt_ral::adc_etc::TRIG3_RESULT_5_4::DATA5"],[2584,"imxrt_ral::adc_etc::TRIG3_RESULT_7_6"],[2586,"imxrt_ral::adc_etc::TRIG3_RESULT_7_6::DATA6"],[2591,"imxrt_ral::adc_etc::TRIG3_RESULT_7_6::DATA7"],[2596,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0"],[2604,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::B2B0"],[2609,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::B2B1"],[2614,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::CSEL0"],[2619,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::CSEL1"],[2624,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::HWTS0"],[2629,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::HWTS1"],[2634,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::IE0"],[2639,"imxrt_ral::adc_etc::TRIG4_CHAIN_1_0::IE1"],[2644,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2"],[2652,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::B2B2"],[2657,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::B2B3"],[2662,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::CSEL2"],[2667,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::CSEL3"],[2672,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::HWTS2"],[2677,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::HWTS3"],[2682,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::IE2"],[2687,"imxrt_ral::adc_etc::TRIG4_CHAIN_3_2::IE3"],[2692,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4"],[2700,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::B2B4"],[2705,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::B2B5"],[2710,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::CSEL4"],[2715,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::CSEL5"],[2720,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::HWTS4"],[2725,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::HWTS5"],[2730,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::IE4"],[2735,"imxrt_ral::adc_etc::TRIG4_CHAIN_5_4::IE5"],[2740,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6"],[2748,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::B2B6"],[2753,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::B2B7"],[2758,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::CSEL6"],[2763,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::CSEL7"],[2768,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::HWTS6"],[2773,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::HWTS7"],[2778,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::IE6"],[2783,"imxrt_ral::adc_etc::TRIG4_CHAIN_7_6::IE7"],[2788,"imxrt_ral::adc_etc::TRIG4_COUNTER"],[2790,"imxrt_ral::adc_etc::TRIG4_COUNTER::INIT_DELAY"],[2795,"imxrt_ral::adc_etc::TRIG4_COUNTER::SAMPLE_INTERVAL"],[2800,"imxrt_ral::adc_etc::TRIG4_CTRL"],[2805,"imxrt_ral::adc_etc::TRIG4_CTRL::SW_TRIG"],[2810,"imxrt_ral::adc_etc::TRIG4_CTRL::SYNC_MODE"],[2815,"imxrt_ral::adc_etc::TRIG4_CTRL::TRIG_CHAIN"],[2820,"imxrt_ral::adc_etc::TRIG4_CTRL::TRIG_MODE"],[2825,"imxrt_ral::adc_etc::TRIG4_CTRL::TRIG_PRIORITY"],[2830,"imxrt_ral::adc_etc::TRIG4_RESULT_1_0"],[2832,"imxrt_ral::adc_etc::TRIG4_RESULT_1_0::DATA0"],[2837,"imxrt_ral::adc_etc::TRIG4_RESULT_1_0::DATA1"],[2842,"imxrt_ral::adc_etc::TRIG4_RESULT_3_2"],[2844,"imxrt_ral::adc_etc::TRIG4_RESULT_3_2::DATA2"],[2849,"imxrt_ral::adc_etc::TRIG4_RESULT_3_2::DATA3"],[2854,"imxrt_ral::adc_etc::TRIG4_RESULT_5_4"],[2856,"imxrt_ral::adc_etc::TRIG4_RESULT_5_4::DATA4"],[2861,"imxrt_ral::adc_etc::TRIG4_RESULT_5_4::DATA5"],[2866,"imxrt_ral::adc_etc::TRIG4_RESULT_7_6"],[2868,"imxrt_ral::adc_etc::TRIG4_RESULT_7_6::DATA6"],[2873,"imxrt_ral::adc_etc::TRIG4_RESULT_7_6::DATA7"],[2878,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0"],[2886,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::B2B0"],[2891,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::B2B1"],[2896,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::CSEL0"],[2901,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::CSEL1"],[2906,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::HWTS0"],[2911,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::HWTS1"],[2916,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::IE0"],[2921,"imxrt_ral::adc_etc::TRIG5_CHAIN_1_0::IE1"],[2926,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2"],[2934,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::B2B2"],[2939,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::B2B3"],[2944,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::CSEL2"],[2949,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::CSEL3"],[2954,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::HWTS2"],[2959,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::HWTS3"],[2964,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::IE2"],[2969,"imxrt_ral::adc_etc::TRIG5_CHAIN_3_2::IE3"],[2974,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4"],[2982,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::B2B4"],[2987,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::B2B5"],[2992,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::CSEL4"],[2997,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::CSEL5"],[3002,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::HWTS4"],[3007,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::HWTS5"],[3012,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::IE4"],[3017,"imxrt_ral::adc_etc::TRIG5_CHAIN_5_4::IE5"],[3022,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6"],[3030,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::B2B6"],[3035,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::B2B7"],[3040,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::CSEL6"],[3045,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::CSEL7"],[3050,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::HWTS6"],[3055,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::HWTS7"],[3060,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::IE6"],[3065,"imxrt_ral::adc_etc::TRIG5_CHAIN_7_6::IE7"],[3070,"imxrt_ral::adc_etc::TRIG5_COUNTER"],[3072,"imxrt_ral::adc_etc::TRIG5_COUNTER::INIT_DELAY"],[3077,"imxrt_ral::adc_etc::TRIG5_COUNTER::SAMPLE_INTERVAL"],[3082,"imxrt_ral::adc_etc::TRIG5_CTRL"],[3087,"imxrt_ral::adc_etc::TRIG5_CTRL::SW_TRIG"],[3092,"imxrt_ral::adc_etc::TRIG5_CTRL::SYNC_MODE"],[3097,"imxrt_ral::adc_etc::TRIG5_CTRL::TRIG_CHAIN"],[3102,"imxrt_ral::adc_etc::TRIG5_CTRL::TRIG_MODE"],[3107,"imxrt_ral::adc_etc::TRIG5_CTRL::TRIG_PRIORITY"],[3112,"imxrt_ral::adc_etc::TRIG5_RESULT_1_0"],[3114,"imxrt_ral::adc_etc::TRIG5_RESULT_1_0::DATA0"],[3119,"imxrt_ral::adc_etc::TRIG5_RESULT_1_0::DATA1"],[3124,"imxrt_ral::adc_etc::TRIG5_RESULT_3_2"],[3126,"imxrt_ral::adc_etc::TRIG5_RESULT_3_2::DATA2"],[3131,"imxrt_ral::adc_etc::TRIG5_RESULT_3_2::DATA3"],[3136,"imxrt_ral::adc_etc::TRIG5_RESULT_5_4"],[3138,"imxrt_ral::adc_etc::TRIG5_RESULT_5_4::DATA4"],[3143,"imxrt_ral::adc_etc::TRIG5_RESULT_5_4::DATA5"],[3148,"imxrt_ral::adc_etc::TRIG5_RESULT_7_6"],[3150,"imxrt_ral::adc_etc::TRIG5_RESULT_7_6::DATA6"],[3155,"imxrt_ral::adc_etc::TRIG5_RESULT_7_6::DATA7"],[3160,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0"],[3168,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::B2B0"],[3173,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::B2B1"],[3178,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::CSEL0"],[3183,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::CSEL1"],[3188,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::HWTS0"],[3193,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::HWTS1"],[3198,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::IE0"],[3203,"imxrt_ral::adc_etc::TRIG6_CHAIN_1_0::IE1"],[3208,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2"],[3216,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::B2B2"],[3221,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::B2B3"],[3226,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::CSEL2"],[3231,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::CSEL3"],[3236,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::HWTS2"],[3241,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::HWTS3"],[3246,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::IE2"],[3251,"imxrt_ral::adc_etc::TRIG6_CHAIN_3_2::IE3"],[3256,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4"],[3264,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::B2B4"],[3269,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::B2B5"],[3274,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::CSEL4"],[3279,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::CSEL5"],[3284,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::HWTS4"],[3289,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::HWTS5"],[3294,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::IE4"],[3299,"imxrt_ral::adc_etc::TRIG6_CHAIN_5_4::IE5"],[3304,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6"],[3312,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::B2B6"],[3317,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::B2B7"],[3322,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::CSEL6"],[3327,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::CSEL7"],[3332,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::HWTS6"],[3337,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::HWTS7"],[3342,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::IE6"],[3347,"imxrt_ral::adc_etc::TRIG6_CHAIN_7_6::IE7"],[3352,"imxrt_ral::adc_etc::TRIG6_COUNTER"],[3354,"imxrt_ral::adc_etc::TRIG6_COUNTER::INIT_DELAY"],[3359,"imxrt_ral::adc_etc::TRIG6_COUNTER::SAMPLE_INTERVAL"],[3364,"imxrt_ral::adc_etc::TRIG6_CTRL"],[3369,"imxrt_ral::adc_etc::TRIG6_CTRL::SW_TRIG"],[3374,"imxrt_ral::adc_etc::TRIG6_CTRL::SYNC_MODE"],[3379,"imxrt_ral::adc_etc::TRIG6_CTRL::TRIG_CHAIN"],[3384,"imxrt_ral::adc_etc::TRIG6_CTRL::TRIG_MODE"],[3389,"imxrt_ral::adc_etc::TRIG6_CTRL::TRIG_PRIORITY"],[3394,"imxrt_ral::adc_etc::TRIG6_RESULT_1_0"],[3396,"imxrt_ral::adc_etc::TRIG6_RESULT_1_0::DATA0"],[3401,"imxrt_ral::adc_etc::TRIG6_RESULT_1_0::DATA1"],[3406,"imxrt_ral::adc_etc::TRIG6_RESULT_3_2"],[3408,"imxrt_ral::adc_etc::TRIG6_RESULT_3_2::DATA2"],[3413,"imxrt_ral::adc_etc::TRIG6_RESULT_3_2::DATA3"],[3418,"imxrt_ral::adc_etc::TRIG6_RESULT_5_4"],[3420,"imxrt_ral::adc_etc::TRIG6_RESULT_5_4::DATA4"],[3425,"imxrt_ral::adc_etc::TRIG6_RESULT_5_4::DATA5"],[3430,"imxrt_ral::adc_etc::TRIG6_RESULT_7_6"],[3432,"imxrt_ral::adc_etc::TRIG6_RESULT_7_6::DATA6"],[3437,"imxrt_ral::adc_etc::TRIG6_RESULT_7_6::DATA7"],[3442,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0"],[3450,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::B2B0"],[3455,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::B2B1"],[3460,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::CSEL0"],[3465,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::CSEL1"],[3470,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::HWTS0"],[3475,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::HWTS1"],[3480,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::IE0"],[3485,"imxrt_ral::adc_etc::TRIG7_CHAIN_1_0::IE1"],[3490,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2"],[3498,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::B2B2"],[3503,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::B2B3"],[3508,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::CSEL2"],[3513,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::CSEL3"],[3518,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::HWTS2"],[3523,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::HWTS3"],[3528,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::IE2"],[3533,"imxrt_ral::adc_etc::TRIG7_CHAIN_3_2::IE3"],[3538,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4"],[3546,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::B2B4"],[3551,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::B2B5"],[3556,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::CSEL4"],[3561,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::CSEL5"],[3566,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::HWTS4"],[3571,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::HWTS5"],[3576,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::IE4"],[3581,"imxrt_ral::adc_etc::TRIG7_CHAIN_5_4::IE5"],[3586,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6"],[3594,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::B2B6"],[3599,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::B2B7"],[3604,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::CSEL6"],[3609,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::CSEL7"],[3614,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::HWTS6"],[3619,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::HWTS7"],[3624,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::IE6"],[3629,"imxrt_ral::adc_etc::TRIG7_CHAIN_7_6::IE7"],[3634,"imxrt_ral::adc_etc::TRIG7_COUNTER"],[3636,"imxrt_ral::adc_etc::TRIG7_COUNTER::INIT_DELAY"],[3641,"imxrt_ral::adc_etc::TRIG7_COUNTER::SAMPLE_INTERVAL"],[3646,"imxrt_ral::adc_etc::TRIG7_CTRL"],[3651,"imxrt_ral::adc_etc::TRIG7_CTRL::SW_TRIG"],[3656,"imxrt_ral::adc_etc::TRIG7_CTRL::SYNC_MODE"],[3661,"imxrt_ral::adc_etc::TRIG7_CTRL::TRIG_CHAIN"],[3666,"imxrt_ral::adc_etc::TRIG7_CTRL::TRIG_MODE"],[3671,"imxrt_ral::adc_etc::TRIG7_CTRL::TRIG_PRIORITY"],[3676,"imxrt_ral::adc_etc::TRIG7_RESULT_1_0"],[3678,"imxrt_ral::adc_etc::TRIG7_RESULT_1_0::DATA0"],[3683,"imxrt_ral::adc_etc::TRIG7_RESULT_1_0::DATA1"],[3688,"imxrt_ral::adc_etc::TRIG7_RESULT_3_2"],[3690,"imxrt_ral::adc_etc::TRIG7_RESULT_3_2::DATA2"],[3695,"imxrt_ral::adc_etc::TRIG7_RESULT_3_2::DATA3"],[3700,"imxrt_ral::adc_etc::TRIG7_RESULT_5_4"],[3702,"imxrt_ral::adc_etc::TRIG7_RESULT_5_4::DATA4"],[3707,"imxrt_ral::adc_etc::TRIG7_RESULT_5_4::DATA5"],[3712,"imxrt_ral::adc_etc::TRIG7_RESULT_7_6"],[3714,"imxrt_ral::adc_etc::TRIG7_RESULT_7_6::DATA6"],[3719,"imxrt_ral::adc_etc::TRIG7_RESULT_7_6::DATA7"],[3724,"imxrt_ral::aipstz"],[3758,"imxrt_ral::aipstz::MPR"],[3763,"imxrt_ral::aipstz::MPR::MPROT0"],[3768,"imxrt_ral::aipstz::MPR::MPROT0::RW"],[3770,"imxrt_ral::aipstz::MPR::MPROT1"],[3775,"imxrt_ral::aipstz::MPR::MPROT1::RW"],[3777,"imxrt_ral::aipstz::MPR::MPROT2"],[3782,"imxrt_ral::aipstz::MPR::MPROT2::RW"],[3784,"imxrt_ral::aipstz::MPR::MPROT3"],[3789,"imxrt_ral::aipstz::MPR::MPROT3::RW"],[3791,"imxrt_ral::aipstz::MPR::MPROT5"],[3796,"imxrt_ral::aipstz::MPR::MPROT5::RW"],[3798,"imxrt_ral::aipstz::OPACR"],[3806,"imxrt_ral::aipstz::OPACR1"],[3814,"imxrt_ral::aipstz::OPACR1::OPAC10"],[3819,"imxrt_ral::aipstz::OPACR1::OPAC10::RW"],[3821,"imxrt_ral::aipstz::OPACR1::OPAC11"],[3826,"imxrt_ral::aipstz::OPACR1::OPAC11::RW"],[3828,"imxrt_ral::aipstz::OPACR1::OPAC12"],[3833,"imxrt_ral::aipstz::OPACR1::OPAC12::RW"],[3835,"imxrt_ral::aipstz::OPACR1::OPAC13"],[3840,"imxrt_ral::aipstz::OPACR1::OPAC13::RW"],[3842,"imxrt_ral::aipstz::OPACR1::OPAC14"],[3847,"imxrt_ral::aipstz::OPACR1::OPAC14::RW"],[3849,"imxrt_ral::aipstz::OPACR1::OPAC15"],[3854,"imxrt_ral::aipstz::OPACR1::OPAC15::RW"],[3856,"imxrt_ral::aipstz::OPACR1::OPAC8"],[3861,"imxrt_ral::aipstz::OPACR1::OPAC8::RW"],[3863,"imxrt_ral::aipstz::OPACR1::OPAC9"],[3868,"imxrt_ral::aipstz::OPACR1::OPAC9::RW"],[3870,"imxrt_ral::aipstz::OPACR2"],[3878,"imxrt_ral::aipstz::OPACR2::OPAC16"],[3883,"imxrt_ral::aipstz::OPACR2::OPAC16::RW"],[3885,"imxrt_ral::aipstz::OPACR2::OPAC17"],[3890,"imxrt_ral::aipstz::OPACR2::OPAC17::RW"],[3892,"imxrt_ral::aipstz::OPACR2::OPAC18"],[3897,"imxrt_ral::aipstz::OPACR2::OPAC18::RW"],[3899,"imxrt_ral::aipstz::OPACR2::OPAC19"],[3904,"imxrt_ral::aipstz::OPACR2::OPAC19::RW"],[3906,"imxrt_ral::aipstz::OPACR2::OPAC20"],[3911,"imxrt_ral::aipstz::OPACR2::OPAC20::RW"],[3913,"imxrt_ral::aipstz::OPACR2::OPAC21"],[3918,"imxrt_ral::aipstz::OPACR2::OPAC21::RW"],[3920,"imxrt_ral::aipstz::OPACR2::OPAC22"],[3925,"imxrt_ral::aipstz::OPACR2::OPAC22::RW"],[3927,"imxrt_ral::aipstz::OPACR2::OPAC23"],[3932,"imxrt_ral::aipstz::OPACR2::OPAC23::RW"],[3934,"imxrt_ral::aipstz::OPACR3"],[3942,"imxrt_ral::aipstz::OPACR3::OPAC24"],[3947,"imxrt_ral::aipstz::OPACR3::OPAC24::RW"],[3949,"imxrt_ral::aipstz::OPACR3::OPAC25"],[3954,"imxrt_ral::aipstz::OPACR3::OPAC25::RW"],[3956,"imxrt_ral::aipstz::OPACR3::OPAC26"],[3961,"imxrt_ral::aipstz::OPACR3::OPAC26::RW"],[3963,"imxrt_ral::aipstz::OPACR3::OPAC27"],[3968,"imxrt_ral::aipstz::OPACR3::OPAC27::RW"],[3970,"imxrt_ral::aipstz::OPACR3::OPAC28"],[3975,"imxrt_ral::aipstz::OPACR3::OPAC28::RW"],[3977,"imxrt_ral::aipstz::OPACR3::OPAC29"],[3982,"imxrt_ral::aipstz::OPACR3::OPAC29::RW"],[3984,"imxrt_ral::aipstz::OPACR3::OPAC30"],[3989,"imxrt_ral::aipstz::OPACR3::OPAC30::RW"],[3991,"imxrt_ral::aipstz::OPACR3::OPAC31"],[3996,"imxrt_ral::aipstz::OPACR3::OPAC31::RW"],[3998,"imxrt_ral::aipstz::OPACR4"],[4000,"imxrt_ral::aipstz::OPACR4::OPAC32"],[4005,"imxrt_ral::aipstz::OPACR4::OPAC32::RW"],[4007,"imxrt_ral::aipstz::OPACR4::OPAC33"],[4012,"imxrt_ral::aipstz::OPACR4::OPAC33::RW"],[4014,"imxrt_ral::aipstz::OPACR::OPAC0"],[4019,"imxrt_ral::aipstz::OPACR::OPAC0::RW"],[4021,"imxrt_ral::aipstz::OPACR::OPAC1"],[4026,"imxrt_ral::aipstz::OPACR::OPAC1::RW"],[4028,"imxrt_ral::aipstz::OPACR::OPAC2"],[4033,"imxrt_ral::aipstz::OPACR::OPAC2::RW"],[4035,"imxrt_ral::aipstz::OPACR::OPAC3"],[4040,"imxrt_ral::aipstz::OPACR::OPAC3::RW"],[4042,"imxrt_ral::aipstz::OPACR::OPAC4"],[4047,"imxrt_ral::aipstz::OPACR::OPAC4::RW"],[4049,"imxrt_ral::aipstz::OPACR::OPAC5"],[4054,"imxrt_ral::aipstz::OPACR::OPAC5::RW"],[4056,"imxrt_ral::aipstz::OPACR::OPAC6"],[4061,"imxrt_ral::aipstz::OPACR::OPAC6::RW"],[4063,"imxrt_ral::aipstz::OPACR::OPAC7"],[4068,"imxrt_ral::aipstz::OPACR::OPAC7::RW"],[4070,"imxrt_ral::aoi"],[4102,"imxrt_ral::aoi::BFCRT010"],[4110,"imxrt_ral::aoi::BFCRT010::PT0_AC"],[4115,"imxrt_ral::aoi::BFCRT010::PT0_AC::RW"],[4119,"imxrt_ral::aoi::BFCRT010::PT0_BC"],[4124,"imxrt_ral::aoi::BFCRT010::PT0_BC::RW"],[4128,"imxrt_ral::aoi::BFCRT010::PT0_CC"],[4133,"imxrt_ral::aoi::BFCRT010::PT0_CC::RW"],[4137,"imxrt_ral::aoi::BFCRT010::PT0_DC"],[4142,"imxrt_ral::aoi::BFCRT010::PT0_DC::RW"],[4146,"imxrt_ral::aoi::BFCRT010::PT1_AC"],[4151,"imxrt_ral::aoi::BFCRT010::PT1_AC::RW"],[4155,"imxrt_ral::aoi::BFCRT010::PT1_BC"],[4160,"imxrt_ral::aoi::BFCRT010::PT1_BC::RW"],[4164,"imxrt_ral::aoi::BFCRT010::PT1_CC"],[4169,"imxrt_ral::aoi::BFCRT010::PT1_CC::RW"],[4173,"imxrt_ral::aoi::BFCRT010::PT1_DC"],[4178,"imxrt_ral::aoi::BFCRT010::PT1_DC::RW"],[4182,"imxrt_ral::aoi::BFCRT011"],[4190,"imxrt_ral::aoi::BFCRT011::PT0_AC"],[4195,"imxrt_ral::aoi::BFCRT011::PT0_AC::RW"],[4199,"imxrt_ral::aoi::BFCRT011::PT0_BC"],[4204,"imxrt_ral::aoi::BFCRT011::PT0_BC::RW"],[4208,"imxrt_ral::aoi::BFCRT011::PT0_CC"],[4213,"imxrt_ral::aoi::BFCRT011::PT0_CC::RW"],[4217,"imxrt_ral::aoi::BFCRT011::PT0_DC"],[4222,"imxrt_ral::aoi::BFCRT011::PT0_DC::RW"],[4226,"imxrt_ral::aoi::BFCRT011::PT1_AC"],[4231,"imxrt_ral::aoi::BFCRT011::PT1_AC::RW"],[4235,"imxrt_ral::aoi::BFCRT011::PT1_BC"],[4240,"imxrt_ral::aoi::BFCRT011::PT1_BC::RW"],[4244,"imxrt_ral::aoi::BFCRT011::PT1_CC"],[4249,"imxrt_ral::aoi::BFCRT011::PT1_CC::RW"],[4253,"imxrt_ral::aoi::BFCRT011::PT1_DC"],[4258,"imxrt_ral::aoi::BFCRT011::PT1_DC::RW"],[4262,"imxrt_ral::aoi::BFCRT012"],[4270,"imxrt_ral::aoi::BFCRT012::PT0_AC"],[4275,"imxrt_ral::aoi::BFCRT012::PT0_AC::RW"],[4279,"imxrt_ral::aoi::BFCRT012::PT0_BC"],[4284,"imxrt_ral::aoi::BFCRT012::PT0_BC::RW"],[4288,"imxrt_ral::aoi::BFCRT012::PT0_CC"],[4293,"imxrt_ral::aoi::BFCRT012::PT0_CC::RW"],[4297,"imxrt_ral::aoi::BFCRT012::PT0_DC"],[4302,"imxrt_ral::aoi::BFCRT012::PT0_DC::RW"],[4306,"imxrt_ral::aoi::BFCRT012::PT1_AC"],[4311,"imxrt_ral::aoi::BFCRT012::PT1_AC::RW"],[4315,"imxrt_ral::aoi::BFCRT012::PT1_BC"],[4320,"imxrt_ral::aoi::BFCRT012::PT1_BC::RW"],[4324,"imxrt_ral::aoi::BFCRT012::PT1_CC"],[4329,"imxrt_ral::aoi::BFCRT012::PT1_CC::RW"],[4333,"imxrt_ral::aoi::BFCRT012::PT1_DC"],[4338,"imxrt_ral::aoi::BFCRT012::PT1_DC::RW"],[4342,"imxrt_ral::aoi::BFCRT013"],[4350,"imxrt_ral::aoi::BFCRT013::PT0_AC"],[4355,"imxrt_ral::aoi::BFCRT013::PT0_AC::RW"],[4359,"imxrt_ral::aoi::BFCRT013::PT0_BC"],[4364,"imxrt_ral::aoi::BFCRT013::PT0_BC::RW"],[4368,"imxrt_ral::aoi::BFCRT013::PT0_CC"],[4373,"imxrt_ral::aoi::BFCRT013::PT0_CC::RW"],[4377,"imxrt_ral::aoi::BFCRT013::PT0_DC"],[4382,"imxrt_ral::aoi::BFCRT013::PT0_DC::RW"],[4386,"imxrt_ral::aoi::BFCRT013::PT1_AC"],[4391,"imxrt_ral::aoi::BFCRT013::PT1_AC::RW"],[4395,"imxrt_ral::aoi::BFCRT013::PT1_BC"],[4400,"imxrt_ral::aoi::BFCRT013::PT1_BC::RW"],[4404,"imxrt_ral::aoi::BFCRT013::PT1_CC"],[4409,"imxrt_ral::aoi::BFCRT013::PT1_CC::RW"],[4413,"imxrt_ral::aoi::BFCRT013::PT1_DC"],[4418,"imxrt_ral::aoi::BFCRT013::PT1_DC::RW"],[4422,"imxrt_ral::aoi::BFCRT230"],[4430,"imxrt_ral::aoi::BFCRT230::PT2_AC"],[4435,"imxrt_ral::aoi::BFCRT230::PT2_AC::RW"],[4439,"imxrt_ral::aoi::BFCRT230::PT2_BC"],[4444,"imxrt_ral::aoi::BFCRT230::PT2_BC::RW"],[4448,"imxrt_ral::aoi::BFCRT230::PT2_CC"],[4453,"imxrt_ral::aoi::BFCRT230::PT2_CC::RW"],[4457,"imxrt_ral::aoi::BFCRT230::PT2_DC"],[4462,"imxrt_ral::aoi::BFCRT230::PT2_DC::RW"],[4466,"imxrt_ral::aoi::BFCRT230::PT3_AC"],[4471,"imxrt_ral::aoi::BFCRT230::PT3_AC::RW"],[4475,"imxrt_ral::aoi::BFCRT230::PT3_BC"],[4480,"imxrt_ral::aoi::BFCRT230::PT3_BC::RW"],[4484,"imxrt_ral::aoi::BFCRT230::PT3_CC"],[4489,"imxrt_ral::aoi::BFCRT230::PT3_CC::RW"],[4493,"imxrt_ral::aoi::BFCRT230::PT3_DC"],[4498,"imxrt_ral::aoi::BFCRT230::PT3_DC::RW"],[4502,"imxrt_ral::aoi::BFCRT231"],[4510,"imxrt_ral::aoi::BFCRT231::PT2_AC"],[4515,"imxrt_ral::aoi::BFCRT231::PT2_AC::RW"],[4519,"imxrt_ral::aoi::BFCRT231::PT2_BC"],[4524,"imxrt_ral::aoi::BFCRT231::PT2_BC::RW"],[4528,"imxrt_ral::aoi::BFCRT231::PT2_CC"],[4533,"imxrt_ral::aoi::BFCRT231::PT2_CC::RW"],[4537,"imxrt_ral::aoi::BFCRT231::PT2_DC"],[4542,"imxrt_ral::aoi::BFCRT231::PT2_DC::RW"],[4546,"imxrt_ral::aoi::BFCRT231::PT3_AC"],[4551,"imxrt_ral::aoi::BFCRT231::PT3_AC::RW"],[4555,"imxrt_ral::aoi::BFCRT231::PT3_BC"],[4560,"imxrt_ral::aoi::BFCRT231::PT3_BC::RW"],[4564,"imxrt_ral::aoi::BFCRT231::PT3_CC"],[4569,"imxrt_ral::aoi::BFCRT231::PT3_CC::RW"],[4573,"imxrt_ral::aoi::BFCRT231::PT3_DC"],[4578,"imxrt_ral::aoi::BFCRT231::PT3_DC::RW"],[4582,"imxrt_ral::aoi::BFCRT232"],[4590,"imxrt_ral::aoi::BFCRT232::PT2_AC"],[4595,"imxrt_ral::aoi::BFCRT232::PT2_AC::RW"],[4599,"imxrt_ral::aoi::BFCRT232::PT2_BC"],[4604,"imxrt_ral::aoi::BFCRT232::PT2_BC::RW"],[4608,"imxrt_ral::aoi::BFCRT232::PT2_CC"],[4613,"imxrt_ral::aoi::BFCRT232::PT2_CC::RW"],[4617,"imxrt_ral::aoi::BFCRT232::PT2_DC"],[4622,"imxrt_ral::aoi::BFCRT232::PT2_DC::RW"],[4626,"imxrt_ral::aoi::BFCRT232::PT3_AC"],[4631,"imxrt_ral::aoi::BFCRT232::PT3_AC::RW"],[4635,"imxrt_ral::aoi::BFCRT232::PT3_BC"],[4640,"imxrt_ral::aoi::BFCRT232::PT3_BC::RW"],[4644,"imxrt_ral::aoi::BFCRT232::PT3_CC"],[4649,"imxrt_ral::aoi::BFCRT232::PT3_CC::RW"],[4653,"imxrt_ral::aoi::BFCRT232::PT3_DC"],[4658,"imxrt_ral::aoi::BFCRT232::PT3_DC::RW"],[4662,"imxrt_ral::aoi::BFCRT233"],[4670,"imxrt_ral::aoi::BFCRT233::PT2_AC"],[4675,"imxrt_ral::aoi::BFCRT233::PT2_AC::RW"],[4679,"imxrt_ral::aoi::BFCRT233::PT2_BC"],[4684,"imxrt_ral::aoi::BFCRT233::PT2_BC::RW"],[4688,"imxrt_ral::aoi::BFCRT233::PT2_CC"],[4693,"imxrt_ral::aoi::BFCRT233::PT2_CC::RW"],[4697,"imxrt_ral::aoi::BFCRT233::PT2_DC"],[4702,"imxrt_ral::aoi::BFCRT233::PT2_DC::RW"],[4706,"imxrt_ral::aoi::BFCRT233::PT3_AC"],[4711,"imxrt_ral::aoi::BFCRT233::PT3_AC::RW"],[4715,"imxrt_ral::aoi::BFCRT233::PT3_BC"],[4720,"imxrt_ral::aoi::BFCRT233::PT3_BC::RW"],[4724,"imxrt_ral::aoi::BFCRT233::PT3_CC"],[4729,"imxrt_ral::aoi::BFCRT233::PT3_CC::RW"],[4733,"imxrt_ral::aoi::BFCRT233::PT3_DC"],[4738,"imxrt_ral::aoi::BFCRT233::PT3_DC::RW"],[4742,"imxrt_ral::bee"],[4791,"imxrt_ral::bee::ADDR_OFFSET0"],[4793,"imxrt_ral::bee::ADDR_OFFSET0::ADDR_OFFSET0"],[4798,"imxrt_ral::bee::ADDR_OFFSET0::ADDR_OFFSET0_LOCK"],[4803,"imxrt_ral::bee::ADDR_OFFSET1"],[4805,"imxrt_ral::bee::ADDR_OFFSET1::ADDR_OFFSET1"],[4810,"imxrt_ral::bee::ADDR_OFFSET1::ADDR_OFFSET1_LOCK"],[4815,"imxrt_ral::bee::AES_KEY0_W0"],[4816,"imxrt_ral::bee::AES_KEY0_W0::KEY0"],[4821,"imxrt_ral::bee::AES_KEY0_W1"],[4822,"imxrt_ral::bee::AES_KEY0_W1::KEY1"],[4827,"imxrt_ral::bee::AES_KEY0_W2"],[4828,"imxrt_ral::bee::AES_KEY0_W2::KEY2"],[4833,"imxrt_ral::bee::AES_KEY0_W3"],[4834,"imxrt_ral::bee::AES_KEY0_W3::KEY3"],[4839,"imxrt_ral::bee::CTRL"],[4864,"imxrt_ral::bee::CTRL::AC_PROT_EN"],[4869,"imxrt_ral::bee::CTRL::AC_PROT_EN_LOCK"],[4874,"imxrt_ral::bee::CTRL::BEE_ENABLE"],[4879,"imxrt_ral::bee::CTRL::BEE_ENABLE::RW"],[4881,"imxrt_ral::bee::CTRL::BEE_ENABLE_LOCK"],[4886,"imxrt_ral::bee::CTRL::CTRL_AES_MODE_R0"],[4891,"imxrt_ral::bee::CTRL::CTRL_AES_MODE_R0::RW"],[4893,"imxrt_ral::bee::CTRL::CTRL_AES_MODE_R0_LOCK"],[4898,"imxrt_ral::bee::CTRL::CTRL_AES_MODE_R1"],[4903,"imxrt_ral::bee::CTRL::CTRL_AES_MODE_R1::RW"],[4905,"imxrt_ral::bee::CTRL::CTRL_AES_MODE_R1_LOCK"],[4910,"imxrt_ral::bee::CTRL::CTRL_CLK_EN"],[4915,"imxrt_ral::bee::CTRL::CTRL_CLK_EN_LOCK"],[4920,"imxrt_ral::bee::CTRL::CTRL_SFTRST_N"],[4925,"imxrt_ral::bee::CTRL::CTRL_SFTRST_N_LOCK"],[4930,"imxrt_ral::bee::CTRL::KEY_REGION_SEL"],[4935,"imxrt_ral::bee::CTRL::KEY_REGION_SEL::RW"],[4937,"imxrt_ral::bee::CTRL::KEY_REGION_SEL_LOCK"],[4942,"imxrt_ral::bee::CTRL::KEY_VALID"],[4947,"imxrt_ral::bee::CTRL::KEY_VALID_LOCK"],[4952,"imxrt_ral::bee::CTRL::LITTLE_ENDIAN"],[4957,"imxrt_ral::bee::CTRL::LITTLE_ENDIAN::RW"],[4959,"imxrt_ral::bee::CTRL::LITTLE_ENDIAN_LOCK"],[4964,"imxrt_ral::bee::CTRL::REGION0_KEY_LOCK"],[4969,"imxrt_ral::bee::CTRL::REGION1_ADDR_LOCK"],[4974,"imxrt_ral::bee::CTRL::REGION1_KEY_LOCK"],[4979,"imxrt_ral::bee::CTRL::SECURITY_LEVEL_R0"],[4984,"imxrt_ral::bee::CTRL::SECURITY_LEVEL_R0_LOCK"],[4989,"imxrt_ral::bee::CTRL::SECURITY_LEVEL_R1"],[4994,"imxrt_ral::bee::CTRL::SECURITY_LEVEL_R1_LOCK"],[4999,"imxrt_ral::bee::CTR_NONCE0_W0"],[5000,"imxrt_ral::bee::CTR_NONCE0_W0::NONCE00"],[5005,"imxrt_ral::bee::CTR_NONCE0_W1"],[5006,"imxrt_ral::bee::CTR_NONCE0_W1::NONCE01"],[5011,"imxrt_ral::bee::CTR_NONCE0_W2"],[5012,"imxrt_ral::bee::CTR_NONCE0_W2::NONCE02"],[5017,"imxrt_ral::bee::CTR_NONCE0_W3"],[5018,"imxrt_ral::bee::CTR_NONCE0_W3::NONCE03"],[5023,"imxrt_ral::bee::CTR_NONCE1_W0"],[5024,"imxrt_ral::bee::CTR_NONCE1_W0::NONCE10"],[5029,"imxrt_ral::bee::CTR_NONCE1_W1"],[5030,"imxrt_ral::bee::CTR_NONCE1_W1::NONCE11"],[5035,"imxrt_ral::bee::CTR_NONCE1_W2"],[5036,"imxrt_ral::bee::CTR_NONCE1_W2::NONCE12"],[5041,"imxrt_ral::bee::CTR_NONCE1_W3"],[5042,"imxrt_ral::bee::CTR_NONCE1_W3::NONCE13"],[5047,"imxrt_ral::bee::REGION1_BOT"],[5048,"imxrt_ral::bee::REGION1_BOT::REGION1_BOT"],[5053,"imxrt_ral::bee::REGION1_TOP"],[5054,"imxrt_ral::bee::REGION1_TOP::REGION1_TOP"],[5059,"imxrt_ral::bee::STATUS"],[5061,"imxrt_ral::bee::STATUS::BEE_IDLE"],[5066,"imxrt_ral::bee::STATUS::IRQ_VEC"],[5071,"imxrt_ral::can"],[5129,"imxrt_ral::can3"],[5716,"imxrt_ral::can3::CBT"],[5722,"imxrt_ral::can3::CBT::BTF"],[5727,"imxrt_ral::can3::CBT::BTF::RW"],[5729,"imxrt_ral::can3::CBT::EPRESDIV"],[5734,"imxrt_ral::can3::CBT::EPROPSEG"],[5739,"imxrt_ral::can3::CBT::EPSEG1"],[5744,"imxrt_ral::can3::CBT::EPSEG2"],[5749,"imxrt_ral::can3::CBT::ERJW"],[5754,"imxrt_ral::can3::CRCR"],[5756,"imxrt_ral::can3::CRCR::MBCRC"],[5761,"imxrt_ral::can3::CRCR::TXCRC"],[5766,"imxrt_ral::can3::CS0"],[5775,"imxrt_ral::can3::CS0::BRS"],[5780,"imxrt_ral::can3::CS0::CODE"],[5785,"imxrt_ral::can3::CS0::DLC"],[5790,"imxrt_ral::can3::CS0::EDL"],[5795,"imxrt_ral::can3::CS0::ESI"],[5800,"imxrt_ral::can3::CS0::IDE"],[5805,"imxrt_ral::can3::CS0::RTR"],[5810,"imxrt_ral::can3::CS0::SRR"],[5815,"imxrt_ral::can3::CS0::TIME_STAMP"],[5820,"imxrt_ral::can3::CS1"],[5829,"imxrt_ral::can3::CS10"],[5838,"imxrt_ral::can3::CS10::BRS"],[5843,"imxrt_ral::can3::CS10::CODE"],[5848,"imxrt_ral::can3::CS10::DLC"],[5853,"imxrt_ral::can3::CS10::EDL"],[5858,"imxrt_ral::can3::CS10::ESI"],[5863,"imxrt_ral::can3::CS10::IDE"],[5868,"imxrt_ral::can3::CS10::RTR"],[5873,"imxrt_ral::can3::CS10::SRR"],[5878,"imxrt_ral::can3::CS10::TIME_STAMP"],[5883,"imxrt_ral::can3::CS11"],[5892,"imxrt_ral::can3::CS11::BRS"],[5897,"imxrt_ral::can3::CS11::CODE"],[5902,"imxrt_ral::can3::CS11::DLC"],[5907,"imxrt_ral::can3::CS11::EDL"],[5912,"imxrt_ral::can3::CS11::ESI"],[5917,"imxrt_ral::can3::CS11::IDE"],[5922,"imxrt_ral::can3::CS11::RTR"],[5927,"imxrt_ral::can3::CS11::SRR"],[5932,"imxrt_ral::can3::CS11::TIME_STAMP"],[5937,"imxrt_ral::can3::CS12"],[5946,"imxrt_ral::can3::CS12::BRS"],[5951,"imxrt_ral::can3::CS12::CODE"],[5956,"imxrt_ral::can3::CS12::DLC"],[5961,"imxrt_ral::can3::CS12::EDL"],[5966,"imxrt_ral::can3::CS12::ESI"],[5971,"imxrt_ral::can3::CS12::IDE"],[5976,"imxrt_ral::can3::CS12::RTR"],[5981,"imxrt_ral::can3::CS12::SRR"],[5986,"imxrt_ral::can3::CS12::TIME_STAMP"],[5991,"imxrt_ral::can3::CS13"],[6000,"imxrt_ral::can3::CS13::BRS"],[6005,"imxrt_ral::can3::CS13::CODE"],[6010,"imxrt_ral::can3::CS13::DLC"],[6015,"imxrt_ral::can3::CS13::EDL"],[6020,"imxrt_ral::can3::CS13::ESI"],[6025,"imxrt_ral::can3::CS13::IDE"],[6030,"imxrt_ral::can3::CS13::RTR"],[6035,"imxrt_ral::can3::CS13::SRR"],[6040,"imxrt_ral::can3::CS13::TIME_STAMP"],[6045,"imxrt_ral::can3::CS14"],[6054,"imxrt_ral::can3::CS14::BRS"],[6059,"imxrt_ral::can3::CS14::CODE"],[6064,"imxrt_ral::can3::CS14::DLC"],[6069,"imxrt_ral::can3::CS14::EDL"],[6074,"imxrt_ral::can3::CS14::ESI"],[6079,"imxrt_ral::can3::CS14::IDE"],[6084,"imxrt_ral::can3::CS14::RTR"],[6089,"imxrt_ral::can3::CS14::SRR"],[6094,"imxrt_ral::can3::CS14::TIME_STAMP"],[6099,"imxrt_ral::can3::CS15"],[6108,"imxrt_ral::can3::CS15::BRS"],[6113,"imxrt_ral::can3::CS15::CODE"],[6118,"imxrt_ral::can3::CS15::DLC"],[6123,"imxrt_ral::can3::CS15::EDL"],[6128,"imxrt_ral::can3::CS15::ESI"],[6133,"imxrt_ral::can3::CS15::IDE"],[6138,"imxrt_ral::can3::CS15::RTR"],[6143,"imxrt_ral::can3::CS15::SRR"],[6148,"imxrt_ral::can3::CS15::TIME_STAMP"],[6153,"imxrt_ral::can3::CS16"],[6162,"imxrt_ral::can3::CS16::BRS"],[6167,"imxrt_ral::can3::CS16::CODE"],[6172,"imxrt_ral::can3::CS16::DLC"],[6177,"imxrt_ral::can3::CS16::EDL"],[6182,"imxrt_ral::can3::CS16::ESI"],[6187,"imxrt_ral::can3::CS16::IDE"],[6192,"imxrt_ral::can3::CS16::RTR"],[6197,"imxrt_ral::can3::CS16::SRR"],[6202,"imxrt_ral::can3::CS16::TIME_STAMP"],[6207,"imxrt_ral::can3::CS17"],[6216,"imxrt_ral::can3::CS17::BRS"],[6221,"imxrt_ral::can3::CS17::CODE"],[6226,"imxrt_ral::can3::CS17::DLC"],[6231,"imxrt_ral::can3::CS17::EDL"],[6236,"imxrt_ral::can3::CS17::ESI"],[6241,"imxrt_ral::can3::CS17::IDE"],[6246,"imxrt_ral::can3::CS17::RTR"],[6251,"imxrt_ral::can3::CS17::SRR"],[6256,"imxrt_ral::can3::CS17::TIME_STAMP"],[6261,"imxrt_ral::can3::CS18"],[6270,"imxrt_ral::can3::CS18::BRS"],[6275,"imxrt_ral::can3::CS18::CODE"],[6280,"imxrt_ral::can3::CS18::DLC"],[6285,"imxrt_ral::can3::CS18::EDL"],[6290,"imxrt_ral::can3::CS18::ESI"],[6295,"imxrt_ral::can3::CS18::IDE"],[6300,"imxrt_ral::can3::CS18::RTR"],[6305,"imxrt_ral::can3::CS18::SRR"],[6310,"imxrt_ral::can3::CS18::TIME_STAMP"],[6315,"imxrt_ral::can3::CS19"],[6324,"imxrt_ral::can3::CS19::BRS"],[6329,"imxrt_ral::can3::CS19::CODE"],[6334,"imxrt_ral::can3::CS19::DLC"],[6339,"imxrt_ral::can3::CS19::EDL"],[6344,"imxrt_ral::can3::CS19::ESI"],[6349,"imxrt_ral::can3::CS19::IDE"],[6354,"imxrt_ral::can3::CS19::RTR"],[6359,"imxrt_ral::can3::CS19::SRR"],[6364,"imxrt_ral::can3::CS19::TIME_STAMP"],[6369,"imxrt_ral::can3::CS1::BRS"],[6374,"imxrt_ral::can3::CS1::CODE"],[6379,"imxrt_ral::can3::CS1::DLC"],[6384,"imxrt_ral::can3::CS1::EDL"],[6389,"imxrt_ral::can3::CS1::ESI"],[6394,"imxrt_ral::can3::CS1::IDE"],[6399,"imxrt_ral::can3::CS1::RTR"],[6404,"imxrt_ral::can3::CS1::SRR"],[6409,"imxrt_ral::can3::CS1::TIME_STAMP"],[6414,"imxrt_ral::can3::CS2"],[6423,"imxrt_ral::can3::CS20"],[6432,"imxrt_ral::can3::CS20::BRS"],[6437,"imxrt_ral::can3::CS20::CODE"],[6442,"imxrt_ral::can3::CS20::DLC"],[6447,"imxrt_ral::can3::CS20::EDL"],[6452,"imxrt_ral::can3::CS20::ESI"],[6457,"imxrt_ral::can3::CS20::IDE"],[6462,"imxrt_ral::can3::CS20::RTR"],[6467,"imxrt_ral::can3::CS20::SRR"],[6472,"imxrt_ral::can3::CS20::TIME_STAMP"],[6477,"imxrt_ral::can3::CS21"],[6486,"imxrt_ral::can3::CS21::BRS"],[6491,"imxrt_ral::can3::CS21::CODE"],[6496,"imxrt_ral::can3::CS21::DLC"],[6501,"imxrt_ral::can3::CS21::EDL"],[6506,"imxrt_ral::can3::CS21::ESI"],[6511,"imxrt_ral::can3::CS21::IDE"],[6516,"imxrt_ral::can3::CS21::RTR"],[6521,"imxrt_ral::can3::CS21::SRR"],[6526,"imxrt_ral::can3::CS21::TIME_STAMP"],[6531,"imxrt_ral::can3::CS22"],[6540,"imxrt_ral::can3::CS22::BRS"],[6545,"imxrt_ral::can3::CS22::CODE"],[6550,"imxrt_ral::can3::CS22::DLC"],[6555,"imxrt_ral::can3::CS22::EDL"],[6560,"imxrt_ral::can3::CS22::ESI"],[6565,"imxrt_ral::can3::CS22::IDE"],[6570,"imxrt_ral::can3::CS22::RTR"],[6575,"imxrt_ral::can3::CS22::SRR"],[6580,"imxrt_ral::can3::CS22::TIME_STAMP"],[6585,"imxrt_ral::can3::CS23"],[6594,"imxrt_ral::can3::CS23::BRS"],[6599,"imxrt_ral::can3::CS23::CODE"],[6604,"imxrt_ral::can3::CS23::DLC"],[6609,"imxrt_ral::can3::CS23::EDL"],[6614,"imxrt_ral::can3::CS23::ESI"],[6619,"imxrt_ral::can3::CS23::IDE"],[6624,"imxrt_ral::can3::CS23::RTR"],[6629,"imxrt_ral::can3::CS23::SRR"],[6634,"imxrt_ral::can3::CS23::TIME_STAMP"],[6639,"imxrt_ral::can3::CS24"],[6648,"imxrt_ral::can3::CS24::BRS"],[6653,"imxrt_ral::can3::CS24::CODE"],[6658,"imxrt_ral::can3::CS24::DLC"],[6663,"imxrt_ral::can3::CS24::EDL"],[6668,"imxrt_ral::can3::CS24::ESI"],[6673,"imxrt_ral::can3::CS24::IDE"],[6678,"imxrt_ral::can3::CS24::RTR"],[6683,"imxrt_ral::can3::CS24::SRR"],[6688,"imxrt_ral::can3::CS24::TIME_STAMP"],[6693,"imxrt_ral::can3::CS25"],[6702,"imxrt_ral::can3::CS25::BRS"],[6707,"imxrt_ral::can3::CS25::CODE"],[6712,"imxrt_ral::can3::CS25::DLC"],[6717,"imxrt_ral::can3::CS25::EDL"],[6722,"imxrt_ral::can3::CS25::ESI"],[6727,"imxrt_ral::can3::CS25::IDE"],[6732,"imxrt_ral::can3::CS25::RTR"],[6737,"imxrt_ral::can3::CS25::SRR"],[6742,"imxrt_ral::can3::CS25::TIME_STAMP"],[6747,"imxrt_ral::can3::CS26"],[6756,"imxrt_ral::can3::CS26::BRS"],[6761,"imxrt_ral::can3::CS26::CODE"],[6766,"imxrt_ral::can3::CS26::DLC"],[6771,"imxrt_ral::can3::CS26::EDL"],[6776,"imxrt_ral::can3::CS26::ESI"],[6781,"imxrt_ral::can3::CS26::IDE"],[6786,"imxrt_ral::can3::CS26::RTR"],[6791,"imxrt_ral::can3::CS26::SRR"],[6796,"imxrt_ral::can3::CS26::TIME_STAMP"],[6801,"imxrt_ral::can3::CS27"],[6810,"imxrt_ral::can3::CS27::BRS"],[6815,"imxrt_ral::can3::CS27::CODE"],[6820,"imxrt_ral::can3::CS27::DLC"],[6825,"imxrt_ral::can3::CS27::EDL"],[6830,"imxrt_ral::can3::CS27::ESI"],[6835,"imxrt_ral::can3::CS27::IDE"],[6840,"imxrt_ral::can3::CS27::RTR"],[6845,"imxrt_ral::can3::CS27::SRR"],[6850,"imxrt_ral::can3::CS27::TIME_STAMP"],[6855,"imxrt_ral::can3::CS28"],[6864,"imxrt_ral::can3::CS28::BRS"],[6869,"imxrt_ral::can3::CS28::CODE"],[6874,"imxrt_ral::can3::CS28::DLC"],[6879,"imxrt_ral::can3::CS28::EDL"],[6884,"imxrt_ral::can3::CS28::ESI"],[6889,"imxrt_ral::can3::CS28::IDE"],[6894,"imxrt_ral::can3::CS28::RTR"],[6899,"imxrt_ral::can3::CS28::SRR"],[6904,"imxrt_ral::can3::CS28::TIME_STAMP"],[6909,"imxrt_ral::can3::CS29"],[6918,"imxrt_ral::can3::CS29::BRS"],[6923,"imxrt_ral::can3::CS29::CODE"],[6928,"imxrt_ral::can3::CS29::DLC"],[6933,"imxrt_ral::can3::CS29::EDL"],[6938,"imxrt_ral::can3::CS29::ESI"],[6943,"imxrt_ral::can3::CS29::IDE"],[6948,"imxrt_ral::can3::CS29::RTR"],[6953,"imxrt_ral::can3::CS29::SRR"],[6958,"imxrt_ral::can3::CS29::TIME_STAMP"],[6963,"imxrt_ral::can3::CS2::BRS"],[6968,"imxrt_ral::can3::CS2::CODE"],[6973,"imxrt_ral::can3::CS2::DLC"],[6978,"imxrt_ral::can3::CS2::EDL"],[6983,"imxrt_ral::can3::CS2::ESI"],[6988,"imxrt_ral::can3::CS2::IDE"],[6993,"imxrt_ral::can3::CS2::RTR"],[6998,"imxrt_ral::can3::CS2::SRR"],[7003,"imxrt_ral::can3::CS2::TIME_STAMP"],[7008,"imxrt_ral::can3::CS3"],[7017,"imxrt_ral::can3::CS30"],[7026,"imxrt_ral::can3::CS30::BRS"],[7031,"imxrt_ral::can3::CS30::CODE"],[7036,"imxrt_ral::can3::CS30::DLC"],[7041,"imxrt_ral::can3::CS30::EDL"],[7046,"imxrt_ral::can3::CS30::ESI"],[7051,"imxrt_ral::can3::CS30::IDE"],[7056,"imxrt_ral::can3::CS30::RTR"],[7061,"imxrt_ral::can3::CS30::SRR"],[7066,"imxrt_ral::can3::CS30::TIME_STAMP"],[7071,"imxrt_ral::can3::CS31"],[7080,"imxrt_ral::can3::CS31::BRS"],[7085,"imxrt_ral::can3::CS31::CODE"],[7090,"imxrt_ral::can3::CS31::DLC"],[7095,"imxrt_ral::can3::CS31::EDL"],[7100,"imxrt_ral::can3::CS31::ESI"],[7105,"imxrt_ral::can3::CS31::IDE"],[7110,"imxrt_ral::can3::CS31::RTR"],[7115,"imxrt_ral::can3::CS31::SRR"],[7120,"imxrt_ral::can3::CS31::TIME_STAMP"],[7125,"imxrt_ral::can3::CS32"],[7134,"imxrt_ral::can3::CS32::BRS"],[7139,"imxrt_ral::can3::CS32::CODE"],[7144,"imxrt_ral::can3::CS32::DLC"],[7149,"imxrt_ral::can3::CS32::EDL"],[7154,"imxrt_ral::can3::CS32::ESI"],[7159,"imxrt_ral::can3::CS32::IDE"],[7164,"imxrt_ral::can3::CS32::RTR"],[7169,"imxrt_ral::can3::CS32::SRR"],[7174,"imxrt_ral::can3::CS32::TIME_STAMP"],[7179,"imxrt_ral::can3::CS33"],[7188,"imxrt_ral::can3::CS33::BRS"],[7193,"imxrt_ral::can3::CS33::CODE"],[7198,"imxrt_ral::can3::CS33::DLC"],[7203,"imxrt_ral::can3::CS33::EDL"],[7208,"imxrt_ral::can3::CS33::ESI"],[7213,"imxrt_ral::can3::CS33::IDE"],[7218,"imxrt_ral::can3::CS33::RTR"],[7223,"imxrt_ral::can3::CS33::SRR"],[7228,"imxrt_ral::can3::CS33::TIME_STAMP"],[7233,"imxrt_ral::can3::CS34"],[7242,"imxrt_ral::can3::CS34::BRS"],[7247,"imxrt_ral::can3::CS34::CODE"],[7252,"imxrt_ral::can3::CS34::DLC"],[7257,"imxrt_ral::can3::CS34::EDL"],[7262,"imxrt_ral::can3::CS34::ESI"],[7267,"imxrt_ral::can3::CS34::IDE"],[7272,"imxrt_ral::can3::CS34::RTR"],[7277,"imxrt_ral::can3::CS34::SRR"],[7282,"imxrt_ral::can3::CS34::TIME_STAMP"],[7287,"imxrt_ral::can3::CS35"],[7296,"imxrt_ral::can3::CS35::BRS"],[7301,"imxrt_ral::can3::CS35::CODE"],[7306,"imxrt_ral::can3::CS35::DLC"],[7311,"imxrt_ral::can3::CS35::EDL"],[7316,"imxrt_ral::can3::CS35::ESI"],[7321,"imxrt_ral::can3::CS35::IDE"],[7326,"imxrt_ral::can3::CS35::RTR"],[7331,"imxrt_ral::can3::CS35::SRR"],[7336,"imxrt_ral::can3::CS35::TIME_STAMP"],[7341,"imxrt_ral::can3::CS36"],[7350,"imxrt_ral::can3::CS36::BRS"],[7355,"imxrt_ral::can3::CS36::CODE"],[7360,"imxrt_ral::can3::CS36::DLC"],[7365,"imxrt_ral::can3::CS36::EDL"],[7370,"imxrt_ral::can3::CS36::ESI"],[7375,"imxrt_ral::can3::CS36::IDE"],[7380,"imxrt_ral::can3::CS36::RTR"],[7385,"imxrt_ral::can3::CS36::SRR"],[7390,"imxrt_ral::can3::CS36::TIME_STAMP"],[7395,"imxrt_ral::can3::CS37"],[7404,"imxrt_ral::can3::CS37::BRS"],[7409,"imxrt_ral::can3::CS37::CODE"],[7414,"imxrt_ral::can3::CS37::DLC"],[7419,"imxrt_ral::can3::CS37::EDL"],[7424,"imxrt_ral::can3::CS37::ESI"],[7429,"imxrt_ral::can3::CS37::IDE"],[7434,"imxrt_ral::can3::CS37::RTR"],[7439,"imxrt_ral::can3::CS37::SRR"],[7444,"imxrt_ral::can3::CS37::TIME_STAMP"],[7449,"imxrt_ral::can3::CS38"],[7458,"imxrt_ral::can3::CS38::BRS"],[7463,"imxrt_ral::can3::CS38::CODE"],[7468,"imxrt_ral::can3::CS38::DLC"],[7473,"imxrt_ral::can3::CS38::EDL"],[7478,"imxrt_ral::can3::CS38::ESI"],[7483,"imxrt_ral::can3::CS38::IDE"],[7488,"imxrt_ral::can3::CS38::RTR"],[7493,"imxrt_ral::can3::CS38::SRR"],[7498,"imxrt_ral::can3::CS38::TIME_STAMP"],[7503,"imxrt_ral::can3::CS39"],[7512,"imxrt_ral::can3::CS39::BRS"],[7517,"imxrt_ral::can3::CS39::CODE"],[7522,"imxrt_ral::can3::CS39::DLC"],[7527,"imxrt_ral::can3::CS39::EDL"],[7532,"imxrt_ral::can3::CS39::ESI"],[7537,"imxrt_ral::can3::CS39::IDE"],[7542,"imxrt_ral::can3::CS39::RTR"],[7547,"imxrt_ral::can3::CS39::SRR"],[7552,"imxrt_ral::can3::CS39::TIME_STAMP"],[7557,"imxrt_ral::can3::CS3::BRS"],[7562,"imxrt_ral::can3::CS3::CODE"],[7567,"imxrt_ral::can3::CS3::DLC"],[7572,"imxrt_ral::can3::CS3::EDL"],[7577,"imxrt_ral::can3::CS3::ESI"],[7582,"imxrt_ral::can3::CS3::IDE"],[7587,"imxrt_ral::can3::CS3::RTR"],[7592,"imxrt_ral::can3::CS3::SRR"],[7597,"imxrt_ral::can3::CS3::TIME_STAMP"],[7602,"imxrt_ral::can3::CS4"],[7611,"imxrt_ral::can3::CS40"],[7620,"imxrt_ral::can3::CS40::BRS"],[7625,"imxrt_ral::can3::CS40::CODE"],[7630,"imxrt_ral::can3::CS40::DLC"],[7635,"imxrt_ral::can3::CS40::EDL"],[7640,"imxrt_ral::can3::CS40::ESI"],[7645,"imxrt_ral::can3::CS40::IDE"],[7650,"imxrt_ral::can3::CS40::RTR"],[7655,"imxrt_ral::can3::CS40::SRR"],[7660,"imxrt_ral::can3::CS40::TIME_STAMP"],[7665,"imxrt_ral::can3::CS41"],[7674,"imxrt_ral::can3::CS41::BRS"],[7679,"imxrt_ral::can3::CS41::CODE"],[7684,"imxrt_ral::can3::CS41::DLC"],[7689,"imxrt_ral::can3::CS41::EDL"],[7694,"imxrt_ral::can3::CS41::ESI"],[7699,"imxrt_ral::can3::CS41::IDE"],[7704,"imxrt_ral::can3::CS41::RTR"],[7709,"imxrt_ral::can3::CS41::SRR"],[7714,"imxrt_ral::can3::CS41::TIME_STAMP"],[7719,"imxrt_ral::can3::CS42"],[7728,"imxrt_ral::can3::CS42::BRS"],[7733,"imxrt_ral::can3::CS42::CODE"],[7738,"imxrt_ral::can3::CS42::DLC"],[7743,"imxrt_ral::can3::CS42::EDL"],[7748,"imxrt_ral::can3::CS42::ESI"],[7753,"imxrt_ral::can3::CS42::IDE"],[7758,"imxrt_ral::can3::CS42::RTR"],[7763,"imxrt_ral::can3::CS42::SRR"],[7768,"imxrt_ral::can3::CS42::TIME_STAMP"],[7773,"imxrt_ral::can3::CS43"],[7782,"imxrt_ral::can3::CS43::BRS"],[7787,"imxrt_ral::can3::CS43::CODE"],[7792,"imxrt_ral::can3::CS43::DLC"],[7797,"imxrt_ral::can3::CS43::EDL"],[7802,"imxrt_ral::can3::CS43::ESI"],[7807,"imxrt_ral::can3::CS43::IDE"],[7812,"imxrt_ral::can3::CS43::RTR"],[7817,"imxrt_ral::can3::CS43::SRR"],[7822,"imxrt_ral::can3::CS43::TIME_STAMP"],[7827,"imxrt_ral::can3::CS44"],[7836,"imxrt_ral::can3::CS44::BRS"],[7841,"imxrt_ral::can3::CS44::CODE"],[7846,"imxrt_ral::can3::CS44::DLC"],[7851,"imxrt_ral::can3::CS44::EDL"],[7856,"imxrt_ral::can3::CS44::ESI"],[7861,"imxrt_ral::can3::CS44::IDE"],[7866,"imxrt_ral::can3::CS44::RTR"],[7871,"imxrt_ral::can3::CS44::SRR"],[7876,"imxrt_ral::can3::CS44::TIME_STAMP"],[7881,"imxrt_ral::can3::CS45"],[7890,"imxrt_ral::can3::CS45::BRS"],[7895,"imxrt_ral::can3::CS45::CODE"],[7900,"imxrt_ral::can3::CS45::DLC"],[7905,"imxrt_ral::can3::CS45::EDL"],[7910,"imxrt_ral::can3::CS45::ESI"],[7915,"imxrt_ral::can3::CS45::IDE"],[7920,"imxrt_ral::can3::CS45::RTR"],[7925,"imxrt_ral::can3::CS45::SRR"],[7930,"imxrt_ral::can3::CS45::TIME_STAMP"],[7935,"imxrt_ral::can3::CS46"],[7944,"imxrt_ral::can3::CS46::BRS"],[7949,"imxrt_ral::can3::CS46::CODE"],[7954,"imxrt_ral::can3::CS46::DLC"],[7959,"imxrt_ral::can3::CS46::EDL"],[7964,"imxrt_ral::can3::CS46::ESI"],[7969,"imxrt_ral::can3::CS46::IDE"],[7974,"imxrt_ral::can3::CS46::RTR"],[7979,"imxrt_ral::can3::CS46::SRR"],[7984,"imxrt_ral::can3::CS46::TIME_STAMP"],[7989,"imxrt_ral::can3::CS47"],[7998,"imxrt_ral::can3::CS47::BRS"],[8003,"imxrt_ral::can3::CS47::CODE"],[8008,"imxrt_ral::can3::CS47::DLC"],[8013,"imxrt_ral::can3::CS47::EDL"],[8018,"imxrt_ral::can3::CS47::ESI"],[8023,"imxrt_ral::can3::CS47::IDE"],[8028,"imxrt_ral::can3::CS47::RTR"],[8033,"imxrt_ral::can3::CS47::SRR"],[8038,"imxrt_ral::can3::CS47::TIME_STAMP"],[8043,"imxrt_ral::can3::CS48"],[8052,"imxrt_ral::can3::CS48::BRS"],[8057,"imxrt_ral::can3::CS48::CODE"],[8062,"imxrt_ral::can3::CS48::DLC"],[8067,"imxrt_ral::can3::CS48::EDL"],[8072,"imxrt_ral::can3::CS48::ESI"],[8077,"imxrt_ral::can3::CS48::IDE"],[8082,"imxrt_ral::can3::CS48::RTR"],[8087,"imxrt_ral::can3::CS48::SRR"],[8092,"imxrt_ral::can3::CS48::TIME_STAMP"],[8097,"imxrt_ral::can3::CS49"],[8106,"imxrt_ral::can3::CS49::BRS"],[8111,"imxrt_ral::can3::CS49::CODE"],[8116,"imxrt_ral::can3::CS49::DLC"],[8121,"imxrt_ral::can3::CS49::EDL"],[8126,"imxrt_ral::can3::CS49::ESI"],[8131,"imxrt_ral::can3::CS49::IDE"],[8136,"imxrt_ral::can3::CS49::RTR"],[8141,"imxrt_ral::can3::CS49::SRR"],[8146,"imxrt_ral::can3::CS49::TIME_STAMP"],[8151,"imxrt_ral::can3::CS4::BRS"],[8156,"imxrt_ral::can3::CS4::CODE"],[8161,"imxrt_ral::can3::CS4::DLC"],[8166,"imxrt_ral::can3::CS4::EDL"],[8171,"imxrt_ral::can3::CS4::ESI"],[8176,"imxrt_ral::can3::CS4::IDE"],[8181,"imxrt_ral::can3::CS4::RTR"],[8186,"imxrt_ral::can3::CS4::SRR"],[8191,"imxrt_ral::can3::CS4::TIME_STAMP"],[8196,"imxrt_ral::can3::CS5"],[8205,"imxrt_ral::can3::CS50"],[8214,"imxrt_ral::can3::CS50::BRS"],[8219,"imxrt_ral::can3::CS50::CODE"],[8224,"imxrt_ral::can3::CS50::DLC"],[8229,"imxrt_ral::can3::CS50::EDL"],[8234,"imxrt_ral::can3::CS50::ESI"],[8239,"imxrt_ral::can3::CS50::IDE"],[8244,"imxrt_ral::can3::CS50::RTR"],[8249,"imxrt_ral::can3::CS50::SRR"],[8254,"imxrt_ral::can3::CS50::TIME_STAMP"],[8259,"imxrt_ral::can3::CS51"],[8268,"imxrt_ral::can3::CS51::BRS"],[8273,"imxrt_ral::can3::CS51::CODE"],[8278,"imxrt_ral::can3::CS51::DLC"],[8283,"imxrt_ral::can3::CS51::EDL"],[8288,"imxrt_ral::can3::CS51::ESI"],[8293,"imxrt_ral::can3::CS51::IDE"],[8298,"imxrt_ral::can3::CS51::RTR"],[8303,"imxrt_ral::can3::CS51::SRR"],[8308,"imxrt_ral::can3::CS51::TIME_STAMP"],[8313,"imxrt_ral::can3::CS52"],[8322,"imxrt_ral::can3::CS52::BRS"],[8327,"imxrt_ral::can3::CS52::CODE"],[8332,"imxrt_ral::can3::CS52::DLC"],[8337,"imxrt_ral::can3::CS52::EDL"],[8342,"imxrt_ral::can3::CS52::ESI"],[8347,"imxrt_ral::can3::CS52::IDE"],[8352,"imxrt_ral::can3::CS52::RTR"],[8357,"imxrt_ral::can3::CS52::SRR"],[8362,"imxrt_ral::can3::CS52::TIME_STAMP"],[8367,"imxrt_ral::can3::CS53"],[8376,"imxrt_ral::can3::CS53::BRS"],[8381,"imxrt_ral::can3::CS53::CODE"],[8386,"imxrt_ral::can3::CS53::DLC"],[8391,"imxrt_ral::can3::CS53::EDL"],[8396,"imxrt_ral::can3::CS53::ESI"],[8401,"imxrt_ral::can3::CS53::IDE"],[8406,"imxrt_ral::can3::CS53::RTR"],[8411,"imxrt_ral::can3::CS53::SRR"],[8416,"imxrt_ral::can3::CS53::TIME_STAMP"],[8421,"imxrt_ral::can3::CS54"],[8430,"imxrt_ral::can3::CS54::BRS"],[8435,"imxrt_ral::can3::CS54::CODE"],[8440,"imxrt_ral::can3::CS54::DLC"],[8445,"imxrt_ral::can3::CS54::EDL"],[8450,"imxrt_ral::can3::CS54::ESI"],[8455,"imxrt_ral::can3::CS54::IDE"],[8460,"imxrt_ral::can3::CS54::RTR"],[8465,"imxrt_ral::can3::CS54::SRR"],[8470,"imxrt_ral::can3::CS54::TIME_STAMP"],[8475,"imxrt_ral::can3::CS55"],[8484,"imxrt_ral::can3::CS55::BRS"],[8489,"imxrt_ral::can3::CS55::CODE"],[8494,"imxrt_ral::can3::CS55::DLC"],[8499,"imxrt_ral::can3::CS55::EDL"],[8504,"imxrt_ral::can3::CS55::ESI"],[8509,"imxrt_ral::can3::CS55::IDE"],[8514,"imxrt_ral::can3::CS55::RTR"],[8519,"imxrt_ral::can3::CS55::SRR"],[8524,"imxrt_ral::can3::CS55::TIME_STAMP"],[8529,"imxrt_ral::can3::CS56"],[8538,"imxrt_ral::can3::CS56::BRS"],[8543,"imxrt_ral::can3::CS56::CODE"],[8548,"imxrt_ral::can3::CS56::DLC"],[8553,"imxrt_ral::can3::CS56::EDL"],[8558,"imxrt_ral::can3::CS56::ESI"],[8563,"imxrt_ral::can3::CS56::IDE"],[8568,"imxrt_ral::can3::CS56::RTR"],[8573,"imxrt_ral::can3::CS56::SRR"],[8578,"imxrt_ral::can3::CS56::TIME_STAMP"],[8583,"imxrt_ral::can3::CS57"],[8592,"imxrt_ral::can3::CS57::BRS"],[8597,"imxrt_ral::can3::CS57::CODE"],[8602,"imxrt_ral::can3::CS57::DLC"],[8607,"imxrt_ral::can3::CS57::EDL"],[8612,"imxrt_ral::can3::CS57::ESI"],[8617,"imxrt_ral::can3::CS57::IDE"],[8622,"imxrt_ral::can3::CS57::RTR"],[8627,"imxrt_ral::can3::CS57::SRR"],[8632,"imxrt_ral::can3::CS57::TIME_STAMP"],[8637,"imxrt_ral::can3::CS58"],[8646,"imxrt_ral::can3::CS58::BRS"],[8651,"imxrt_ral::can3::CS58::CODE"],[8656,"imxrt_ral::can3::CS58::DLC"],[8661,"imxrt_ral::can3::CS58::EDL"],[8666,"imxrt_ral::can3::CS58::ESI"],[8671,"imxrt_ral::can3::CS58::IDE"],[8676,"imxrt_ral::can3::CS58::RTR"],[8681,"imxrt_ral::can3::CS58::SRR"],[8686,"imxrt_ral::can3::CS58::TIME_STAMP"],[8691,"imxrt_ral::can3::CS59"],[8700,"imxrt_ral::can3::CS59::BRS"],[8705,"imxrt_ral::can3::CS59::CODE"],[8710,"imxrt_ral::can3::CS59::DLC"],[8715,"imxrt_ral::can3::CS59::EDL"],[8720,"imxrt_ral::can3::CS59::ESI"],[8725,"imxrt_ral::can3::CS59::IDE"],[8730,"imxrt_ral::can3::CS59::RTR"],[8735,"imxrt_ral::can3::CS59::SRR"],[8740,"imxrt_ral::can3::CS59::TIME_STAMP"],[8745,"imxrt_ral::can3::CS5::BRS"],[8750,"imxrt_ral::can3::CS5::CODE"],[8755,"imxrt_ral::can3::CS5::DLC"],[8760,"imxrt_ral::can3::CS5::EDL"],[8765,"imxrt_ral::can3::CS5::ESI"],[8770,"imxrt_ral::can3::CS5::IDE"],[8775,"imxrt_ral::can3::CS5::RTR"],[8780,"imxrt_ral::can3::CS5::SRR"],[8785,"imxrt_ral::can3::CS5::TIME_STAMP"],[8790,"imxrt_ral::can3::CS6"],[8799,"imxrt_ral::can3::CS60"],[8808,"imxrt_ral::can3::CS60::BRS"],[8813,"imxrt_ral::can3::CS60::CODE"],[8818,"imxrt_ral::can3::CS60::DLC"],[8823,"imxrt_ral::can3::CS60::EDL"],[8828,"imxrt_ral::can3::CS60::ESI"],[8833,"imxrt_ral::can3::CS60::IDE"],[8838,"imxrt_ral::can3::CS60::RTR"],[8843,"imxrt_ral::can3::CS60::SRR"],[8848,"imxrt_ral::can3::CS60::TIME_STAMP"],[8853,"imxrt_ral::can3::CS61"],[8862,"imxrt_ral::can3::CS61::BRS"],[8867,"imxrt_ral::can3::CS61::CODE"],[8872,"imxrt_ral::can3::CS61::DLC"],[8877,"imxrt_ral::can3::CS61::EDL"],[8882,"imxrt_ral::can3::CS61::ESI"],[8887,"imxrt_ral::can3::CS61::IDE"],[8892,"imxrt_ral::can3::CS61::RTR"],[8897,"imxrt_ral::can3::CS61::SRR"],[8902,"imxrt_ral::can3::CS61::TIME_STAMP"],[8907,"imxrt_ral::can3::CS62"],[8916,"imxrt_ral::can3::CS62::BRS"],[8921,"imxrt_ral::can3::CS62::CODE"],[8926,"imxrt_ral::can3::CS62::DLC"],[8931,"imxrt_ral::can3::CS62::EDL"],[8936,"imxrt_ral::can3::CS62::ESI"],[8941,"imxrt_ral::can3::CS62::IDE"],[8946,"imxrt_ral::can3::CS62::RTR"],[8951,"imxrt_ral::can3::CS62::SRR"],[8956,"imxrt_ral::can3::CS62::TIME_STAMP"],[8961,"imxrt_ral::can3::CS63"],[8970,"imxrt_ral::can3::CS63::BRS"],[8975,"imxrt_ral::can3::CS63::CODE"],[8980,"imxrt_ral::can3::CS63::DLC"],[8985,"imxrt_ral::can3::CS63::EDL"],[8990,"imxrt_ral::can3::CS63::ESI"],[8995,"imxrt_ral::can3::CS63::IDE"],[9000,"imxrt_ral::can3::CS63::RTR"],[9005,"imxrt_ral::can3::CS63::SRR"],[9010,"imxrt_ral::can3::CS63::TIME_STAMP"],[9015,"imxrt_ral::can3::CS6::BRS"],[9020,"imxrt_ral::can3::CS6::CODE"],[9025,"imxrt_ral::can3::CS6::DLC"],[9030,"imxrt_ral::can3::CS6::EDL"],[9035,"imxrt_ral::can3::CS6::ESI"],[9040,"imxrt_ral::can3::CS6::IDE"],[9045,"imxrt_ral::can3::CS6::RTR"],[9050,"imxrt_ral::can3::CS6::SRR"],[9055,"imxrt_ral::can3::CS6::TIME_STAMP"],[9060,"imxrt_ral::can3::CS7"],[9069,"imxrt_ral::can3::CS7::BRS"],[9074,"imxrt_ral::can3::CS7::CODE"],[9079,"imxrt_ral::can3::CS7::DLC"],[9084,"imxrt_ral::can3::CS7::EDL"],[9089,"imxrt_ral::can3::CS7::ESI"],[9094,"imxrt_ral::can3::CS7::IDE"],[9099,"imxrt_ral::can3::CS7::RTR"],[9104,"imxrt_ral::can3::CS7::SRR"],[9109,"imxrt_ral::can3::CS7::TIME_STAMP"],[9114,"imxrt_ral::can3::CS8"],[9123,"imxrt_ral::can3::CS8::BRS"],[9128,"imxrt_ral::can3::CS8::CODE"],[9133,"imxrt_ral::can3::CS8::DLC"],[9138,"imxrt_ral::can3::CS8::EDL"],[9143,"imxrt_ral::can3::CS8::ESI"],[9148,"imxrt_ral::can3::CS8::IDE"],[9153,"imxrt_ral::can3::CS8::RTR"],[9158,"imxrt_ral::can3::CS8::SRR"],[9163,"imxrt_ral::can3::CS8::TIME_STAMP"],[9168,"imxrt_ral::can3::CS9"],[9177,"imxrt_ral::can3::CS9::BRS"],[9182,"imxrt_ral::can3::CS9::CODE"],[9187,"imxrt_ral::can3::CS9::DLC"],[9192,"imxrt_ral::can3::CS9::EDL"],[9197,"imxrt_ral::can3::CS9::ESI"],[9202,"imxrt_ral::can3::CS9::IDE"],[9207,"imxrt_ral::can3::CS9::RTR"],[9212,"imxrt_ral::can3::CS9::SRR"],[9217,"imxrt_ral::can3::CS9::TIME_STAMP"],[9222,"imxrt_ral::can3::CTRL1"],[9238,"imxrt_ral::can3::CTRL1::BOFFMSK"],[9243,"imxrt_ral::can3::CTRL1::BOFFMSK::RW"],[9245,"imxrt_ral::can3::CTRL1::BOFFREC"],[9250,"imxrt_ral::can3::CTRL1::BOFFREC::RW"],[9252,"imxrt_ral::can3::CTRL1::CLKSRC"],[9257,"imxrt_ral::can3::CTRL1::CLKSRC::RW"],[9259,"imxrt_ral::can3::CTRL1::ERRMSK"],[9264,"imxrt_ral::can3::CTRL1::ERRMSK::RW"],[9266,"imxrt_ral::can3::CTRL1::LBUF"],[9271,"imxrt_ral::can3::CTRL1::LBUF::RW"],[9273,"imxrt_ral::can3::CTRL1::LOM"],[9278,"imxrt_ral::can3::CTRL1::LOM::RW"],[9280,"imxrt_ral::can3::CTRL1::LPB"],[9285,"imxrt_ral::can3::CTRL1::LPB::RW"],[9287,"imxrt_ral::can3::CTRL1::PRESDIV"],[9292,"imxrt_ral::can3::CTRL1::PROPSEG"],[9297,"imxrt_ral::can3::CTRL1::PSEG1"],[9302,"imxrt_ral::can3::CTRL1::PSEG2"],[9307,"imxrt_ral::can3::CTRL1::RJW"],[9312,"imxrt_ral::can3::CTRL1::RWRNMSK"],[9317,"imxrt_ral::can3::CTRL1::RWRNMSK::RW"],[9319,"imxrt_ral::can3::CTRL1::SMP"],[9324,"imxrt_ral::can3::CTRL1::SMP::RW"],[9326,"imxrt_ral::can3::CTRL1::TSYN"],[9331,"imxrt_ral::can3::CTRL1::TSYN::RW"],[9333,"imxrt_ral::can3::CTRL1::TWRNMSK"],[9338,"imxrt_ral::can3::CTRL1::TWRNMSK::RW"],[9340,"imxrt_ral::can3::CTRL2"],[9354,"imxrt_ral::can3::CTRL2::BOFFDONEMSK"],[9359,"imxrt_ral::can3::CTRL2::BOFFDONEMSK::RW"],[9361,"imxrt_ral::can3::CTRL2::BTE"],[9366,"imxrt_ral::can3::CTRL2::BTE::RW"],[9368,"imxrt_ral::can3::CTRL2::EACEN"],[9373,"imxrt_ral::can3::CTRL2::EACEN::RW"],[9375,"imxrt_ral::can3::CTRL2::EDFLTDIS"],[9380,"imxrt_ral::can3::CTRL2::EDFLTDIS::RW"],[9382,"imxrt_ral::can3::CTRL2::ERRMSK_FAST"],[9387,"imxrt_ral::can3::CTRL2::ERRMSK_FAST::RW"],[9389,"imxrt_ral::can3::CTRL2::ISOCANFDEN"],[9394,"imxrt_ral::can3::CTRL2::ISOCANFDEN::RW"],[9396,"imxrt_ral::can3::CTRL2::MBTSBASE"],[9401,"imxrt_ral::can3::CTRL2::MBTSBASE::RW"],[9404,"imxrt_ral::can3::CTRL2::MRP"],[9409,"imxrt_ral::can3::CTRL2::MRP::RW"],[9411,"imxrt_ral::can3::CTRL2::PREXCEN"],[9416,"imxrt_ral::can3::CTRL2::PREXCEN::RW"],[9418,"imxrt_ral::can3::CTRL2::RFFN"],[9423,"imxrt_ral::can3::CTRL2::RRS"],[9428,"imxrt_ral::can3::CTRL2::RRS::RW"],[9430,"imxrt_ral::can3::CTRL2::TASD"],[9435,"imxrt_ral::can3::CTRL2::TIMER_SRC"],[9440,"imxrt_ral::can3::CTRL2::TIMER_SRC::RW"],[9442,"imxrt_ral::can3::CTRL2::TSTAMPCAP"],[9447,"imxrt_ral::can3::CTRL2::TSTAMPCAP::RW"],[9451,"imxrt_ral::can3::ECR"],[9455,"imxrt_ral::can3::ECR::RXERRCNT"],[9460,"imxrt_ral::can3::ECR::RXERRCNT_FAST"],[9465,"imxrt_ral::can3::ECR::TXERRCNT"],[9470,"imxrt_ral::can3::ECR::TXERRCNT_FAST"],[9475,"imxrt_ral::can3::EDCBT"],[9478,"imxrt_ral::can3::EDCBT::DRJW"],[9483,"imxrt_ral::can3::EDCBT::DTSEG1"],[9488,"imxrt_ral::can3::EDCBT::DTSEG2"],[9493,"imxrt_ral::can3::ENCBT"],[9496,"imxrt_ral::can3::ENCBT::NRJW"],[9501,"imxrt_ral::can3::ENCBT::NTSEG1"],[9506,"imxrt_ral::can3::ENCBT::NTSEG2"],[9511,"imxrt_ral::can3::EPRS"],[9513,"imxrt_ral::can3::EPRS::EDPRESDIV"],[9518,"imxrt_ral::can3::EPRS::ENPRESDIV"],[9523,"imxrt_ral::can3::ERFCR"],[9528,"imxrt_ral::can3::ERFCR::DMALW"],[9533,"imxrt_ral::can3::ERFCR::ERFEN"],[9538,"imxrt_ral::can3::ERFCR::ERFEN::RW"],[9540,"imxrt_ral::can3::ERFCR::ERFWM"],[9545,"imxrt_ral::can3::ERFCR::NEXIF"],[9550,"imxrt_ral::can3::ERFCR::NFE"],[9555,"imxrt_ral::can3::ERFFEL"],[9556,"imxrt_ral::can3::ERFFEL::FEL"],[9561,"imxrt_ral::can3::ERFIER"],[9565,"imxrt_ral::can3::ERFIER::ERFDAIE"],[9570,"imxrt_ral::can3::ERFIER::ERFDAIE::RW"],[9572,"imxrt_ral::can3::ERFIER::ERFOVFIE"],[9577,"imxrt_ral::can3::ERFIER::ERFOVFIE::RW"],[9579,"imxrt_ral::can3::ERFIER::ERFUFWIE"],[9584,"imxrt_ral::can3::ERFIER::ERFUFWIE::RW"],[9586,"imxrt_ral::can3::ERFIER::ERFWMIIE"],[9591,"imxrt_ral::can3::ERFIER::ERFWMIIE::RW"],[9593,"imxrt_ral::can3::ERFSR"],[9601,"imxrt_ral::can3::ERFSR::ERFCLR"],[9606,"imxrt_ral::can3::ERFSR::ERFCLR::RW"],[9608,"imxrt_ral::can3::ERFSR::ERFDA"],[9613,"imxrt_ral::can3::ERFSR::ERFDA::RW"],[9615,"imxrt_ral::can3::ERFSR::ERFE"],[9620,"imxrt_ral::can3::ERFSR::ERFE::RW"],[9622,"imxrt_ral::can3::ERFSR::ERFEL"],[9627,"imxrt_ral::can3::ERFSR::ERFF"],[9632,"imxrt_ral::can3::ERFSR::ERFF::RW"],[9634,"imxrt_ral::can3::ERFSR::ERFOVF"],[9639,"imxrt_ral::can3::ERFSR::ERFOVF::RW"],[9641,"imxrt_ral::can3::ERFSR::ERFUFW"],[9646,"imxrt_ral::can3::ERFSR::ERFUFW::RW"],[9648,"imxrt_ral::can3::ERFSR::ERFWMI"],[9653,"imxrt_ral::can3::ERFSR::ERFWMI::RW"],[9655,"imxrt_ral::can3::ESR1"],[9681,"imxrt_ral::can3::ESR1::ACKERR"],[9686,"imxrt_ral::can3::ESR1::ACKERR::RW"],[9688,"imxrt_ral::can3::ESR1::BIT0ERR"],[9693,"imxrt_ral::can3::ESR1::BIT0ERR::RW"],[9695,"imxrt_ral::can3::ESR1::BIT0ERR_FAST"],[9700,"imxrt_ral::can3::ESR1::BIT0ERR_FAST::RW"],[9702,"imxrt_ral::can3::ESR1::BIT1ERR"],[9707,"imxrt_ral::can3::ESR1::BIT1ERR::RW"],[9709,"imxrt_ral::can3::ESR1::BIT1ERR_FAST"],[9714,"imxrt_ral::can3::ESR1::BIT1ERR_FAST::RW"],[9716,"imxrt_ral::can3::ESR1::BOFFDONEINT"],[9721,"imxrt_ral::can3::ESR1::BOFFDONEINT::RW"],[9723,"imxrt_ral::can3::ESR1::BOFFINT"],[9728,"imxrt_ral::can3::ESR1::BOFFINT::RW"],[9730,"imxrt_ral::can3::ESR1::CRCERR"],[9735,"imxrt_ral::can3::ESR1::CRCERR::RW"],[9737,"imxrt_ral::can3::ESR1::CRCERR_FAST"],[9742,"imxrt_ral::can3::ESR1::CRCERR_FAST::RW"],[9744,"imxrt_ral::can3::ESR1::ERRINT"],[9749,"imxrt_ral::can3::ESR1::ERRINT::RW"],[9751,"imxrt_ral::can3::ESR1::ERRINT_FAST"],[9756,"imxrt_ral::can3::ESR1::ERRINT_FAST::RW"],[9758,"imxrt_ral::can3::ESR1::ERROVR"],[9763,"imxrt_ral::can3::ESR1::ERROVR::RW"],[9765,"imxrt_ral::can3::ESR1::FLTCONF"],[9770,"imxrt_ral::can3::ESR1::FLTCONF::RW"],[9773,"imxrt_ral::can3::ESR1::FRMERR"],[9778,"imxrt_ral::can3::ESR1::FRMERR::RW"],[9780,"imxrt_ral::can3::ESR1::FRMERR_FAST"],[9785,"imxrt_ral::can3::ESR1::FRMERR_FAST::RW"],[9787,"imxrt_ral::can3::ESR1::IDLE"],[9792,"imxrt_ral::can3::ESR1::IDLE::RW"],[9794,"imxrt_ral::can3::ESR1::RWRNINT"],[9799,"imxrt_ral::can3::ESR1::RWRNINT::RW"],[9801,"imxrt_ral::can3::ESR1::RX"],[9806,"imxrt_ral::can3::ESR1::RX::RW"],[9808,"imxrt_ral::can3::ESR1::RXWRN"],[9813,"imxrt_ral::can3::ESR1::RXWRN::RW"],[9815,"imxrt_ral::can3::ESR1::STFERR"],[9820,"imxrt_ral::can3::ESR1::STFERR::RW"],[9822,"imxrt_ral::can3::ESR1::STFERR_FAST"],[9827,"imxrt_ral::can3::ESR1::STFERR_FAST::RW"],[9829,"imxrt_ral::can3::ESR1::SYNCH"],[9834,"imxrt_ral::can3::ESR1::SYNCH::RW"],[9836,"imxrt_ral::can3::ESR1::TWRNINT"],[9841,"imxrt_ral::can3::ESR1::TWRNINT::RW"],[9843,"imxrt_ral::can3::ESR1::TX"],[9848,"imxrt_ral::can3::ESR1::TX::RW"],[9850,"imxrt_ral::can3::ESR1::TXWRN"],[9855,"imxrt_ral::can3::ESR1::TXWRN::RW"],[9857,"imxrt_ral::can3::ESR1::WAKINT"],[9862,"imxrt_ral::can3::ESR1::WAKINT::RW"],[9864,"imxrt_ral::can3::ESR2"],[9867,"imxrt_ral::can3::ESR2::IMB"],[9872,"imxrt_ral::can3::ESR2::IMB::RW"],[9874,"imxrt_ral::can3::ESR2::LPTM"],[9879,"imxrt_ral::can3::ESR2::VPS"],[9884,"imxrt_ral::can3::ESR2::VPS::RW"],[9886,"imxrt_ral::can3::ETDC"],[9889,"imxrt_ral::can3::ETDC::ETDCOFF"],[9894,"imxrt_ral::can3::ETDC::ETDCVAL"],[9899,"imxrt_ral::can3::ETDC::TDMDIS"],[9904,"imxrt_ral::can3::ETDC::TDMDIS::RW"],[9906,"imxrt_ral::can3::FDCBT"],[9911,"imxrt_ral::can3::FDCBT::FPRESDIV"],[9916,"imxrt_ral::can3::FDCBT::FPROPSEG"],[9921,"imxrt_ral::can3::FDCBT::FPSEG1"],[9926,"imxrt_ral::can3::FDCBT::FPSEG2"],[9931,"imxrt_ral::can3::FDCBT::FRJW"],[9936,"imxrt_ral::can3::FDCRC"],[9938,"imxrt_ral::can3::FDCRC::FD_MBCRC"],[9943,"imxrt_ral::can3::FDCRC::FD_TXCRC"],[9948,"imxrt_ral::can3::FDCTRL"],[9955,"imxrt_ral::can3::FDCTRL::FDRATE"],[9960,"imxrt_ral::can3::FDCTRL::FDRATE::RW"],[9962,"imxrt_ral::can3::FDCTRL::MBDSR0"],[9967,"imxrt_ral::can3::FDCTRL::MBDSR0::RW"],[9971,"imxrt_ral::can3::FDCTRL::MBDSR1"],[9976,"imxrt_ral::can3::FDCTRL::MBDSR1::RW"],[9980,"imxrt_ral::can3::FDCTRL::TDCEN"],[9985,"imxrt_ral::can3::FDCTRL::TDCEN::RW"],[9987,"imxrt_ral::can3::FDCTRL::TDCFAIL"],[9992,"imxrt_ral::can3::FDCTRL::TDCFAIL::RW"],[9994,"imxrt_ral::can3::FDCTRL::TDCOFF"],[9999,"imxrt_ral::can3::FDCTRL::TDCVAL"],[10004,"imxrt_ral::can3::HR_TIME_STAMP"],[10005,"imxrt_ral::can3::HR_TIME_STAMP::TS"],[10010,"imxrt_ral::can3::ID0"],[10013,"imxrt_ral::can3::ID0::EXT"],[10018,"imxrt_ral::can3::ID0::PRIO"],[10023,"imxrt_ral::can3::ID0::STD"],[10028,"imxrt_ral::can3::ID1"],[10031,"imxrt_ral::can3::ID10"],[10034,"imxrt_ral::can3::ID10::EXT"],[10039,"imxrt_ral::can3::ID10::PRIO"],[10044,"imxrt_ral::can3::ID10::STD"],[10049,"imxrt_ral::can3::ID11"],[10052,"imxrt_ral::can3::ID11::EXT"],[10057,"imxrt_ral::can3::ID11::PRIO"],[10062,"imxrt_ral::can3::ID11::STD"],[10067,"imxrt_ral::can3::ID12"],[10070,"imxrt_ral::can3::ID12::EXT"],[10075,"imxrt_ral::can3::ID12::PRIO"],[10080,"imxrt_ral::can3::ID12::STD"],[10085,"imxrt_ral::can3::ID13"],[10088,"imxrt_ral::can3::ID13::EXT"],[10093,"imxrt_ral::can3::ID13::PRIO"],[10098,"imxrt_ral::can3::ID13::STD"],[10103,"imxrt_ral::can3::ID14"],[10106,"imxrt_ral::can3::ID14::EXT"],[10111,"imxrt_ral::can3::ID14::PRIO"],[10116,"imxrt_ral::can3::ID14::STD"],[10121,"imxrt_ral::can3::ID15"],[10124,"imxrt_ral::can3::ID15::EXT"],[10129,"imxrt_ral::can3::ID15::PRIO"],[10134,"imxrt_ral::can3::ID15::STD"],[10139,"imxrt_ral::can3::ID16"],[10142,"imxrt_ral::can3::ID16::EXT"],[10147,"imxrt_ral::can3::ID16::PRIO"],[10152,"imxrt_ral::can3::ID16::STD"],[10157,"imxrt_ral::can3::ID17"],[10160,"imxrt_ral::can3::ID17::EXT"],[10165,"imxrt_ral::can3::ID17::PRIO"],[10170,"imxrt_ral::can3::ID17::STD"],[10175,"imxrt_ral::can3::ID18"],[10178,"imxrt_ral::can3::ID18::EXT"],[10183,"imxrt_ral::can3::ID18::PRIO"],[10188,"imxrt_ral::can3::ID18::STD"],[10193,"imxrt_ral::can3::ID19"],[10196,"imxrt_ral::can3::ID19::EXT"],[10201,"imxrt_ral::can3::ID19::PRIO"],[10206,"imxrt_ral::can3::ID19::STD"],[10211,"imxrt_ral::can3::ID1::EXT"],[10216,"imxrt_ral::can3::ID1::PRIO"],[10221,"imxrt_ral::can3::ID1::STD"],[10226,"imxrt_ral::can3::ID2"],[10229,"imxrt_ral::can3::ID20"],[10232,"imxrt_ral::can3::ID20::EXT"],[10237,"imxrt_ral::can3::ID20::PRIO"],[10242,"imxrt_ral::can3::ID20::STD"],[10247,"imxrt_ral::can3::ID21"],[10250,"imxrt_ral::can3::ID21::EXT"],[10255,"imxrt_ral::can3::ID21::PRIO"],[10260,"imxrt_ral::can3::ID21::STD"],[10265,"imxrt_ral::can3::ID22"],[10268,"imxrt_ral::can3::ID22::EXT"],[10273,"imxrt_ral::can3::ID22::PRIO"],[10278,"imxrt_ral::can3::ID22::STD"],[10283,"imxrt_ral::can3::ID23"],[10286,"imxrt_ral::can3::ID23::EXT"],[10291,"imxrt_ral::can3::ID23::PRIO"],[10296,"imxrt_ral::can3::ID23::STD"],[10301,"imxrt_ral::can3::ID24"],[10304,"imxrt_ral::can3::ID24::EXT"],[10309,"imxrt_ral::can3::ID24::PRIO"],[10314,"imxrt_ral::can3::ID24::STD"],[10319,"imxrt_ral::can3::ID25"],[10322,"imxrt_ral::can3::ID25::EXT"],[10327,"imxrt_ral::can3::ID25::PRIO"],[10332,"imxrt_ral::can3::ID25::STD"],[10337,"imxrt_ral::can3::ID26"],[10340,"imxrt_ral::can3::ID26::EXT"],[10345,"imxrt_ral::can3::ID26::PRIO"],[10350,"imxrt_ral::can3::ID26::STD"],[10355,"imxrt_ral::can3::ID27"],[10358,"imxrt_ral::can3::ID27::EXT"],[10363,"imxrt_ral::can3::ID27::PRIO"],[10368,"imxrt_ral::can3::ID27::STD"],[10373,"imxrt_ral::can3::ID28"],[10376,"imxrt_ral::can3::ID28::EXT"],[10381,"imxrt_ral::can3::ID28::PRIO"],[10386,"imxrt_ral::can3::ID28::STD"],[10391,"imxrt_ral::can3::ID29"],[10394,"imxrt_ral::can3::ID29::EXT"],[10399,"imxrt_ral::can3::ID29::PRIO"],[10404,"imxrt_ral::can3::ID29::STD"],[10409,"imxrt_ral::can3::ID2::EXT"],[10414,"imxrt_ral::can3::ID2::PRIO"],[10419,"imxrt_ral::can3::ID2::STD"],[10424,"imxrt_ral::can3::ID3"],[10427,"imxrt_ral::can3::ID30"],[10430,"imxrt_ral::can3::ID30::EXT"],[10435,"imxrt_ral::can3::ID30::PRIO"],[10440,"imxrt_ral::can3::ID30::STD"],[10445,"imxrt_ral::can3::ID31"],[10448,"imxrt_ral::can3::ID31::EXT"],[10453,"imxrt_ral::can3::ID31::PRIO"],[10458,"imxrt_ral::can3::ID31::STD"],[10463,"imxrt_ral::can3::ID32"],[10466,"imxrt_ral::can3::ID32::EXT"],[10471,"imxrt_ral::can3::ID32::PRIO"],[10476,"imxrt_ral::can3::ID32::STD"],[10481,"imxrt_ral::can3::ID33"],[10484,"imxrt_ral::can3::ID33::EXT"],[10489,"imxrt_ral::can3::ID33::PRIO"],[10494,"imxrt_ral::can3::ID33::STD"],[10499,"imxrt_ral::can3::ID34"],[10502,"imxrt_ral::can3::ID34::EXT"],[10507,"imxrt_ral::can3::ID34::PRIO"],[10512,"imxrt_ral::can3::ID34::STD"],[10517,"imxrt_ral::can3::ID35"],[10520,"imxrt_ral::can3::ID35::EXT"],[10525,"imxrt_ral::can3::ID35::PRIO"],[10530,"imxrt_ral::can3::ID35::STD"],[10535,"imxrt_ral::can3::ID36"],[10538,"imxrt_ral::can3::ID36::EXT"],[10543,"imxrt_ral::can3::ID36::PRIO"],[10548,"imxrt_ral::can3::ID36::STD"],[10553,"imxrt_ral::can3::ID37"],[10556,"imxrt_ral::can3::ID37::EXT"],[10561,"imxrt_ral::can3::ID37::PRIO"],[10566,"imxrt_ral::can3::ID37::STD"],[10571,"imxrt_ral::can3::ID38"],[10574,"imxrt_ral::can3::ID38::EXT"],[10579,"imxrt_ral::can3::ID38::PRIO"],[10584,"imxrt_ral::can3::ID38::STD"],[10589,"imxrt_ral::can3::ID39"],[10592,"imxrt_ral::can3::ID39::EXT"],[10597,"imxrt_ral::can3::ID39::PRIO"],[10602,"imxrt_ral::can3::ID39::STD"],[10607,"imxrt_ral::can3::ID3::EXT"],[10612,"imxrt_ral::can3::ID3::PRIO"],[10617,"imxrt_ral::can3::ID3::STD"],[10622,"imxrt_ral::can3::ID4"],[10625,"imxrt_ral::can3::ID40"],[10628,"imxrt_ral::can3::ID40::EXT"],[10633,"imxrt_ral::can3::ID40::PRIO"],[10638,"imxrt_ral::can3::ID40::STD"],[10643,"imxrt_ral::can3::ID41"],[10646,"imxrt_ral::can3::ID41::EXT"],[10651,"imxrt_ral::can3::ID41::PRIO"],[10656,"imxrt_ral::can3::ID41::STD"],[10661,"imxrt_ral::can3::ID42"],[10664,"imxrt_ral::can3::ID42::EXT"],[10669,"imxrt_ral::can3::ID42::PRIO"],[10674,"imxrt_ral::can3::ID42::STD"],[10679,"imxrt_ral::can3::ID43"],[10682,"imxrt_ral::can3::ID43::EXT"],[10687,"imxrt_ral::can3::ID43::PRIO"],[10692,"imxrt_ral::can3::ID43::STD"],[10697,"imxrt_ral::can3::ID44"],[10700,"imxrt_ral::can3::ID44::EXT"],[10705,"imxrt_ral::can3::ID44::PRIO"],[10710,"imxrt_ral::can3::ID44::STD"],[10715,"imxrt_ral::can3::ID45"],[10718,"imxrt_ral::can3::ID45::EXT"],[10723,"imxrt_ral::can3::ID45::PRIO"],[10728,"imxrt_ral::can3::ID45::STD"],[10733,"imxrt_ral::can3::ID46"],[10736,"imxrt_ral::can3::ID46::EXT"],[10741,"imxrt_ral::can3::ID46::PRIO"],[10746,"imxrt_ral::can3::ID46::STD"],[10751,"imxrt_ral::can3::ID47"],[10754,"imxrt_ral::can3::ID47::EXT"],[10759,"imxrt_ral::can3::ID47::PRIO"],[10764,"imxrt_ral::can3::ID47::STD"],[10769,"imxrt_ral::can3::ID48"],[10772,"imxrt_ral::can3::ID48::EXT"],[10777,"imxrt_ral::can3::ID48::PRIO"],[10782,"imxrt_ral::can3::ID48::STD"],[10787,"imxrt_ral::can3::ID49"],[10790,"imxrt_ral::can3::ID49::EXT"],[10795,"imxrt_ral::can3::ID49::PRIO"],[10800,"imxrt_ral::can3::ID49::STD"],[10805,"imxrt_ral::can3::ID4::EXT"],[10810,"imxrt_ral::can3::ID4::PRIO"],[10815,"imxrt_ral::can3::ID4::STD"],[10820,"imxrt_ral::can3::ID5"],[10823,"imxrt_ral::can3::ID50"],[10826,"imxrt_ral::can3::ID50::EXT"],[10831,"imxrt_ral::can3::ID50::PRIO"],[10836,"imxrt_ral::can3::ID50::STD"],[10841,"imxrt_ral::can3::ID51"],[10844,"imxrt_ral::can3::ID51::EXT"],[10849,"imxrt_ral::can3::ID51::PRIO"],[10854,"imxrt_ral::can3::ID51::STD"],[10859,"imxrt_ral::can3::ID52"],[10862,"imxrt_ral::can3::ID52::EXT"],[10867,"imxrt_ral::can3::ID52::PRIO"],[10872,"imxrt_ral::can3::ID52::STD"],[10877,"imxrt_ral::can3::ID53"],[10880,"imxrt_ral::can3::ID53::EXT"],[10885,"imxrt_ral::can3::ID53::PRIO"],[10890,"imxrt_ral::can3::ID53::STD"],[10895,"imxrt_ral::can3::ID54"],[10898,"imxrt_ral::can3::ID54::EXT"],[10903,"imxrt_ral::can3::ID54::PRIO"],[10908,"imxrt_ral::can3::ID54::STD"],[10913,"imxrt_ral::can3::ID55"],[10916,"imxrt_ral::can3::ID55::EXT"],[10921,"imxrt_ral::can3::ID55::PRIO"],[10926,"imxrt_ral::can3::ID55::STD"],[10931,"imxrt_ral::can3::ID56"],[10934,"imxrt_ral::can3::ID56::EXT"],[10939,"imxrt_ral::can3::ID56::PRIO"],[10944,"imxrt_ral::can3::ID56::STD"],[10949,"imxrt_ral::can3::ID57"],[10952,"imxrt_ral::can3::ID57::EXT"],[10957,"imxrt_ral::can3::ID57::PRIO"],[10962,"imxrt_ral::can3::ID57::STD"],[10967,"imxrt_ral::can3::ID58"],[10970,"imxrt_ral::can3::ID58::EXT"],[10975,"imxrt_ral::can3::ID58::PRIO"],[10980,"imxrt_ral::can3::ID58::STD"],[10985,"imxrt_ral::can3::ID59"],[10988,"imxrt_ral::can3::ID59::EXT"],[10993,"imxrt_ral::can3::ID59::PRIO"],[10998,"imxrt_ral::can3::ID59::STD"],[11003,"imxrt_ral::can3::ID5::EXT"],[11008,"imxrt_ral::can3::ID5::PRIO"],[11013,"imxrt_ral::can3::ID5::STD"],[11018,"imxrt_ral::can3::ID6"],[11021,"imxrt_ral::can3::ID60"],[11024,"imxrt_ral::can3::ID60::EXT"],[11029,"imxrt_ral::can3::ID60::PRIO"],[11034,"imxrt_ral::can3::ID60::STD"],[11039,"imxrt_ral::can3::ID61"],[11042,"imxrt_ral::can3::ID61::EXT"],[11047,"imxrt_ral::can3::ID61::PRIO"],[11052,"imxrt_ral::can3::ID61::STD"],[11057,"imxrt_ral::can3::ID62"],[11060,"imxrt_ral::can3::ID62::EXT"],[11065,"imxrt_ral::can3::ID62::PRIO"],[11070,"imxrt_ral::can3::ID62::STD"],[11075,"imxrt_ral::can3::ID63"],[11078,"imxrt_ral::can3::ID63::EXT"],[11083,"imxrt_ral::can3::ID63::PRIO"],[11088,"imxrt_ral::can3::ID63::STD"],[11093,"imxrt_ral::can3::ID6::EXT"],[11098,"imxrt_ral::can3::ID6::PRIO"],[11103,"imxrt_ral::can3::ID6::STD"],[11108,"imxrt_ral::can3::ID7"],[11111,"imxrt_ral::can3::ID7::EXT"],[11116,"imxrt_ral::can3::ID7::PRIO"],[11121,"imxrt_ral::can3::ID7::STD"],[11126,"imxrt_ral::can3::ID8"],[11129,"imxrt_ral::can3::ID8::EXT"],[11134,"imxrt_ral::can3::ID8::PRIO"],[11139,"imxrt_ral::can3::ID8::STD"],[11144,"imxrt_ral::can3::ID9"],[11147,"imxrt_ral::can3::ID9::EXT"],[11152,"imxrt_ral::can3::ID9::PRIO"],[11157,"imxrt_ral::can3::ID9::STD"],[11162,"imxrt_ral::can3::IFLAG1"],[11168,"imxrt_ral::can3::IFLAG1::BUF0I"],[11173,"imxrt_ral::can3::IFLAG1::BUF0I::RW"],[11175,"imxrt_ral::can3::IFLAG1::BUF31TO8I"],[11180,"imxrt_ral::can3::IFLAG1::BUF4TO1I"],[11185,"imxrt_ral::can3::IFLAG1::BUF5I"],[11190,"imxrt_ral::can3::IFLAG1::BUF5I::RW"],[11192,"imxrt_ral::can3::IFLAG1::BUF6I"],[11197,"imxrt_ral::can3::IFLAG1::BUF6I::RW"],[11199,"imxrt_ral::can3::IFLAG1::BUF7I"],[11204,"imxrt_ral::can3::IFLAG1::BUF7I::RW"],[11206,"imxrt_ral::can3::IFLAG2"],[11207,"imxrt_ral::can3::IFLAG2::BUF63TO32I"],[11212,"imxrt_ral::can3::IMASK1"],[11213,"imxrt_ral::can3::IMASK1::BUF31TO0M"],[11218,"imxrt_ral::can3::IMASK2"],[11219,"imxrt_ral::can3::IMASK2::BUF63TO32M"],[11224,"imxrt_ral::can3::MB0_16B_WORD0"],[11228,"imxrt_ral::can3::MB0_16B_WORD0::DATA_BYTE_0"],[11233,"imxrt_ral::can3::MB0_16B_WORD0::DATA_BYTE_1"],[11238,"imxrt_ral::can3::MB0_16B_WORD0::DATA_BYTE_2"],[11243,"imxrt_ral::can3::MB0_16B_WORD0::DATA_BYTE_3"],[11248,"imxrt_ral::can3::MB0_16B_WORD1"],[11252,"imxrt_ral::can3::MB0_16B_WORD1::DATA_BYTE_4"],[11257,"imxrt_ral::can3::MB0_16B_WORD1::DATA_BYTE_5"],[11262,"imxrt_ral::can3::MB0_16B_WORD1::DATA_BYTE_6"],[11267,"imxrt_ral::can3::MB0_16B_WORD1::DATA_BYTE_7"],[11272,"imxrt_ral::can3::MB0_32B_WORD4"],[11276,"imxrt_ral::can3::MB0_32B_WORD4::DATA_BYTE_16"],[11281,"imxrt_ral::can3::MB0_32B_WORD4::DATA_BYTE_17"],[11286,"imxrt_ral::can3::MB0_32B_WORD4::DATA_BYTE_18"],[11291,"imxrt_ral::can3::MB0_32B_WORD4::DATA_BYTE_19"],[11296,"imxrt_ral::can3::MB0_32B_WORD5"],[11300,"imxrt_ral::can3::MB0_32B_WORD5::DATA_BYTE_20"],[11305,"imxrt_ral::can3::MB0_32B_WORD5::DATA_BYTE_21"],[11310,"imxrt_ral::can3::MB0_32B_WORD5::DATA_BYTE_22"],[11315,"imxrt_ral::can3::MB0_32B_WORD5::DATA_BYTE_23"],[11320,"imxrt_ral::can3::MB0_64B_WORD12"],[11324,"imxrt_ral::can3::MB0_64B_WORD12::DATA_BYTE_48"],[11329,"imxrt_ral::can3::MB0_64B_WORD12::DATA_BYTE_49"],[11334,"imxrt_ral::can3::MB0_64B_WORD12::DATA_BYTE_50"],[11339,"imxrt_ral::can3::MB0_64B_WORD12::DATA_BYTE_51"],[11344,"imxrt_ral::can3::MB0_64B_WORD13"],[11348,"imxrt_ral::can3::MB0_64B_WORD13::DATA_BYTE_52"],[11353,"imxrt_ral::can3::MB0_64B_WORD13::DATA_BYTE_53"],[11358,"imxrt_ral::can3::MB0_64B_WORD13::DATA_BYTE_54"],[11363,"imxrt_ral::can3::MB0_64B_WORD13::DATA_BYTE_55"],[11368,"imxrt_ral::can3::MB0_64B_WORD8"],[11372,"imxrt_ral::can3::MB0_64B_WORD8::DATA_BYTE_32"],[11377,"imxrt_ral::can3::MB0_64B_WORD8::DATA_BYTE_33"],[11382,"imxrt_ral::can3::MB0_64B_WORD8::DATA_BYTE_34"],[11387,"imxrt_ral::can3::MB0_64B_WORD8::DATA_BYTE_35"],[11392,"imxrt_ral::can3::MB0_64B_WORD9"],[11396,"imxrt_ral::can3::MB0_64B_WORD9::DATA_BYTE_36"],[11401,"imxrt_ral::can3::MB0_64B_WORD9::DATA_BYTE_37"],[11406,"imxrt_ral::can3::MB0_64B_WORD9::DATA_BYTE_38"],[11411,"imxrt_ral::can3::MB0_64B_WORD9::DATA_BYTE_39"],[11416,"imxrt_ral::can3::MB10_16B_WORD0"],[11420,"imxrt_ral::can3::MB10_16B_WORD0::DATA_BYTE_0"],[11425,"imxrt_ral::can3::MB10_16B_WORD0::DATA_BYTE_1"],[11430,"imxrt_ral::can3::MB10_16B_WORD0::DATA_BYTE_2"],[11435,"imxrt_ral::can3::MB10_16B_WORD0::DATA_BYTE_3"],[11440,"imxrt_ral::can3::MB10_16B_WORD1"],[11444,"imxrt_ral::can3::MB10_16B_WORD1::DATA_BYTE_4"],[11449,"imxrt_ral::can3::MB10_16B_WORD1::DATA_BYTE_5"],[11454,"imxrt_ral::can3::MB10_16B_WORD1::DATA_BYTE_6"],[11459,"imxrt_ral::can3::MB10_16B_WORD1::DATA_BYTE_7"],[11464,"imxrt_ral::can3::MB10_32B_WORD0"],[11468,"imxrt_ral::can3::MB10_32B_WORD0::DATA_BYTE_0"],[11473,"imxrt_ral::can3::MB10_32B_WORD0::DATA_BYTE_1"],[11478,"imxrt_ral::can3::MB10_32B_WORD0::DATA_BYTE_2"],[11483,"imxrt_ral::can3::MB10_32B_WORD0::DATA_BYTE_3"],[11488,"imxrt_ral::can3::MB10_32B_WORD1"],[11492,"imxrt_ral::can3::MB10_32B_WORD1::DATA_BYTE_4"],[11497,"imxrt_ral::can3::MB10_32B_WORD1::DATA_BYTE_5"],[11502,"imxrt_ral::can3::MB10_32B_WORD1::DATA_BYTE_6"],[11507,"imxrt_ral::can3::MB10_32B_WORD1::DATA_BYTE_7"],[11512,"imxrt_ral::can3::MB10_32B_WORD4"],[11516,"imxrt_ral::can3::MB10_32B_WORD4::DATA_BYTE_16"],[11521,"imxrt_ral::can3::MB10_32B_WORD4::DATA_BYTE_17"],[11526,"imxrt_ral::can3::MB10_32B_WORD4::DATA_BYTE_18"],[11531,"imxrt_ral::can3::MB10_32B_WORD4::DATA_BYTE_19"],[11536,"imxrt_ral::can3::MB10_32B_WORD5"],[11540,"imxrt_ral::can3::MB10_32B_WORD5::DATA_BYTE_20"],[11545,"imxrt_ral::can3::MB10_32B_WORD5::DATA_BYTE_21"],[11550,"imxrt_ral::can3::MB10_32B_WORD5::DATA_BYTE_22"],[11555,"imxrt_ral::can3::MB10_32B_WORD5::DATA_BYTE_23"],[11560,"imxrt_ral::can3::MB10_64B_WORD0"],[11564,"imxrt_ral::can3::MB10_64B_WORD0::DATA_BYTE_0"],[11569,"imxrt_ral::can3::MB10_64B_WORD0::DATA_BYTE_1"],[11574,"imxrt_ral::can3::MB10_64B_WORD0::DATA_BYTE_2"],[11579,"imxrt_ral::can3::MB10_64B_WORD0::DATA_BYTE_3"],[11584,"imxrt_ral::can3::MB10_64B_WORD1"],[11588,"imxrt_ral::can3::MB10_64B_WORD12"],[11592,"imxrt_ral::can3::MB10_64B_WORD12::DATA_BYTE_48"],[11597,"imxrt_ral::can3::MB10_64B_WORD12::DATA_BYTE_49"],[11602,"imxrt_ral::can3::MB10_64B_WORD12::DATA_BYTE_50"],[11607,"imxrt_ral::can3::MB10_64B_WORD12::DATA_BYTE_51"],[11612,"imxrt_ral::can3::MB10_64B_WORD13"],[11616,"imxrt_ral::can3::MB10_64B_WORD13::DATA_BYTE_52"],[11621,"imxrt_ral::can3::MB10_64B_WORD13::DATA_BYTE_53"],[11626,"imxrt_ral::can3::MB10_64B_WORD13::DATA_BYTE_54"],[11631,"imxrt_ral::can3::MB10_64B_WORD13::DATA_BYTE_55"],[11636,"imxrt_ral::can3::MB10_64B_WORD1::DATA_BYTE_4"],[11641,"imxrt_ral::can3::MB10_64B_WORD1::DATA_BYTE_5"],[11646,"imxrt_ral::can3::MB10_64B_WORD1::DATA_BYTE_6"],[11651,"imxrt_ral::can3::MB10_64B_WORD1::DATA_BYTE_7"],[11656,"imxrt_ral::can3::MB10_64B_WORD4"],[11660,"imxrt_ral::can3::MB10_64B_WORD4::DATA_BYTE_16"],[11665,"imxrt_ral::can3::MB10_64B_WORD4::DATA_BYTE_17"],[11670,"imxrt_ral::can3::MB10_64B_WORD4::DATA_BYTE_18"],[11675,"imxrt_ral::can3::MB10_64B_WORD4::DATA_BYTE_19"],[11680,"imxrt_ral::can3::MB10_64B_WORD5"],[11684,"imxrt_ral::can3::MB10_64B_WORD5::DATA_BYTE_20"],[11689,"imxrt_ral::can3::MB10_64B_WORD5::DATA_BYTE_21"],[11694,"imxrt_ral::can3::MB10_64B_WORD5::DATA_BYTE_22"],[11699,"imxrt_ral::can3::MB10_64B_WORD5::DATA_BYTE_23"],[11704,"imxrt_ral::can3::MB10_64B_WORD8"],[11708,"imxrt_ral::can3::MB10_64B_WORD8::DATA_BYTE_32"],[11713,"imxrt_ral::can3::MB10_64B_WORD8::DATA_BYTE_33"],[11718,"imxrt_ral::can3::MB10_64B_WORD8::DATA_BYTE_34"],[11723,"imxrt_ral::can3::MB10_64B_WORD8::DATA_BYTE_35"],[11728,"imxrt_ral::can3::MB10_64B_WORD9"],[11732,"imxrt_ral::can3::MB10_64B_WORD9::DATA_BYTE_36"],[11737,"imxrt_ral::can3::MB10_64B_WORD9::DATA_BYTE_37"],[11742,"imxrt_ral::can3::MB10_64B_WORD9::DATA_BYTE_38"],[11747,"imxrt_ral::can3::MB10_64B_WORD9::DATA_BYTE_39"],[11752,"imxrt_ral::can3::MB10_8B_WORD0"],[11756,"imxrt_ral::can3::MB10_8B_WORD0::DATA_BYTE_0"],[11761,"imxrt_ral::can3::MB10_8B_WORD0::DATA_BYTE_1"],[11766,"imxrt_ral::can3::MB10_8B_WORD0::DATA_BYTE_2"],[11771,"imxrt_ral::can3::MB10_8B_WORD0::DATA_BYTE_3"],[11776,"imxrt_ral::can3::MB10_8B_WORD1"],[11780,"imxrt_ral::can3::MB10_8B_WORD1::DATA_BYTE_4"],[11785,"imxrt_ral::can3::MB10_8B_WORD1::DATA_BYTE_5"],[11790,"imxrt_ral::can3::MB10_8B_WORD1::DATA_BYTE_6"],[11795,"imxrt_ral::can3::MB10_8B_WORD1::DATA_BYTE_7"],[11800,"imxrt_ral::can3::MB11_16B_CS"],[11809,"imxrt_ral::can3::MB11_16B_CS::BRS"],[11814,"imxrt_ral::can3::MB11_16B_CS::CODE"],[11819,"imxrt_ral::can3::MB11_16B_CS::DLC"],[11824,"imxrt_ral::can3::MB11_16B_CS::EDL"],[11829,"imxrt_ral::can3::MB11_16B_CS::ESI"],[11834,"imxrt_ral::can3::MB11_16B_CS::IDE"],[11839,"imxrt_ral::can3::MB11_16B_CS::RTR"],[11844,"imxrt_ral::can3::MB11_16B_CS::SRR"],[11849,"imxrt_ral::can3::MB11_16B_CS::TIME_STAMP"],[11854,"imxrt_ral::can3::MB11_16B_ID"],[11857,"imxrt_ral::can3::MB11_16B_ID::EXT"],[11862,"imxrt_ral::can3::MB11_16B_ID::PRIO"],[11867,"imxrt_ral::can3::MB11_16B_ID::STD"],[11872,"imxrt_ral::can3::MB11_16B_WORD2"],[11876,"imxrt_ral::can3::MB11_16B_WORD2::DATA_BYTE_10"],[11881,"imxrt_ral::can3::MB11_16B_WORD2::DATA_BYTE_11"],[11886,"imxrt_ral::can3::MB11_16B_WORD2::DATA_BYTE_8"],[11891,"imxrt_ral::can3::MB11_16B_WORD2::DATA_BYTE_9"],[11896,"imxrt_ral::can3::MB11_16B_WORD3"],[11900,"imxrt_ral::can3::MB11_16B_WORD3::DATA_BYTE_12"],[11905,"imxrt_ral::can3::MB11_16B_WORD3::DATA_BYTE_13"],[11910,"imxrt_ral::can3::MB11_16B_WORD3::DATA_BYTE_14"],[11915,"imxrt_ral::can3::MB11_16B_WORD3::DATA_BYTE_15"],[11920,"imxrt_ral::can3::MB11_32B_CS"],[11929,"imxrt_ral::can3::MB11_32B_CS::BRS"],[11934,"imxrt_ral::can3::MB11_32B_CS::CODE"],[11939,"imxrt_ral::can3::MB11_32B_CS::DLC"],[11944,"imxrt_ral::can3::MB11_32B_CS::EDL"],[11949,"imxrt_ral::can3::MB11_32B_CS::ESI"],[11954,"imxrt_ral::can3::MB11_32B_CS::IDE"],[11959,"imxrt_ral::can3::MB11_32B_CS::RTR"],[11964,"imxrt_ral::can3::MB11_32B_CS::SRR"],[11969,"imxrt_ral::can3::MB11_32B_CS::TIME_STAMP"],[11974,"imxrt_ral::can3::MB11_32B_ID"],[11977,"imxrt_ral::can3::MB11_32B_ID::EXT"],[11982,"imxrt_ral::can3::MB11_32B_ID::PRIO"],[11987,"imxrt_ral::can3::MB11_32B_ID::STD"],[11992,"imxrt_ral::can3::MB11_32B_WORD2"],[11996,"imxrt_ral::can3::MB11_32B_WORD2::DATA_BYTE_10"],[12001,"imxrt_ral::can3::MB11_32B_WORD2::DATA_BYTE_11"],[12006,"imxrt_ral::can3::MB11_32B_WORD2::DATA_BYTE_8"],[12011,"imxrt_ral::can3::MB11_32B_WORD2::DATA_BYTE_9"],[12016,"imxrt_ral::can3::MB11_32B_WORD3"],[12020,"imxrt_ral::can3::MB11_32B_WORD3::DATA_BYTE_12"],[12025,"imxrt_ral::can3::MB11_32B_WORD3::DATA_BYTE_13"],[12030,"imxrt_ral::can3::MB11_32B_WORD3::DATA_BYTE_14"],[12035,"imxrt_ral::can3::MB11_32B_WORD3::DATA_BYTE_15"],[12040,"imxrt_ral::can3::MB11_32B_WORD6"],[12044,"imxrt_ral::can3::MB11_32B_WORD6::DATA_BYTE_24"],[12049,"imxrt_ral::can3::MB11_32B_WORD6::DATA_BYTE_25"],[12054,"imxrt_ral::can3::MB11_32B_WORD6::DATA_BYTE_26"],[12059,"imxrt_ral::can3::MB11_32B_WORD6::DATA_BYTE_27"],[12064,"imxrt_ral::can3::MB11_32B_WORD7"],[12068,"imxrt_ral::can3::MB11_32B_WORD7::DATA_BYTE_28"],[12073,"imxrt_ral::can3::MB11_32B_WORD7::DATA_BYTE_29"],[12078,"imxrt_ral::can3::MB11_32B_WORD7::DATA_BYTE_30"],[12083,"imxrt_ral::can3::MB11_32B_WORD7::DATA_BYTE_31"],[12088,"imxrt_ral::can3::MB11_64B_CS"],[12097,"imxrt_ral::can3::MB11_64B_CS::BRS"],[12102,"imxrt_ral::can3::MB11_64B_CS::CODE"],[12107,"imxrt_ral::can3::MB11_64B_CS::DLC"],[12112,"imxrt_ral::can3::MB11_64B_CS::EDL"],[12117,"imxrt_ral::can3::MB11_64B_CS::ESI"],[12122,"imxrt_ral::can3::MB11_64B_CS::IDE"],[12127,"imxrt_ral::can3::MB11_64B_CS::RTR"],[12132,"imxrt_ral::can3::MB11_64B_CS::SRR"],[12137,"imxrt_ral::can3::MB11_64B_CS::TIME_STAMP"],[12142,"imxrt_ral::can3::MB11_64B_ID"],[12145,"imxrt_ral::can3::MB11_64B_ID::EXT"],[12150,"imxrt_ral::can3::MB11_64B_ID::PRIO"],[12155,"imxrt_ral::can3::MB11_64B_ID::STD"],[12160,"imxrt_ral::can3::MB11_64B_WORD10"],[12164,"imxrt_ral::can3::MB11_64B_WORD10::DATA_BYTE_40"],[12169,"imxrt_ral::can3::MB11_64B_WORD10::DATA_BYTE_41"],[12174,"imxrt_ral::can3::MB11_64B_WORD10::DATA_BYTE_42"],[12179,"imxrt_ral::can3::MB11_64B_WORD10::DATA_BYTE_43"],[12184,"imxrt_ral::can3::MB11_64B_WORD11"],[12188,"imxrt_ral::can3::MB11_64B_WORD11::DATA_BYTE_44"],[12193,"imxrt_ral::can3::MB11_64B_WORD11::DATA_BYTE_45"],[12198,"imxrt_ral::can3::MB11_64B_WORD11::DATA_BYTE_46"],[12203,"imxrt_ral::can3::MB11_64B_WORD11::DATA_BYTE_47"],[12208,"imxrt_ral::can3::MB11_64B_WORD14"],[12212,"imxrt_ral::can3::MB11_64B_WORD14::DATA_BYTE_56"],[12217,"imxrt_ral::can3::MB11_64B_WORD14::DATA_BYTE_57"],[12222,"imxrt_ral::can3::MB11_64B_WORD14::DATA_BYTE_58"],[12227,"imxrt_ral::can3::MB11_64B_WORD14::DATA_BYTE_59"],[12232,"imxrt_ral::can3::MB11_64B_WORD15"],[12236,"imxrt_ral::can3::MB11_64B_WORD15::DATA_BYTE_60"],[12241,"imxrt_ral::can3::MB11_64B_WORD15::DATA_BYTE_61"],[12246,"imxrt_ral::can3::MB11_64B_WORD15::DATA_BYTE_62"],[12251,"imxrt_ral::can3::MB11_64B_WORD15::DATA_BYTE_63"],[12256,"imxrt_ral::can3::MB11_64B_WORD2"],[12260,"imxrt_ral::can3::MB11_64B_WORD2::DATA_BYTE_10"],[12265,"imxrt_ral::can3::MB11_64B_WORD2::DATA_BYTE_11"],[12270,"imxrt_ral::can3::MB11_64B_WORD2::DATA_BYTE_8"],[12275,"imxrt_ral::can3::MB11_64B_WORD2::DATA_BYTE_9"],[12280,"imxrt_ral::can3::MB11_64B_WORD3"],[12284,"imxrt_ral::can3::MB11_64B_WORD3::DATA_BYTE_12"],[12289,"imxrt_ral::can3::MB11_64B_WORD3::DATA_BYTE_13"],[12294,"imxrt_ral::can3::MB11_64B_WORD3::DATA_BYTE_14"],[12299,"imxrt_ral::can3::MB11_64B_WORD3::DATA_BYTE_15"],[12304,"imxrt_ral::can3::MB11_64B_WORD6"],[12308,"imxrt_ral::can3::MB11_64B_WORD6::DATA_BYTE_24"],[12313,"imxrt_ral::can3::MB11_64B_WORD6::DATA_BYTE_25"],[12318,"imxrt_ral::can3::MB11_64B_WORD6::DATA_BYTE_26"],[12323,"imxrt_ral::can3::MB11_64B_WORD6::DATA_BYTE_27"],[12328,"imxrt_ral::can3::MB11_64B_WORD7"],[12332,"imxrt_ral::can3::MB11_64B_WORD7::DATA_BYTE_28"],[12337,"imxrt_ral::can3::MB11_64B_WORD7::DATA_BYTE_29"],[12342,"imxrt_ral::can3::MB11_64B_WORD7::DATA_BYTE_30"],[12347,"imxrt_ral::can3::MB11_64B_WORD7::DATA_BYTE_31"],[12352,"imxrt_ral::can3::MB11_8B_WORD0"],[12356,"imxrt_ral::can3::MB11_8B_WORD0::DATA_BYTE_0"],[12361,"imxrt_ral::can3::MB11_8B_WORD0::DATA_BYTE_1"],[12366,"imxrt_ral::can3::MB11_8B_WORD0::DATA_BYTE_2"],[12371,"imxrt_ral::can3::MB11_8B_WORD0::DATA_BYTE_3"],[12376,"imxrt_ral::can3::MB11_8B_WORD1"],[12380,"imxrt_ral::can3::MB11_8B_WORD1::DATA_BYTE_4"],[12385,"imxrt_ral::can3::MB11_8B_WORD1::DATA_BYTE_5"],[12390,"imxrt_ral::can3::MB11_8B_WORD1::DATA_BYTE_6"],[12395,"imxrt_ral::can3::MB11_8B_WORD1::DATA_BYTE_7"],[12400,"imxrt_ral::can3::MB12_16B_WORD0"],[12404,"imxrt_ral::can3::MB12_16B_WORD0::DATA_BYTE_0"],[12409,"imxrt_ral::can3::MB12_16B_WORD0::DATA_BYTE_1"],[12414,"imxrt_ral::can3::MB12_16B_WORD0::DATA_BYTE_2"],[12419,"imxrt_ral::can3::MB12_16B_WORD0::DATA_BYTE_3"],[12424,"imxrt_ral::can3::MB12_16B_WORD1"],[12428,"imxrt_ral::can3::MB12_16B_WORD1::DATA_BYTE_4"],[12433,"imxrt_ral::can3::MB12_16B_WORD1::DATA_BYTE_5"],[12438,"imxrt_ral::can3::MB12_16B_WORD1::DATA_BYTE_6"],[12443,"imxrt_ral::can3::MB12_16B_WORD1::DATA_BYTE_7"],[12448,"imxrt_ral::can3::MB12_32B_WORD0"],[12452,"imxrt_ral::can3::MB12_32B_WORD0::DATA_BYTE_0"],[12457,"imxrt_ral::can3::MB12_32B_WORD0::DATA_BYTE_1"],[12462,"imxrt_ral::can3::MB12_32B_WORD0::DATA_BYTE_2"],[12467,"imxrt_ral::can3::MB12_32B_WORD0::DATA_BYTE_3"],[12472,"imxrt_ral::can3::MB12_32B_WORD1"],[12476,"imxrt_ral::can3::MB12_32B_WORD1::DATA_BYTE_4"],[12481,"imxrt_ral::can3::MB12_32B_WORD1::DATA_BYTE_5"],[12486,"imxrt_ral::can3::MB12_32B_WORD1::DATA_BYTE_6"],[12491,"imxrt_ral::can3::MB12_32B_WORD1::DATA_BYTE_7"],[12496,"imxrt_ral::can3::MB12_32B_WORD4"],[12500,"imxrt_ral::can3::MB12_32B_WORD4::DATA_BYTE_16"],[12505,"imxrt_ral::can3::MB12_32B_WORD4::DATA_BYTE_17"],[12510,"imxrt_ral::can3::MB12_32B_WORD4::DATA_BYTE_18"],[12515,"imxrt_ral::can3::MB12_32B_WORD4::DATA_BYTE_19"],[12520,"imxrt_ral::can3::MB12_32B_WORD5"],[12524,"imxrt_ral::can3::MB12_32B_WORD5::DATA_BYTE_20"],[12529,"imxrt_ral::can3::MB12_32B_WORD5::DATA_BYTE_21"],[12534,"imxrt_ral::can3::MB12_32B_WORD5::DATA_BYTE_22"],[12539,"imxrt_ral::can3::MB12_32B_WORD5::DATA_BYTE_23"],[12544,"imxrt_ral::can3::MB12_64B_WORD0"],[12548,"imxrt_ral::can3::MB12_64B_WORD0::DATA_BYTE_0"],[12553,"imxrt_ral::can3::MB12_64B_WORD0::DATA_BYTE_1"],[12558,"imxrt_ral::can3::MB12_64B_WORD0::DATA_BYTE_2"],[12563,"imxrt_ral::can3::MB12_64B_WORD0::DATA_BYTE_3"],[12568,"imxrt_ral::can3::MB12_64B_WORD1"],[12572,"imxrt_ral::can3::MB12_64B_WORD12"],[12576,"imxrt_ral::can3::MB12_64B_WORD12::DATA_BYTE_48"],[12581,"imxrt_ral::can3::MB12_64B_WORD12::DATA_BYTE_49"],[12586,"imxrt_ral::can3::MB12_64B_WORD12::DATA_BYTE_50"],[12591,"imxrt_ral::can3::MB12_64B_WORD12::DATA_BYTE_51"],[12596,"imxrt_ral::can3::MB12_64B_WORD13"],[12600,"imxrt_ral::can3::MB12_64B_WORD13::DATA_BYTE_52"],[12605,"imxrt_ral::can3::MB12_64B_WORD13::DATA_BYTE_53"],[12610,"imxrt_ral::can3::MB12_64B_WORD13::DATA_BYTE_54"],[12615,"imxrt_ral::can3::MB12_64B_WORD13::DATA_BYTE_55"],[12620,"imxrt_ral::can3::MB12_64B_WORD1::DATA_BYTE_4"],[12625,"imxrt_ral::can3::MB12_64B_WORD1::DATA_BYTE_5"],[12630,"imxrt_ral::can3::MB12_64B_WORD1::DATA_BYTE_6"],[12635,"imxrt_ral::can3::MB12_64B_WORD1::DATA_BYTE_7"],[12640,"imxrt_ral::can3::MB12_64B_WORD4"],[12644,"imxrt_ral::can3::MB12_64B_WORD4::DATA_BYTE_16"],[12649,"imxrt_ral::can3::MB12_64B_WORD4::DATA_BYTE_17"],[12654,"imxrt_ral::can3::MB12_64B_WORD4::DATA_BYTE_18"],[12659,"imxrt_ral::can3::MB12_64B_WORD4::DATA_BYTE_19"],[12664,"imxrt_ral::can3::MB12_64B_WORD5"],[12668,"imxrt_ral::can3::MB12_64B_WORD5::DATA_BYTE_20"],[12673,"imxrt_ral::can3::MB12_64B_WORD5::DATA_BYTE_21"],[12678,"imxrt_ral::can3::MB12_64B_WORD5::DATA_BYTE_22"],[12683,"imxrt_ral::can3::MB12_64B_WORD5::DATA_BYTE_23"],[12688,"imxrt_ral::can3::MB12_64B_WORD8"],[12692,"imxrt_ral::can3::MB12_64B_WORD8::DATA_BYTE_32"],[12697,"imxrt_ral::can3::MB12_64B_WORD8::DATA_BYTE_33"],[12702,"imxrt_ral::can3::MB12_64B_WORD8::DATA_BYTE_34"],[12707,"imxrt_ral::can3::MB12_64B_WORD8::DATA_BYTE_35"],[12712,"imxrt_ral::can3::MB12_64B_WORD9"],[12716,"imxrt_ral::can3::MB12_64B_WORD9::DATA_BYTE_36"],[12721,"imxrt_ral::can3::MB12_64B_WORD9::DATA_BYTE_37"],[12726,"imxrt_ral::can3::MB12_64B_WORD9::DATA_BYTE_38"],[12731,"imxrt_ral::can3::MB12_64B_WORD9::DATA_BYTE_39"],[12736,"imxrt_ral::can3::MB12_8B_WORD0"],[12740,"imxrt_ral::can3::MB12_8B_WORD0::DATA_BYTE_0"],[12745,"imxrt_ral::can3::MB12_8B_WORD0::DATA_BYTE_1"],[12750,"imxrt_ral::can3::MB12_8B_WORD0::DATA_BYTE_2"],[12755,"imxrt_ral::can3::MB12_8B_WORD0::DATA_BYTE_3"],[12760,"imxrt_ral::can3::MB12_8B_WORD1"],[12764,"imxrt_ral::can3::MB12_8B_WORD1::DATA_BYTE_4"],[12769,"imxrt_ral::can3::MB12_8B_WORD1::DATA_BYTE_5"],[12774,"imxrt_ral::can3::MB12_8B_WORD1::DATA_BYTE_6"],[12779,"imxrt_ral::can3::MB12_8B_WORD1::DATA_BYTE_7"],[12784,"imxrt_ral::can3::MB13_16B_CS"],[12793,"imxrt_ral::can3::MB13_16B_CS::BRS"],[12798,"imxrt_ral::can3::MB13_16B_CS::CODE"],[12803,"imxrt_ral::can3::MB13_16B_CS::DLC"],[12808,"imxrt_ral::can3::MB13_16B_CS::EDL"],[12813,"imxrt_ral::can3::MB13_16B_CS::ESI"],[12818,"imxrt_ral::can3::MB13_16B_CS::IDE"],[12823,"imxrt_ral::can3::MB13_16B_CS::RTR"],[12828,"imxrt_ral::can3::MB13_16B_CS::SRR"],[12833,"imxrt_ral::can3::MB13_16B_CS::TIME_STAMP"],[12838,"imxrt_ral::can3::MB13_16B_ID"],[12841,"imxrt_ral::can3::MB13_16B_ID::EXT"],[12846,"imxrt_ral::can3::MB13_16B_ID::PRIO"],[12851,"imxrt_ral::can3::MB13_16B_ID::STD"],[12856,"imxrt_ral::can3::MB13_16B_WORD2"],[12860,"imxrt_ral::can3::MB13_16B_WORD2::DATA_BYTE_10"],[12865,"imxrt_ral::can3::MB13_16B_WORD2::DATA_BYTE_11"],[12870,"imxrt_ral::can3::MB13_16B_WORD2::DATA_BYTE_8"],[12875,"imxrt_ral::can3::MB13_16B_WORD2::DATA_BYTE_9"],[12880,"imxrt_ral::can3::MB13_16B_WORD3"],[12884,"imxrt_ral::can3::MB13_16B_WORD3::DATA_BYTE_12"],[12889,"imxrt_ral::can3::MB13_16B_WORD3::DATA_BYTE_13"],[12894,"imxrt_ral::can3::MB13_16B_WORD3::DATA_BYTE_14"],[12899,"imxrt_ral::can3::MB13_16B_WORD3::DATA_BYTE_15"],[12904,"imxrt_ral::can3::MB13_32B_CS"],[12913,"imxrt_ral::can3::MB13_32B_CS::BRS"],[12918,"imxrt_ral::can3::MB13_32B_CS::CODE"],[12923,"imxrt_ral::can3::MB13_32B_CS::DLC"],[12928,"imxrt_ral::can3::MB13_32B_CS::EDL"],[12933,"imxrt_ral::can3::MB13_32B_CS::ESI"],[12938,"imxrt_ral::can3::MB13_32B_CS::IDE"],[12943,"imxrt_ral::can3::MB13_32B_CS::RTR"],[12948,"imxrt_ral::can3::MB13_32B_CS::SRR"],[12953,"imxrt_ral::can3::MB13_32B_CS::TIME_STAMP"],[12958,"imxrt_ral::can3::MB13_32B_ID"],[12961,"imxrt_ral::can3::MB13_32B_ID::EXT"],[12966,"imxrt_ral::can3::MB13_32B_ID::PRIO"],[12971,"imxrt_ral::can3::MB13_32B_ID::STD"],[12976,"imxrt_ral::can3::MB13_32B_WORD2"],[12980,"imxrt_ral::can3::MB13_32B_WORD2::DATA_BYTE_10"],[12985,"imxrt_ral::can3::MB13_32B_WORD2::DATA_BYTE_11"],[12990,"imxrt_ral::can3::MB13_32B_WORD2::DATA_BYTE_8"],[12995,"imxrt_ral::can3::MB13_32B_WORD2::DATA_BYTE_9"],[13000,"imxrt_ral::can3::MB13_32B_WORD3"],[13004,"imxrt_ral::can3::MB13_32B_WORD3::DATA_BYTE_12"],[13009,"imxrt_ral::can3::MB13_32B_WORD3::DATA_BYTE_13"],[13014,"imxrt_ral::can3::MB13_32B_WORD3::DATA_BYTE_14"],[13019,"imxrt_ral::can3::MB13_32B_WORD3::DATA_BYTE_15"],[13024,"imxrt_ral::can3::MB13_32B_WORD6"],[13028,"imxrt_ral::can3::MB13_32B_WORD6::DATA_BYTE_24"],[13033,"imxrt_ral::can3::MB13_32B_WORD6::DATA_BYTE_25"],[13038,"imxrt_ral::can3::MB13_32B_WORD6::DATA_BYTE_26"],[13043,"imxrt_ral::can3::MB13_32B_WORD6::DATA_BYTE_27"],[13048,"imxrt_ral::can3::MB13_32B_WORD7"],[13052,"imxrt_ral::can3::MB13_32B_WORD7::DATA_BYTE_28"],[13057,"imxrt_ral::can3::MB13_32B_WORD7::DATA_BYTE_29"],[13062,"imxrt_ral::can3::MB13_32B_WORD7::DATA_BYTE_30"],[13067,"imxrt_ral::can3::MB13_32B_WORD7::DATA_BYTE_31"],[13072,"imxrt_ral::can3::MB13_64B_CS"],[13081,"imxrt_ral::can3::MB13_64B_CS::BRS"],[13086,"imxrt_ral::can3::MB13_64B_CS::CODE"],[13091,"imxrt_ral::can3::MB13_64B_CS::DLC"],[13096,"imxrt_ral::can3::MB13_64B_CS::EDL"],[13101,"imxrt_ral::can3::MB13_64B_CS::ESI"],[13106,"imxrt_ral::can3::MB13_64B_CS::IDE"],[13111,"imxrt_ral::can3::MB13_64B_CS::RTR"],[13116,"imxrt_ral::can3::MB13_64B_CS::SRR"],[13121,"imxrt_ral::can3::MB13_64B_CS::TIME_STAMP"],[13126,"imxrt_ral::can3::MB13_64B_ID"],[13129,"imxrt_ral::can3::MB13_64B_ID::EXT"],[13134,"imxrt_ral::can3::MB13_64B_ID::PRIO"],[13139,"imxrt_ral::can3::MB13_64B_ID::STD"],[13144,"imxrt_ral::can3::MB13_64B_WORD10"],[13148,"imxrt_ral::can3::MB13_64B_WORD10::DATA_BYTE_40"],[13153,"imxrt_ral::can3::MB13_64B_WORD10::DATA_BYTE_41"],[13158,"imxrt_ral::can3::MB13_64B_WORD10::DATA_BYTE_42"],[13163,"imxrt_ral::can3::MB13_64B_WORD10::DATA_BYTE_43"],[13168,"imxrt_ral::can3::MB13_64B_WORD11"],[13172,"imxrt_ral::can3::MB13_64B_WORD11::DATA_BYTE_44"],[13177,"imxrt_ral::can3::MB13_64B_WORD11::DATA_BYTE_45"],[13182,"imxrt_ral::can3::MB13_64B_WORD11::DATA_BYTE_46"],[13187,"imxrt_ral::can3::MB13_64B_WORD11::DATA_BYTE_47"],[13192,"imxrt_ral::can3::MB13_64B_WORD14"],[13196,"imxrt_ral::can3::MB13_64B_WORD14::DATA_BYTE_56"],[13201,"imxrt_ral::can3::MB13_64B_WORD14::DATA_BYTE_57"],[13206,"imxrt_ral::can3::MB13_64B_WORD14::DATA_BYTE_58"],[13211,"imxrt_ral::can3::MB13_64B_WORD14::DATA_BYTE_59"],[13216,"imxrt_ral::can3::MB13_64B_WORD15"],[13220,"imxrt_ral::can3::MB13_64B_WORD15::DATA_BYTE_60"],[13225,"imxrt_ral::can3::MB13_64B_WORD15::DATA_BYTE_61"],[13230,"imxrt_ral::can3::MB13_64B_WORD15::DATA_BYTE_62"],[13235,"imxrt_ral::can3::MB13_64B_WORD15::DATA_BYTE_63"],[13240,"imxrt_ral::can3::MB13_64B_WORD2"],[13244,"imxrt_ral::can3::MB13_64B_WORD2::DATA_BYTE_10"],[13249,"imxrt_ral::can3::MB13_64B_WORD2::DATA_BYTE_11"],[13254,"imxrt_ral::can3::MB13_64B_WORD2::DATA_BYTE_8"],[13259,"imxrt_ral::can3::MB13_64B_WORD2::DATA_BYTE_9"],[13264,"imxrt_ral::can3::MB13_64B_WORD3"],[13268,"imxrt_ral::can3::MB13_64B_WORD3::DATA_BYTE_12"],[13273,"imxrt_ral::can3::MB13_64B_WORD3::DATA_BYTE_13"],[13278,"imxrt_ral::can3::MB13_64B_WORD3::DATA_BYTE_14"],[13283,"imxrt_ral::can3::MB13_64B_WORD3::DATA_BYTE_15"],[13288,"imxrt_ral::can3::MB13_64B_WORD6"],[13292,"imxrt_ral::can3::MB13_64B_WORD6::DATA_BYTE_24"],[13297,"imxrt_ral::can3::MB13_64B_WORD6::DATA_BYTE_25"],[13302,"imxrt_ral::can3::MB13_64B_WORD6::DATA_BYTE_26"],[13307,"imxrt_ral::can3::MB13_64B_WORD6::DATA_BYTE_27"],[13312,"imxrt_ral::can3::MB13_64B_WORD7"],[13316,"imxrt_ral::can3::MB13_64B_WORD7::DATA_BYTE_28"],[13321,"imxrt_ral::can3::MB13_64B_WORD7::DATA_BYTE_29"],[13326,"imxrt_ral::can3::MB13_64B_WORD7::DATA_BYTE_30"],[13331,"imxrt_ral::can3::MB13_64B_WORD7::DATA_BYTE_31"],[13336,"imxrt_ral::can3::MB13_8B_WORD0"],[13340,"imxrt_ral::can3::MB13_8B_WORD0::DATA_BYTE_0"],[13345,"imxrt_ral::can3::MB13_8B_WORD0::DATA_BYTE_1"],[13350,"imxrt_ral::can3::MB13_8B_WORD0::DATA_BYTE_2"],[13355,"imxrt_ral::can3::MB13_8B_WORD0::DATA_BYTE_3"],[13360,"imxrt_ral::can3::MB13_8B_WORD1"],[13364,"imxrt_ral::can3::MB13_8B_WORD1::DATA_BYTE_4"],[13369,"imxrt_ral::can3::MB13_8B_WORD1::DATA_BYTE_5"],[13374,"imxrt_ral::can3::MB13_8B_WORD1::DATA_BYTE_6"],[13379,"imxrt_ral::can3::MB13_8B_WORD1::DATA_BYTE_7"],[13384,"imxrt_ral::can3::MB14_16B_WORD0"],[13388,"imxrt_ral::can3::MB14_16B_WORD0::DATA_BYTE_0"],[13393,"imxrt_ral::can3::MB14_16B_WORD0::DATA_BYTE_1"],[13398,"imxrt_ral::can3::MB14_16B_WORD0::DATA_BYTE_2"],[13403,"imxrt_ral::can3::MB14_16B_WORD0::DATA_BYTE_3"],[13408,"imxrt_ral::can3::MB14_16B_WORD1"],[13412,"imxrt_ral::can3::MB14_16B_WORD1::DATA_BYTE_4"],[13417,"imxrt_ral::can3::MB14_16B_WORD1::DATA_BYTE_5"],[13422,"imxrt_ral::can3::MB14_16B_WORD1::DATA_BYTE_6"],[13427,"imxrt_ral::can3::MB14_16B_WORD1::DATA_BYTE_7"],[13432,"imxrt_ral::can3::MB14_32B_WORD0"],[13436,"imxrt_ral::can3::MB14_32B_WORD0::DATA_BYTE_0"],[13441,"imxrt_ral::can3::MB14_32B_WORD0::DATA_BYTE_1"],[13446,"imxrt_ral::can3::MB14_32B_WORD0::DATA_BYTE_2"],[13451,"imxrt_ral::can3::MB14_32B_WORD0::DATA_BYTE_3"],[13456,"imxrt_ral::can3::MB14_32B_WORD1"],[13460,"imxrt_ral::can3::MB14_32B_WORD1::DATA_BYTE_4"],[13465,"imxrt_ral::can3::MB14_32B_WORD1::DATA_BYTE_5"],[13470,"imxrt_ral::can3::MB14_32B_WORD1::DATA_BYTE_6"],[13475,"imxrt_ral::can3::MB14_32B_WORD1::DATA_BYTE_7"],[13480,"imxrt_ral::can3::MB14_32B_WORD4"],[13484,"imxrt_ral::can3::MB14_32B_WORD4::DATA_BYTE_16"],[13489,"imxrt_ral::can3::MB14_32B_WORD4::DATA_BYTE_17"],[13494,"imxrt_ral::can3::MB14_32B_WORD4::DATA_BYTE_18"],[13499,"imxrt_ral::can3::MB14_32B_WORD4::DATA_BYTE_19"],[13504,"imxrt_ral::can3::MB14_32B_WORD5"],[13508,"imxrt_ral::can3::MB14_32B_WORD5::DATA_BYTE_20"],[13513,"imxrt_ral::can3::MB14_32B_WORD5::DATA_BYTE_21"],[13518,"imxrt_ral::can3::MB14_32B_WORD5::DATA_BYTE_22"],[13523,"imxrt_ral::can3::MB14_32B_WORD5::DATA_BYTE_23"],[13528,"imxrt_ral::can3::MB14_8B_WORD0"],[13532,"imxrt_ral::can3::MB14_8B_WORD0::DATA_BYTE_0"],[13537,"imxrt_ral::can3::MB14_8B_WORD0::DATA_BYTE_1"],[13542,"imxrt_ral::can3::MB14_8B_WORD0::DATA_BYTE_2"],[13547,"imxrt_ral::can3::MB14_8B_WORD0::DATA_BYTE_3"],[13552,"imxrt_ral::can3::MB14_8B_WORD1"],[13556,"imxrt_ral::can3::MB14_8B_WORD1::DATA_BYTE_4"],[13561,"imxrt_ral::can3::MB14_8B_WORD1::DATA_BYTE_5"],[13566,"imxrt_ral::can3::MB14_8B_WORD1::DATA_BYTE_6"],[13571,"imxrt_ral::can3::MB14_8B_WORD1::DATA_BYTE_7"],[13576,"imxrt_ral::can3::MB15_16B_CS"],[13585,"imxrt_ral::can3::MB15_16B_CS::BRS"],[13590,"imxrt_ral::can3::MB15_16B_CS::CODE"],[13595,"imxrt_ral::can3::MB15_16B_CS::DLC"],[13600,"imxrt_ral::can3::MB15_16B_CS::EDL"],[13605,"imxrt_ral::can3::MB15_16B_CS::ESI"],[13610,"imxrt_ral::can3::MB15_16B_CS::IDE"],[13615,"imxrt_ral::can3::MB15_16B_CS::RTR"],[13620,"imxrt_ral::can3::MB15_16B_CS::SRR"],[13625,"imxrt_ral::can3::MB15_16B_CS::TIME_STAMP"],[13630,"imxrt_ral::can3::MB15_16B_ID"],[13633,"imxrt_ral::can3::MB15_16B_ID::EXT"],[13638,"imxrt_ral::can3::MB15_16B_ID::PRIO"],[13643,"imxrt_ral::can3::MB15_16B_ID::STD"],[13648,"imxrt_ral::can3::MB15_16B_WORD2"],[13652,"imxrt_ral::can3::MB15_16B_WORD2::DATA_BYTE_10"],[13657,"imxrt_ral::can3::MB15_16B_WORD2::DATA_BYTE_11"],[13662,"imxrt_ral::can3::MB15_16B_WORD2::DATA_BYTE_8"],[13667,"imxrt_ral::can3::MB15_16B_WORD2::DATA_BYTE_9"],[13672,"imxrt_ral::can3::MB15_16B_WORD3"],[13676,"imxrt_ral::can3::MB15_16B_WORD3::DATA_BYTE_12"],[13681,"imxrt_ral::can3::MB15_16B_WORD3::DATA_BYTE_13"],[13686,"imxrt_ral::can3::MB15_16B_WORD3::DATA_BYTE_14"],[13691,"imxrt_ral::can3::MB15_16B_WORD3::DATA_BYTE_15"],[13696,"imxrt_ral::can3::MB15_32B_CS"],[13705,"imxrt_ral::can3::MB15_32B_CS::BRS"],[13710,"imxrt_ral::can3::MB15_32B_CS::CODE"],[13715,"imxrt_ral::can3::MB15_32B_CS::DLC"],[13720,"imxrt_ral::can3::MB15_32B_CS::EDL"],[13725,"imxrt_ral::can3::MB15_32B_CS::ESI"],[13730,"imxrt_ral::can3::MB15_32B_CS::IDE"],[13735,"imxrt_ral::can3::MB15_32B_CS::RTR"],[13740,"imxrt_ral::can3::MB15_32B_CS::SRR"],[13745,"imxrt_ral::can3::MB15_32B_CS::TIME_STAMP"],[13750,"imxrt_ral::can3::MB15_32B_ID"],[13753,"imxrt_ral::can3::MB15_32B_ID::EXT"],[13758,"imxrt_ral::can3::MB15_32B_ID::PRIO"],[13763,"imxrt_ral::can3::MB15_32B_ID::STD"],[13768,"imxrt_ral::can3::MB15_32B_WORD2"],[13772,"imxrt_ral::can3::MB15_32B_WORD2::DATA_BYTE_10"],[13777,"imxrt_ral::can3::MB15_32B_WORD2::DATA_BYTE_11"],[13782,"imxrt_ral::can3::MB15_32B_WORD2::DATA_BYTE_8"],[13787,"imxrt_ral::can3::MB15_32B_WORD2::DATA_BYTE_9"],[13792,"imxrt_ral::can3::MB15_32B_WORD3"],[13796,"imxrt_ral::can3::MB15_32B_WORD3::DATA_BYTE_12"],[13801,"imxrt_ral::can3::MB15_32B_WORD3::DATA_BYTE_13"],[13806,"imxrt_ral::can3::MB15_32B_WORD3::DATA_BYTE_14"],[13811,"imxrt_ral::can3::MB15_32B_WORD3::DATA_BYTE_15"],[13816,"imxrt_ral::can3::MB15_32B_WORD6"],[13820,"imxrt_ral::can3::MB15_32B_WORD6::DATA_BYTE_24"],[13825,"imxrt_ral::can3::MB15_32B_WORD6::DATA_BYTE_25"],[13830,"imxrt_ral::can3::MB15_32B_WORD6::DATA_BYTE_26"],[13835,"imxrt_ral::can3::MB15_32B_WORD6::DATA_BYTE_27"],[13840,"imxrt_ral::can3::MB15_32B_WORD7"],[13844,"imxrt_ral::can3::MB15_32B_WORD7::DATA_BYTE_28"],[13849,"imxrt_ral::can3::MB15_32B_WORD7::DATA_BYTE_29"],[13854,"imxrt_ral::can3::MB15_32B_WORD7::DATA_BYTE_30"],[13859,"imxrt_ral::can3::MB15_32B_WORD7::DATA_BYTE_31"],[13864,"imxrt_ral::can3::MB16_16B_WORD0"],[13868,"imxrt_ral::can3::MB16_16B_WORD0::DATA_BYTE_0"],[13873,"imxrt_ral::can3::MB16_16B_WORD0::DATA_BYTE_1"],[13878,"imxrt_ral::can3::MB16_16B_WORD0::DATA_BYTE_2"],[13883,"imxrt_ral::can3::MB16_16B_WORD0::DATA_BYTE_3"],[13888,"imxrt_ral::can3::MB16_16B_WORD1"],[13892,"imxrt_ral::can3::MB16_16B_WORD1::DATA_BYTE_4"],[13897,"imxrt_ral::can3::MB16_16B_WORD1::DATA_BYTE_5"],[13902,"imxrt_ral::can3::MB16_16B_WORD1::DATA_BYTE_6"],[13907,"imxrt_ral::can3::MB16_16B_WORD1::DATA_BYTE_7"],[13912,"imxrt_ral::can3::MB16_32B_WORD0"],[13916,"imxrt_ral::can3::MB16_32B_WORD0::DATA_BYTE_0"],[13921,"imxrt_ral::can3::MB16_32B_WORD0::DATA_BYTE_1"],[13926,"imxrt_ral::can3::MB16_32B_WORD0::DATA_BYTE_2"],[13931,"imxrt_ral::can3::MB16_32B_WORD0::DATA_BYTE_3"],[13936,"imxrt_ral::can3::MB16_32B_WORD1"],[13940,"imxrt_ral::can3::MB16_32B_WORD1::DATA_BYTE_4"],[13945,"imxrt_ral::can3::MB16_32B_WORD1::DATA_BYTE_5"],[13950,"imxrt_ral::can3::MB16_32B_WORD1::DATA_BYTE_6"],[13955,"imxrt_ral::can3::MB16_32B_WORD1::DATA_BYTE_7"],[13960,"imxrt_ral::can3::MB16_32B_WORD4"],[13964,"imxrt_ral::can3::MB16_32B_WORD4::DATA_BYTE_16"],[13969,"imxrt_ral::can3::MB16_32B_WORD4::DATA_BYTE_17"],[13974,"imxrt_ral::can3::MB16_32B_WORD4::DATA_BYTE_18"],[13979,"imxrt_ral::can3::MB16_32B_WORD4::DATA_BYTE_19"],[13984,"imxrt_ral::can3::MB16_32B_WORD5"],[13988,"imxrt_ral::can3::MB16_32B_WORD5::DATA_BYTE_20"],[13993,"imxrt_ral::can3::MB16_32B_WORD5::DATA_BYTE_21"],[13998,"imxrt_ral::can3::MB16_32B_WORD5::DATA_BYTE_22"],[14003,"imxrt_ral::can3::MB16_32B_WORD5::DATA_BYTE_23"],[14008,"imxrt_ral::can3::MB17_32B_CS"],[14017,"imxrt_ral::can3::MB17_32B_CS::BRS"],[14022,"imxrt_ral::can3::MB17_32B_CS::CODE"],[14027,"imxrt_ral::can3::MB17_32B_CS::DLC"],[14032,"imxrt_ral::can3::MB17_32B_CS::EDL"],[14037,"imxrt_ral::can3::MB17_32B_CS::ESI"],[14042,"imxrt_ral::can3::MB17_32B_CS::IDE"],[14047,"imxrt_ral::can3::MB17_32B_CS::RTR"],[14052,"imxrt_ral::can3::MB17_32B_CS::SRR"],[14057,"imxrt_ral::can3::MB17_32B_CS::TIME_STAMP"],[14062,"imxrt_ral::can3::MB17_32B_ID"],[14065,"imxrt_ral::can3::MB17_32B_ID::EXT"],[14070,"imxrt_ral::can3::MB17_32B_ID::PRIO"],[14075,"imxrt_ral::can3::MB17_32B_ID::STD"],[14080,"imxrt_ral::can3::MB17_32B_WORD2"],[14084,"imxrt_ral::can3::MB17_32B_WORD2::DATA_BYTE_10"],[14089,"imxrt_ral::can3::MB17_32B_WORD2::DATA_BYTE_11"],[14094,"imxrt_ral::can3::MB17_32B_WORD2::DATA_BYTE_8"],[14099,"imxrt_ral::can3::MB17_32B_WORD2::DATA_BYTE_9"],[14104,"imxrt_ral::can3::MB17_32B_WORD3"],[14108,"imxrt_ral::can3::MB17_32B_WORD3::DATA_BYTE_12"],[14113,"imxrt_ral::can3::MB17_32B_WORD3::DATA_BYTE_13"],[14118,"imxrt_ral::can3::MB17_32B_WORD3::DATA_BYTE_14"],[14123,"imxrt_ral::can3::MB17_32B_WORD3::DATA_BYTE_15"],[14128,"imxrt_ral::can3::MB17_32B_WORD6"],[14132,"imxrt_ral::can3::MB17_32B_WORD6::DATA_BYTE_24"],[14137,"imxrt_ral::can3::MB17_32B_WORD6::DATA_BYTE_25"],[14142,"imxrt_ral::can3::MB17_32B_WORD6::DATA_BYTE_26"],[14147,"imxrt_ral::can3::MB17_32B_WORD6::DATA_BYTE_27"],[14152,"imxrt_ral::can3::MB17_32B_WORD7"],[14156,"imxrt_ral::can3::MB17_32B_WORD7::DATA_BYTE_28"],[14161,"imxrt_ral::can3::MB17_32B_WORD7::DATA_BYTE_29"],[14166,"imxrt_ral::can3::MB17_32B_WORD7::DATA_BYTE_30"],[14171,"imxrt_ral::can3::MB17_32B_WORD7::DATA_BYTE_31"],[14176,"imxrt_ral::can3::MB1_32B_WORD6"],[14180,"imxrt_ral::can3::MB1_32B_WORD6::DATA_BYTE_24"],[14185,"imxrt_ral::can3::MB1_32B_WORD6::DATA_BYTE_25"],[14190,"imxrt_ral::can3::MB1_32B_WORD6::DATA_BYTE_26"],[14195,"imxrt_ral::can3::MB1_32B_WORD6::DATA_BYTE_27"],[14200,"imxrt_ral::can3::MB1_32B_WORD7"],[14204,"imxrt_ral::can3::MB1_32B_WORD7::DATA_BYTE_28"],[14209,"imxrt_ral::can3::MB1_32B_WORD7::DATA_BYTE_29"],[14214,"imxrt_ral::can3::MB1_32B_WORD7::DATA_BYTE_30"],[14219,"imxrt_ral::can3::MB1_32B_WORD7::DATA_BYTE_31"],[14224,"imxrt_ral::can3::MB1_64B_WORD10"],[14228,"imxrt_ral::can3::MB1_64B_WORD10::DATA_BYTE_40"],[14233,"imxrt_ral::can3::MB1_64B_WORD10::DATA_BYTE_41"],[14238,"imxrt_ral::can3::MB1_64B_WORD10::DATA_BYTE_42"],[14243,"imxrt_ral::can3::MB1_64B_WORD10::DATA_BYTE_43"],[14248,"imxrt_ral::can3::MB1_64B_WORD11"],[14252,"imxrt_ral::can3::MB1_64B_WORD11::DATA_BYTE_44"],[14257,"imxrt_ral::can3::MB1_64B_WORD11::DATA_BYTE_45"],[14262,"imxrt_ral::can3::MB1_64B_WORD11::DATA_BYTE_46"],[14267,"imxrt_ral::can3::MB1_64B_WORD11::DATA_BYTE_47"],[14272,"imxrt_ral::can3::MB1_64B_WORD14"],[14276,"imxrt_ral::can3::MB1_64B_WORD14::DATA_BYTE_56"],[14281,"imxrt_ral::can3::MB1_64B_WORD14::DATA_BYTE_57"],[14286,"imxrt_ral::can3::MB1_64B_WORD14::DATA_BYTE_58"],[14291,"imxrt_ral::can3::MB1_64B_WORD14::DATA_BYTE_59"],[14296,"imxrt_ral::can3::MB1_64B_WORD15"],[14300,"imxrt_ral::can3::MB1_64B_WORD15::DATA_BYTE_60"],[14305,"imxrt_ral::can3::MB1_64B_WORD15::DATA_BYTE_61"],[14310,"imxrt_ral::can3::MB1_64B_WORD15::DATA_BYTE_62"],[14315,"imxrt_ral::can3::MB1_64B_WORD15::DATA_BYTE_63"],[14320,"imxrt_ral::can3::MB1_64B_WORD2"],[14324,"imxrt_ral::can3::MB1_64B_WORD2::DATA_BYTE_10"],[14329,"imxrt_ral::can3::MB1_64B_WORD2::DATA_BYTE_11"],[14334,"imxrt_ral::can3::MB1_64B_WORD2::DATA_BYTE_8"],[14339,"imxrt_ral::can3::MB1_64B_WORD2::DATA_BYTE_9"],[14344,"imxrt_ral::can3::MB1_64B_WORD3"],[14348,"imxrt_ral::can3::MB1_64B_WORD3::DATA_BYTE_12"],[14353,"imxrt_ral::can3::MB1_64B_WORD3::DATA_BYTE_13"],[14358,"imxrt_ral::can3::MB1_64B_WORD3::DATA_BYTE_14"],[14363,"imxrt_ral::can3::MB1_64B_WORD3::DATA_BYTE_15"],[14368,"imxrt_ral::can3::MB1_64B_WORD6"],[14372,"imxrt_ral::can3::MB1_64B_WORD6::DATA_BYTE_24"],[14377,"imxrt_ral::can3::MB1_64B_WORD6::DATA_BYTE_25"],[14382,"imxrt_ral::can3::MB1_64B_WORD6::DATA_BYTE_26"],[14387,"imxrt_ral::can3::MB1_64B_WORD6::DATA_BYTE_27"],[14392,"imxrt_ral::can3::MB1_64B_WORD7"],[14396,"imxrt_ral::can3::MB1_64B_WORD7::DATA_BYTE_28"],[14401,"imxrt_ral::can3::MB1_64B_WORD7::DATA_BYTE_29"],[14406,"imxrt_ral::can3::MB1_64B_WORD7::DATA_BYTE_30"],[14411,"imxrt_ral::can3::MB1_64B_WORD7::DATA_BYTE_31"],[14416,"imxrt_ral::can3::MB2_64B_WORD0"],[14420,"imxrt_ral::can3::MB2_64B_WORD0::DATA_BYTE_0"],[14425,"imxrt_ral::can3::MB2_64B_WORD0::DATA_BYTE_1"],[14430,"imxrt_ral::can3::MB2_64B_WORD0::DATA_BYTE_2"],[14435,"imxrt_ral::can3::MB2_64B_WORD0::DATA_BYTE_3"],[14440,"imxrt_ral::can3::MB2_64B_WORD1"],[14444,"imxrt_ral::can3::MB2_64B_WORD1::DATA_BYTE_4"],[14449,"imxrt_ral::can3::MB2_64B_WORD1::DATA_BYTE_5"],[14454,"imxrt_ral::can3::MB2_64B_WORD1::DATA_BYTE_6"],[14459,"imxrt_ral::can3::MB2_64B_WORD1::DATA_BYTE_7"],[14464,"imxrt_ral::can3::MB63_8B_WORD0"],[14468,"imxrt_ral::can3::MB63_8B_WORD0::DATA_BYTE_0"],[14473,"imxrt_ral::can3::MB63_8B_WORD0::DATA_BYTE_1"],[14478,"imxrt_ral::can3::MB63_8B_WORD0::DATA_BYTE_2"],[14483,"imxrt_ral::can3::MB63_8B_WORD0::DATA_BYTE_3"],[14488,"imxrt_ral::can3::MB63_8B_WORD1"],[14492,"imxrt_ral::can3::MB63_8B_WORD1::DATA_BYTE_4"],[14497,"imxrt_ral::can3::MB63_8B_WORD1::DATA_BYTE_5"],[14502,"imxrt_ral::can3::MB63_8B_WORD1::DATA_BYTE_6"],[14507,"imxrt_ral::can3::MB63_8B_WORD1::DATA_BYTE_7"],[14512,"imxrt_ral::can3::MCR"],[14534,"imxrt_ral::can3::MCR::AEN"],[14539,"imxrt_ral::can3::MCR::AEN::RW"],[14541,"imxrt_ral::can3::MCR::DMA"],[14546,"imxrt_ral::can3::MCR::DMA::RW"],[14548,"imxrt_ral::can3::MCR::DOZE"],[14553,"imxrt_ral::can3::MCR::DOZE::RW"],[14555,"imxrt_ral::can3::MCR::FDEN"],[14560,"imxrt_ral::can3::MCR::FDEN::RW"],[14562,"imxrt_ral::can3::MCR::FRZ"],[14567,"imxrt_ral::can3::MCR::FRZ::RW"],[14569,"imxrt_ral::can3::MCR::FRZACK"],[14574,"imxrt_ral::can3::MCR::FRZACK::RW"],[14576,"imxrt_ral::can3::MCR::HALT"],[14581,"imxrt_ral::can3::MCR::HALT::RW"],[14583,"imxrt_ral::can3::MCR::IDAM"],[14588,"imxrt_ral::can3::MCR::IDAM::RW"],[14592,"imxrt_ral::can3::MCR::IRMQ"],[14597,"imxrt_ral::can3::MCR::IRMQ::RW"],[14599,"imxrt_ral::can3::MCR::LPMACK"],[14604,"imxrt_ral::can3::MCR::LPMACK::RW"],[14606,"imxrt_ral::can3::MCR::LPRIOEN"],[14611,"imxrt_ral::can3::MCR::LPRIOEN::RW"],[14613,"imxrt_ral::can3::MCR::MAXMB"],[14618,"imxrt_ral::can3::MCR::MDIS"],[14623,"imxrt_ral::can3::MCR::MDIS::RW"],[14625,"imxrt_ral::can3::MCR::NOTRDY"],[14630,"imxrt_ral::can3::MCR::NOTRDY::RW"],[14632,"imxrt_ral::can3::MCR::RFEN"],[14637,"imxrt_ral::can3::MCR::RFEN::RW"],[14639,"imxrt_ral::can3::MCR::SLFWAK"],[14644,"imxrt_ral::can3::MCR::SLFWAK::RW"],[14646,"imxrt_ral::can3::MCR::SOFTRST"],[14651,"imxrt_ral::can3::MCR::SOFTRST::RW"],[14653,"imxrt_ral::can3::MCR::SRXDIS"],[14658,"imxrt_ral::can3::MCR::SRXDIS::RW"],[14660,"imxrt_ral::can3::MCR::SUPV"],[14665,"imxrt_ral::can3::MCR::SUPV::RW"],[14667,"imxrt_ral::can3::MCR::WAKMSK"],[14672,"imxrt_ral::can3::MCR::WAKMSK::RW"],[14674,"imxrt_ral::can3::MCR::WAKSRC"],[14679,"imxrt_ral::can3::MCR::WAKSRC::RW"],[14681,"imxrt_ral::can3::MCR::WRNEN"],[14686,"imxrt_ral::can3::MCR::WRNEN::RW"],[14688,"imxrt_ral::can3::RX14MASK"],[14689,"imxrt_ral::can3::RX14MASK::RX14M"],[14694,"imxrt_ral::can3::RX15MASK"],[14695,"imxrt_ral::can3::RX15MASK::RX15M"],[14700,"imxrt_ral::can3::RXFGMASK"],[14701,"imxrt_ral::can3::RXFGMASK::FGM"],[14706,"imxrt_ral::can3::RXFIR"],[14707,"imxrt_ral::can3::RXFIR::IDHIT"],[14712,"imxrt_ral::can3::RXIMR"],[14713,"imxrt_ral::can3::RXIMR::MI"],[14718,"imxrt_ral::can3::RXMGMASK"],[14719,"imxrt_ral::can3::RXMGMASK::MG"],[14724,"imxrt_ral::can3::TIMER"],[14725,"imxrt_ral::can3::TIMER::TIMER"],[14730,"imxrt_ral::can::CRCR"],[14732,"imxrt_ral::can::CRCR::MBCRC"],[14737,"imxrt_ral::can::CRCR::TXCRC"],[14742,"imxrt_ral::can::CTRL1"],[14757,"imxrt_ral::can::CTRL1::BOFFMSK"],[14762,"imxrt_ral::can::CTRL1::BOFFMSK::RW"],[14764,"imxrt_ral::can::CTRL1::BOFFREC"],[14769,"imxrt_ral::can::CTRL1::BOFFREC::RW"],[14771,"imxrt_ral::can::CTRL1::ERRMSK"],[14776,"imxrt_ral::can::CTRL1::ERRMSK::RW"],[14778,"imxrt_ral::can::CTRL1::LBUF"],[14783,"imxrt_ral::can::CTRL1::LBUF::RW"],[14785,"imxrt_ral::can::CTRL1::LOM"],[14790,"imxrt_ral::can::CTRL1::LOM::RW"],[14792,"imxrt_ral::can::CTRL1::LPB"],[14797,"imxrt_ral::can::CTRL1::LPB::RW"],[14799,"imxrt_ral::can::CTRL1::PRESDIV"],[14804,"imxrt_ral::can::CTRL1::PROPSEG"],[14809,"imxrt_ral::can::CTRL1::PSEG1"],[14814,"imxrt_ral::can::CTRL1::PSEG2"],[14819,"imxrt_ral::can::CTRL1::RJW"],[14824,"imxrt_ral::can::CTRL1::RWRNMSK"],[14829,"imxrt_ral::can::CTRL1::RWRNMSK::RW"],[14831,"imxrt_ral::can::CTRL1::SMP"],[14836,"imxrt_ral::can::CTRL1::SMP::RW"],[14838,"imxrt_ral::can::CTRL1::TSYN"],[14843,"imxrt_ral::can::CTRL1::TSYN::RW"],[14845,"imxrt_ral::can::CTRL1::TWRNMSK"],[14850,"imxrt_ral::can::CTRL1::TWRNMSK::RW"],[14852,"imxrt_ral::can::CTRL2"],[14858,"imxrt_ral::can::CTRL2::EACEN"],[14863,"imxrt_ral::can::CTRL2::EACEN::RW"],[14865,"imxrt_ral::can::CTRL2::MRP"],[14870,"imxrt_ral::can::CTRL2::MRP::RW"],[14872,"imxrt_ral::can::CTRL2::RFFN"],[14877,"imxrt_ral::can::CTRL2::RRS"],[14882,"imxrt_ral::can::CTRL2::RRS::RW"],[14884,"imxrt_ral::can::CTRL2::TASD"],[14889,"imxrt_ral::can::CTRL2::WRMFRZ"],[14894,"imxrt_ral::can::CTRL2::WRMFRZ::RW"],[14896,"imxrt_ral::can::DBG1"],[14898,"imxrt_ral::can::DBG1::CBN"],[14903,"imxrt_ral::can::DBG1::CFSM"],[14908,"imxrt_ral::can::DBG2"],[14912,"imxrt_ral::can::DBG2::APP"],[14917,"imxrt_ral::can::DBG2::APP::RW"],[14919,"imxrt_ral::can::DBG2::MPP"],[14924,"imxrt_ral::can::DBG2::MPP::RW"],[14926,"imxrt_ral::can::DBG2::RMP"],[14931,"imxrt_ral::can::DBG2::TAP"],[14936,"imxrt_ral::can::ECR"],[14938,"imxrt_ral::can::ECR::RX_ERR_COUNTER"],[14943,"imxrt_ral::can::ECR::TX_ERR_COUNTER"],[14948,"imxrt_ral::can::ESR1"],[14966,"imxrt_ral::can::ESR1::ACKERR"],[14971,"imxrt_ral::can::ESR1::ACKERR::RW"],[14973,"imxrt_ral::can::ESR1::BIT0ERR"],[14978,"imxrt_ral::can::ESR1::BIT0ERR::RW"],[14980,"imxrt_ral::can::ESR1::BIT1ERR"],[14985,"imxrt_ral::can::ESR1::BIT1ERR::RW"],[14987,"imxrt_ral::can::ESR1::BOFFINT"],[14992,"imxrt_ral::can::ESR1::BOFFINT::RW"],[14994,"imxrt_ral::can::ESR1::CRCERR"],[14999,"imxrt_ral::can::ESR1::CRCERR::RW"],[15001,"imxrt_ral::can::ESR1::ERRINT"],[15006,"imxrt_ral::can::ESR1::ERRINT::RW"],[15008,"imxrt_ral::can::ESR1::FLTCONF"],[15013,"imxrt_ral::can::ESR1::FLTCONF::RW"],[15016,"imxrt_ral::can::ESR1::FRMERR"],[15021,"imxrt_ral::can::ESR1::FRMERR::RW"],[15023,"imxrt_ral::can::ESR1::IDLE"],[15028,"imxrt_ral::can::ESR1::IDLE::RW"],[15030,"imxrt_ral::can::ESR1::RWRNINT"],[15035,"imxrt_ral::can::ESR1::RWRNINT::RW"],[15037,"imxrt_ral::can::ESR1::RX"],[15042,"imxrt_ral::can::ESR1::RX::RW"],[15044,"imxrt_ral::can::ESR1::RXWRN"],[15049,"imxrt_ral::can::ESR1::RXWRN::RW"],[15051,"imxrt_ral::can::ESR1::STFERR"],[15056,"imxrt_ral::can::ESR1::STFERR::RW"],[15058,"imxrt_ral::can::ESR1::SYNCH"],[15063,"imxrt_ral::can::ESR1::SYNCH::RW"],[15065,"imxrt_ral::can::ESR1::TWRNINT"],[15070,"imxrt_ral::can::ESR1::TWRNINT::RW"],[15072,"imxrt_ral::can::ESR1::TX"],[15077,"imxrt_ral::can::ESR1::TX::RW"],[15079,"imxrt_ral::can::ESR1::TXWRN"],[15084,"imxrt_ral::can::ESR1::TXWRN::RW"],[15086,"imxrt_ral::can::ESR1::WAKINT"],[15091,"imxrt_ral::can::ESR1::WAKINT::RW"],[15093,"imxrt_ral::can::ESR2"],[15096,"imxrt_ral::can::ESR2::IMB"],[15101,"imxrt_ral::can::ESR2::IMB::RW"],[15103,"imxrt_ral::can::ESR2::LPTM"],[15108,"imxrt_ral::can::ESR2::VPS"],[15113,"imxrt_ral::can::ESR2::VPS::RW"],[15115,"imxrt_ral::can::GFWR"],[15116,"imxrt_ral::can::GFWR::GFWR"],[15121,"imxrt_ral::can::IFLAG1"],[15126,"imxrt_ral::can::IFLAG1::BUF31TO8I"],[15131,"imxrt_ral::can::IFLAG1::BUF31TO8I::RW"],[15133,"imxrt_ral::can::IFLAG1::BUF4TO0I"],[15138,"imxrt_ral::can::IFLAG1::BUF4TO0I::RW"],[15140,"imxrt_ral::can::IFLAG1::BUF5I"],[15145,"imxrt_ral::can::IFLAG1::BUF5I::RW"],[15147,"imxrt_ral::can::IFLAG1::BUF6I"],[15152,"imxrt_ral::can::IFLAG1::BUF6I::RW"],[15154,"imxrt_ral::can::IFLAG1::BUF7I"],[15159,"imxrt_ral::can::IFLAG1::BUF7I::RW"],[15161,"imxrt_ral::can::IFLAG2"],[15162,"imxrt_ral::can::IFLAG2::BUFHI"],[15167,"imxrt_ral::can::IFLAG2::BUFHI::RW"],[15169,"imxrt_ral::can::IMASK1"],[15170,"imxrt_ral::can::IMASK1::BUFLM"],[15175,"imxrt_ral::can::IMASK1::BUFLM::RW"],[15177,"imxrt_ral::can::IMASK2"],[15178,"imxrt_ral::can::IMASK2::BUFHM"],[15183,"imxrt_ral::can::IMASK2::BUFHM::RW"],[15185,"imxrt_ral::can::MCR"],[15204,"imxrt_ral::can::MCR::AEN"],[15209,"imxrt_ral::can::MCR::AEN::RW"],[15211,"imxrt_ral::can::MCR::FRZ"],[15216,"imxrt_ral::can::MCR::FRZ::RW"],[15218,"imxrt_ral::can::MCR::FRZACK"],[15223,"imxrt_ral::can::MCR::FRZACK::RW"],[15225,"imxrt_ral::can::MCR::HALT"],[15230,"imxrt_ral::can::MCR::HALT::RW"],[15232,"imxrt_ral::can::MCR::IDAM"],[15237,"imxrt_ral::can::MCR::IDAM::RW"],[15241,"imxrt_ral::can::MCR::IRMQ"],[15246,"imxrt_ral::can::MCR::IRMQ::RW"],[15248,"imxrt_ral::can::MCR::LPMACK"],[15253,"imxrt_ral::can::MCR::LPMACK::RW"],[15255,"imxrt_ral::can::MCR::LPRIOEN"],[15260,"imxrt_ral::can::MCR::LPRIOEN::RW"],[15262,"imxrt_ral::can::MCR::MAXMB"],[15267,"imxrt_ral::can::MCR::MDIS"],[15272,"imxrt_ral::can::MCR::MDIS::RW"],[15274,"imxrt_ral::can::MCR::NOTRDY"],[15279,"imxrt_ral::can::MCR::NOTRDY::RW"],[15281,"imxrt_ral::can::MCR::RFEN"],[15286,"imxrt_ral::can::MCR::RFEN::RW"],[15288,"imxrt_ral::can::MCR::SLFWAK"],[15293,"imxrt_ral::can::MCR::SLFWAK::RW"],[15295,"imxrt_ral::can::MCR::SOFTRST"],[15300,"imxrt_ral::can::MCR::SOFTRST::RW"],[15302,"imxrt_ral::can::MCR::SRXDIS"],[15307,"imxrt_ral::can::MCR::SRXDIS::RW"],[15309,"imxrt_ral::can::MCR::SUPV"],[15314,"imxrt_ral::can::MCR::SUPV::RW"],[15316,"imxrt_ral::can::MCR::WAKMSK"],[15321,"imxrt_ral::can::MCR::WAKMSK::RW"],[15323,"imxrt_ral::can::MCR::WAKSRC"],[15328,"imxrt_ral::can::MCR::WAKSRC::RW"],[15330,"imxrt_ral::can::MCR::WRNEN"],[15335,"imxrt_ral::can::MCR::WRNEN::RW"],[15337,"imxrt_ral::can::RX14MASK"],[15338,"imxrt_ral::can::RX14MASK::RX14M"],[15343,"imxrt_ral::can::RX14MASK::RX14M::RW"],[15345,"imxrt_ral::can::RX15MASK"],[15346,"imxrt_ral::can::RX15MASK::RX15M"],[15351,"imxrt_ral::can::RX15MASK::RX15M::RW"],[15353,"imxrt_ral::can::RXFGMASK"],[15354,"imxrt_ral::can::RXFGMASK::FGM"],[15359,"imxrt_ral::can::RXFGMASK::FGM::RW"],[15361,"imxrt_ral::can::RXFIR"],[15362,"imxrt_ral::can::RXFIR::IDHIT"],[15367,"imxrt_ral::can::RXIMR"],[15368,"imxrt_ral::can::RXIMR::MI"],[15373,"imxrt_ral::can::RXIMR::MI::RW"],[15375,"imxrt_ral::can::RXMGMASK"],[15376,"imxrt_ral::can::RXMGMASK::MG"],[15381,"imxrt_ral::can::RXMGMASK::MG::RW"],[15383,"imxrt_ral::can::TIMER"],[15384,"imxrt_ral::can::TIMER::TIMER"],[15389,"imxrt_ral::ccm"],[15460,"imxrt_ral::ccm::CACRR"],[15461,"imxrt_ral::ccm::CACRR::ARM_PODF"],[15466,"imxrt_ral::ccm::CACRR::ARM_PODF::RW"],[15474,"imxrt_ral::ccm::CBCDR"],[15481,"imxrt_ral::ccm::CBCDR::AHB_PODF"],[15486,"imxrt_ral::ccm::CBCDR::AHB_PODF::RW"],[15494,"imxrt_ral::ccm::CBCDR::IPG_PODF"],[15499,"imxrt_ral::ccm::CBCDR::IPG_PODF::RW"],[15503,"imxrt_ral::ccm::CBCDR::PERIPH_CLK2_PODF"],[15508,"imxrt_ral::ccm::CBCDR::PERIPH_CLK2_PODF::RW"],[15516,"imxrt_ral::ccm::CBCDR::PERIPH_CLK_SEL"],[15521,"imxrt_ral::ccm::CBCDR::PERIPH_CLK_SEL::RW"],[15523,"imxrt_ral::ccm::CBCDR::SEMC_ALT_CLK_SEL"],[15528,"imxrt_ral::ccm::CBCDR::SEMC_ALT_CLK_SEL::RW"],[15530,"imxrt_ral::ccm::CBCDR::SEMC_CLK_SEL"],[15535,"imxrt_ral::ccm::CBCDR::SEMC_CLK_SEL::RW"],[15537,"imxrt_ral::ccm::CBCDR::SEMC_PODF"],[15542,"imxrt_ral::ccm::CBCDR::SEMC_PODF::RW"],[15550,"imxrt_ral::ccm::CBCMR"],[15558,"imxrt_ral::ccm::CBCMR::FLEXSPI2_CLK_SEL"],[15563,"imxrt_ral::ccm::CBCMR::FLEXSPI2_CLK_SEL::RW"],[15567,"imxrt_ral::ccm::CBCMR::FLEXSPI2_PODF"],[15572,"imxrt_ral::ccm::CBCMR::FLEXSPI2_PODF::RW"],[15580,"imxrt_ral::ccm::CBCMR::LCDIF_PODF"],[15585,"imxrt_ral::ccm::CBCMR::LCDIF_PODF::RW"],[15593,"imxrt_ral::ccm::CBCMR::LPSPI_CLK_SEL"],[15598,"imxrt_ral::ccm::CBCMR::LPSPI_CLK_SEL::RW"],[15602,"imxrt_ral::ccm::CBCMR::LPSPI_PODF"],[15607,"imxrt_ral::ccm::CBCMR::LPSPI_PODF::RW"],[15615,"imxrt_ral::ccm::CBCMR::PERIPH_CLK2_SEL"],[15620,"imxrt_ral::ccm::CBCMR::PERIPH_CLK2_SEL::RW"],[15623,"imxrt_ral::ccm::CBCMR::PRE_PERIPH_CLK_SEL"],[15628,"imxrt_ral::ccm::CBCMR::PRE_PERIPH_CLK_SEL::RW"],[15632,"imxrt_ral::ccm::CBCMR::TRACE_CLK_SEL"],[15637,"imxrt_ral::ccm::CBCMR::TRACE_CLK_SEL::RW"],[15641,"imxrt_ral::ccm::CCGR0"],[15657,"imxrt_ral::ccm::CCGR0::CG0"],[15662,"imxrt_ral::ccm::CCGR0::CG1"],[15667,"imxrt_ral::ccm::CCGR0::CG10"],[15672,"imxrt_ral::ccm::CCGR0::CG11"],[15677,"imxrt_ral::ccm::CCGR0::CG12"],[15682,"imxrt_ral::ccm::CCGR0::CG13"],[15687,"imxrt_ral::ccm::CCGR0::CG14"],[15692,"imxrt_ral::ccm::CCGR0::CG15"],[15697,"imxrt_ral::ccm::CCGR0::CG2"],[15702,"imxrt_ral::ccm::CCGR0::CG3"],[15707,"imxrt_ral::ccm::CCGR0::CG4"],[15712,"imxrt_ral::ccm::CCGR0::CG5"],[15717,"imxrt_ral::ccm::CCGR0::CG6"],[15722,"imxrt_ral::ccm::CCGR0::CG7"],[15727,"imxrt_ral::ccm::CCGR0::CG8"],[15732,"imxrt_ral::ccm::CCGR0::CG9"],[15737,"imxrt_ral::ccm::CCGR1"],[15753,"imxrt_ral::ccm::CCGR1::CG0"],[15758,"imxrt_ral::ccm::CCGR1::CG1"],[15763,"imxrt_ral::ccm::CCGR1::CG10"],[15768,"imxrt_ral::ccm::CCGR1::CG11"],[15773,"imxrt_ral::ccm::CCGR1::CG12"],[15778,"imxrt_ral::ccm::CCGR1::CG13"],[15783,"imxrt_ral::ccm::CCGR1::CG14"],[15788,"imxrt_ral::ccm::CCGR1::CG15"],[15793,"imxrt_ral::ccm::CCGR1::CG2"],[15798,"imxrt_ral::ccm::CCGR1::CG3"],[15803,"imxrt_ral::ccm::CCGR1::CG4"],[15808,"imxrt_ral::ccm::CCGR1::CG5"],[15813,"imxrt_ral::ccm::CCGR1::CG6"],[15818,"imxrt_ral::ccm::CCGR1::CG7"],[15823,"imxrt_ral::ccm::CCGR1::CG8"],[15828,"imxrt_ral::ccm::CCGR1::CG9"],[15833,"imxrt_ral::ccm::CCGR2"],[15849,"imxrt_ral::ccm::CCGR2::CG0"],[15854,"imxrt_ral::ccm::CCGR2::CG1"],[15859,"imxrt_ral::ccm::CCGR2::CG10"],[15864,"imxrt_ral::ccm::CCGR2::CG11"],[15869,"imxrt_ral::ccm::CCGR2::CG12"],[15874,"imxrt_ral::ccm::CCGR2::CG13"],[15879,"imxrt_ral::ccm::CCGR2::CG14"],[15884,"imxrt_ral::ccm::CCGR2::CG15"],[15889,"imxrt_ral::ccm::CCGR2::CG2"],[15894,"imxrt_ral::ccm::CCGR2::CG3"],[15899,"imxrt_ral::ccm::CCGR2::CG4"],[15904,"imxrt_ral::ccm::CCGR2::CG5"],[15909,"imxrt_ral::ccm::CCGR2::CG6"],[15914,"imxrt_ral::ccm::CCGR2::CG7"],[15919,"imxrt_ral::ccm::CCGR2::CG8"],[15924,"imxrt_ral::ccm::CCGR2::CG9"],[15929,"imxrt_ral::ccm::CCGR3"],[15945,"imxrt_ral::ccm::CCGR3::CG0"],[15950,"imxrt_ral::ccm::CCGR3::CG1"],[15955,"imxrt_ral::ccm::CCGR3::CG10"],[15960,"imxrt_ral::ccm::CCGR3::CG11"],[15965,"imxrt_ral::ccm::CCGR3::CG12"],[15970,"imxrt_ral::ccm::CCGR3::CG13"],[15975,"imxrt_ral::ccm::CCGR3::CG14"],[15980,"imxrt_ral::ccm::CCGR3::CG15"],[15985,"imxrt_ral::ccm::CCGR3::CG2"],[15990,"imxrt_ral::ccm::CCGR3::CG3"],[15995,"imxrt_ral::ccm::CCGR3::CG4"],[16000,"imxrt_ral::ccm::CCGR3::CG5"],[16005,"imxrt_ral::ccm::CCGR3::CG6"],[16010,"imxrt_ral::ccm::CCGR3::CG7"],[16015,"imxrt_ral::ccm::CCGR3::CG8"],[16020,"imxrt_ral::ccm::CCGR3::CG9"],[16025,"imxrt_ral::ccm::CCGR4"],[16041,"imxrt_ral::ccm::CCGR4::CG0"],[16046,"imxrt_ral::ccm::CCGR4::CG1"],[16051,"imxrt_ral::ccm::CCGR4::CG10"],[16056,"imxrt_ral::ccm::CCGR4::CG11"],[16061,"imxrt_ral::ccm::CCGR4::CG12"],[16066,"imxrt_ral::ccm::CCGR4::CG13"],[16071,"imxrt_ral::ccm::CCGR4::CG14"],[16076,"imxrt_ral::ccm::CCGR4::CG15"],[16081,"imxrt_ral::ccm::CCGR4::CG2"],[16086,"imxrt_ral::ccm::CCGR4::CG3"],[16091,"imxrt_ral::ccm::CCGR4::CG4"],[16096,"imxrt_ral::ccm::CCGR4::CG5"],[16101,"imxrt_ral::ccm::CCGR4::CG6"],[16106,"imxrt_ral::ccm::CCGR4::CG7"],[16111,"imxrt_ral::ccm::CCGR4::CG8"],[16116,"imxrt_ral::ccm::CCGR4::CG9"],[16121,"imxrt_ral::ccm::CCGR5"],[16137,"imxrt_ral::ccm::CCGR5::CG0"],[16142,"imxrt_ral::ccm::CCGR5::CG1"],[16147,"imxrt_ral::ccm::CCGR5::CG10"],[16152,"imxrt_ral::ccm::CCGR5::CG11"],[16157,"imxrt_ral::ccm::CCGR5::CG12"],[16162,"imxrt_ral::ccm::CCGR5::CG13"],[16167,"imxrt_ral::ccm::CCGR5::CG14"],[16172,"imxrt_ral::ccm::CCGR5::CG15"],[16177,"imxrt_ral::ccm::CCGR5::CG2"],[16182,"imxrt_ral::ccm::CCGR5::CG3"],[16187,"imxrt_ral::ccm::CCGR5::CG4"],[16192,"imxrt_ral::ccm::CCGR5::CG5"],[16197,"imxrt_ral::ccm::CCGR5::CG6"],[16202,"imxrt_ral::ccm::CCGR5::CG7"],[16207,"imxrt_ral::ccm::CCGR5::CG8"],[16212,"imxrt_ral::ccm::CCGR5::CG9"],[16217,"imxrt_ral::ccm::CCGR6"],[16233,"imxrt_ral::ccm::CCGR6::CG0"],[16238,"imxrt_ral::ccm::CCGR6::CG1"],[16243,"imxrt_ral::ccm::CCGR6::CG10"],[16248,"imxrt_ral::ccm::CCGR6::CG11"],[16253,"imxrt_ral::ccm::CCGR6::CG12"],[16258,"imxrt_ral::ccm::CCGR6::CG13"],[16263,"imxrt_ral::ccm::CCGR6::CG14"],[16268,"imxrt_ral::ccm::CCGR6::CG15"],[16273,"imxrt_ral::ccm::CCGR6::CG2"],[16278,"imxrt_ral::ccm::CCGR6::CG3"],[16283,"imxrt_ral::ccm::CCGR6::CG4"],[16288,"imxrt_ral::ccm::CCGR6::CG5"],[16293,"imxrt_ral::ccm::CCGR6::CG6"],[16298,"imxrt_ral::ccm::CCGR6::CG7"],[16303,"imxrt_ral::ccm::CCGR6::CG8"],[16308,"imxrt_ral::ccm::CCGR6::CG9"],[16313,"imxrt_ral::ccm::CCGR7"],[16320,"imxrt_ral::ccm::CCGR7::CG0"],[16325,"imxrt_ral::ccm::CCGR7::CG1"],[16330,"imxrt_ral::ccm::CCGR7::CG2"],[16335,"imxrt_ral::ccm::CCGR7::CG3"],[16340,"imxrt_ral::ccm::CCGR7::CG4"],[16345,"imxrt_ral::ccm::CCGR7::CG5"],[16350,"imxrt_ral::ccm::CCGR7::CG6"],[16355,"imxrt_ral::ccm::CCOSR"],[16362,"imxrt_ral::ccm::CCOSR::CLKO1_DIV"],[16367,"imxrt_ral::ccm::CCOSR::CLKO1_DIV::RW"],[16375,"imxrt_ral::ccm::CCOSR::CLKO1_EN"],[16380,"imxrt_ral::ccm::CCOSR::CLKO1_EN::RW"],[16382,"imxrt_ral::ccm::CCOSR::CLKO1_SEL"],[16387,"imxrt_ral::ccm::CCOSR::CLKO1_SEL::RW"],[16397,"imxrt_ral::ccm::CCOSR::CLKO2_DIV"],[16402,"imxrt_ral::ccm::CCOSR::CLKO2_DIV::RW"],[16410,"imxrt_ral::ccm::CCOSR::CLKO2_EN"],[16415,"imxrt_ral::ccm::CCOSR::CLKO2_EN::RW"],[16417,"imxrt_ral::ccm::CCOSR::CLKO2_SEL"],[16422,"imxrt_ral::ccm::CCOSR::CLKO2_SEL::RW"],[16434,"imxrt_ral::ccm::CCOSR::CLK_OUT_SEL"],[16439,"imxrt_ral::ccm::CCOSR::CLK_OUT_SEL::RW"],[16441,"imxrt_ral::ccm::CCR"],[16445,"imxrt_ral::ccm::CCR::COSC_EN"],[16450,"imxrt_ral::ccm::CCR::COSC_EN::RW"],[16452,"imxrt_ral::ccm::CCR::OSCNT"],[16457,"imxrt_ral::ccm::CCR::RBC_EN"],[16462,"imxrt_ral::ccm::CCR::RBC_EN::RW"],[16464,"imxrt_ral::ccm::CCR::REG_BYPASS_COUNT"],[16469,"imxrt_ral::ccm::CCR::REG_BYPASS_COUNT::RW"],[16472,"imxrt_ral::ccm::CCSR"],[16473,"imxrt_ral::ccm::CCSR::PLL3_SW_CLK_SEL"],[16478,"imxrt_ral::ccm::CCSR::PLL3_SW_CLK_SEL::RW"],[16480,"imxrt_ral::ccm::CDCDR"],[16486,"imxrt_ral::ccm::CDCDR::FLEXIO1_CLK_PODF"],[16491,"imxrt_ral::ccm::CDCDR::FLEXIO1_CLK_PODF::RW"],[16499,"imxrt_ral::ccm::CDCDR::FLEXIO1_CLK_PRED"],[16504,"imxrt_ral::ccm::CDCDR::FLEXIO1_CLK_PRED::RW"],[16512,"imxrt_ral::ccm::CDCDR::FLEXIO1_CLK_SEL"],[16517,"imxrt_ral::ccm::CDCDR::FLEXIO1_CLK_SEL::RW"],[16521,"imxrt_ral::ccm::CDCDR::SPDIF0_CLK_PODF"],[16526,"imxrt_ral::ccm::CDCDR::SPDIF0_CLK_PODF::RW"],[16534,"imxrt_ral::ccm::CDCDR::SPDIF0_CLK_PRED"],[16539,"imxrt_ral::ccm::CDCDR::SPDIF0_CLK_PRED::RW"],[16547,"imxrt_ral::ccm::CDCDR::SPDIF0_CLK_SEL"],[16552,"imxrt_ral::ccm::CDCDR::SPDIF0_CLK_SEL::RW"],[16556,"imxrt_ral::ccm::CDHIPR"],[16561,"imxrt_ral::ccm::CDHIPR::AHB_PODF_BUSY"],[16566,"imxrt_ral::ccm::CDHIPR::AHB_PODF_BUSY::RW"],[16568,"imxrt_ral::ccm::CDHIPR::ARM_PODF_BUSY"],[16573,"imxrt_ral::ccm::CDHIPR::ARM_PODF_BUSY::RW"],[16575,"imxrt_ral::ccm::CDHIPR::PERIPH2_CLK_SEL_BUSY"],[16580,"imxrt_ral::ccm::CDHIPR::PERIPH2_CLK_SEL_BUSY::RW"],[16582,"imxrt_ral::ccm::CDHIPR::PERIPH_CLK_SEL_BUSY"],[16587,"imxrt_ral::ccm::CDHIPR::PERIPH_CLK_SEL_BUSY::RW"],[16589,"imxrt_ral::ccm::CDHIPR::SEMC_PODF_BUSY"],[16594,"imxrt_ral::ccm::CDHIPR::SEMC_PODF_BUSY::RW"],[16596,"imxrt_ral::ccm::CGPR"],[16601,"imxrt_ral::ccm::CGPR::EFUSE_PROG_SUPPLY_GATE"],[16606,"imxrt_ral::ccm::CGPR::EFUSE_PROG_SUPPLY_GATE::RW"],[16608,"imxrt_ral::ccm::CGPR::FPL"],[16613,"imxrt_ral::ccm::CGPR::FPL::RW"],[16615,"imxrt_ral::ccm::CGPR::INT_MEM_CLK_LPM"],[16620,"imxrt_ral::ccm::CGPR::INT_MEM_CLK_LPM::RW"],[16622,"imxrt_ral::ccm::CGPR::PMIC_DELAY_SCALER"],[16627,"imxrt_ral::ccm::CGPR::PMIC_DELAY_SCALER::RW"],[16629,"imxrt_ral::ccm::CGPR::SYS_MEM_DS_CTRL"],[16634,"imxrt_ral::ccm::CGPR::SYS_MEM_DS_CTRL::RW"],[16637,"imxrt_ral::ccm::CIMR"],[16644,"imxrt_ral::ccm::CIMR::ARM_PODF_LOADED"],[16649,"imxrt_ral::ccm::CIMR::ARM_PODF_LOADED::RW"],[16651,"imxrt_ral::ccm::CIMR::MASK_AHB_PODF_LOADED"],[16656,"imxrt_ral::ccm::CIMR::MASK_AHB_PODF_LOADED::RW"],[16658,"imxrt_ral::ccm::CIMR::MASK_COSC_READY"],[16663,"imxrt_ral::ccm::CIMR::MASK_COSC_READY::RW"],[16665,"imxrt_ral::ccm::CIMR::MASK_LRF_PLL"],[16670,"imxrt_ral::ccm::CIMR::MASK_LRF_PLL::RW"],[16672,"imxrt_ral::ccm::CIMR::MASK_PERIPH2_CLK_SEL_LOADED"],[16677,"imxrt_ral::ccm::CIMR::MASK_PERIPH2_CLK_SEL_LOADED::RW"],[16679,"imxrt_ral::ccm::CIMR::MASK_PERIPH_CLK_SEL_LOADED"],[16684,"imxrt_ral::ccm::CIMR::MASK_PERIPH_CLK_SEL_LOADED::RW"],[16686,"imxrt_ral::ccm::CIMR::MASK_SEMC_PODF_LOADED"],[16691,"imxrt_ral::ccm::CIMR::MASK_SEMC_PODF_LOADED::RW"],[16693,"imxrt_ral::ccm::CISR"],[16700,"imxrt_ral::ccm::CISR::AHB_PODF_LOADED"],[16705,"imxrt_ral::ccm::CISR::AHB_PODF_LOADED::RW"],[16707,"imxrt_ral::ccm::CISR::ARM_PODF_LOADED"],[16712,"imxrt_ral::ccm::CISR::ARM_PODF_LOADED::RW"],[16714,"imxrt_ral::ccm::CISR::COSC_READY"],[16719,"imxrt_ral::ccm::CISR::COSC_READY::RW"],[16721,"imxrt_ral::ccm::CISR::LRF_PLL"],[16726,"imxrt_ral::ccm::CISR::LRF_PLL::RW"],[16728,"imxrt_ral::ccm::CISR::PERIPH2_CLK_SEL_LOADED"],[16733,"imxrt_ral::ccm::CISR::PERIPH2_CLK_SEL_LOADED::RW"],[16735,"imxrt_ral::ccm::CISR::PERIPH_CLK_SEL_LOADED"],[16740,"imxrt_ral::ccm::CISR::PERIPH_CLK_SEL_LOADED::RW"],[16742,"imxrt_ral::ccm::CISR::SEMC_PODF_LOADED"],[16747,"imxrt_ral::ccm::CISR::SEMC_PODF_LOADED::RW"],[16749,"imxrt_ral::ccm::CLPCR"],[16761,"imxrt_ral::ccm::CLPCR::ARM_CLK_DIS_ON_LPM"],[16766,"imxrt_ral::ccm::CLPCR::ARM_CLK_DIS_ON_LPM::RW"],[16768,"imxrt_ral::ccm::CLPCR::BYPASS_LPM_HS0"],[16773,"imxrt_ral::ccm::CLPCR::BYPASS_LPM_HS1"],[16778,"imxrt_ral::ccm::CLPCR::COSC_PWRDOWN"],[16783,"imxrt_ral::ccm::CLPCR::COSC_PWRDOWN::RW"],[16785,"imxrt_ral::ccm::CLPCR::DIS_REF_OSC"],[16790,"imxrt_ral::ccm::CLPCR::DIS_REF_OSC::RW"],[16792,"imxrt_ral::ccm::CLPCR::LPM"],[16797,"imxrt_ral::ccm::CLPCR::LPM::RW"],[16800,"imxrt_ral::ccm::CLPCR::MASK_CORE0_WFI"],[16805,"imxrt_ral::ccm::CLPCR::MASK_CORE0_WFI::RW"],[16807,"imxrt_ral::ccm::CLPCR::MASK_L2CC_IDLE"],[16812,"imxrt_ral::ccm::CLPCR::MASK_L2CC_IDLE::RW"],[16814,"imxrt_ral::ccm::CLPCR::MASK_SCU_IDLE"],[16819,"imxrt_ral::ccm::CLPCR::MASK_SCU_IDLE::RW"],[16821,"imxrt_ral::ccm::CLPCR::SBYOS"],[16826,"imxrt_ral::ccm::CLPCR::SBYOS::RW"],[16828,"imxrt_ral::ccm::CLPCR::STBY_COUNT"],[16833,"imxrt_ral::ccm::CLPCR::STBY_COUNT::RW"],[16837,"imxrt_ral::ccm::CLPCR::VSTBY"],[16842,"imxrt_ral::ccm::CLPCR::VSTBY::RW"],[16844,"imxrt_ral::ccm::CMEOR"],[16851,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_CAN1_CPI"],[16856,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_CAN1_CPI::RW"],[16858,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_CAN2_CPI"],[16863,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_CAN2_CPI::RW"],[16865,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_CANFD_CPI"],[16870,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_CANFD_CPI::RW"],[16872,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_GPT"],[16877,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_GPT::RW"],[16879,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_PIT"],[16884,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_PIT::RW"],[16886,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_TRNG"],[16891,"imxrt_ral::ccm::CMEOR::MOD_EN_OV_TRNG::RW"],[16893,"imxrt_ral::ccm::CMEOR::MOD_EN_USDHC"],[16898,"imxrt_ral::ccm::CMEOR::MOD_EN_USDHC::RW"],[16900,"imxrt_ral::ccm::CS1CDR"],[16906,"imxrt_ral::ccm::CS1CDR::FLEXIO2_CLK_PODF"],[16911,"imxrt_ral::ccm::CS1CDR::FLEXIO2_CLK_PODF::RW"],[16919,"imxrt_ral::ccm::CS1CDR::FLEXIO2_CLK_PRED"],[16924,"imxrt_ral::ccm::CS1CDR::FLEXIO2_CLK_PRED::RW"],[16932,"imxrt_ral::ccm::CS1CDR::SAI1_CLK_PODF"],[16937,"imxrt_ral::ccm::CS1CDR::SAI1_CLK_PODF::RW"],[17001,"imxrt_ral::ccm::CS1CDR::SAI1_CLK_PRED"],[17006,"imxrt_ral::ccm::CS1CDR::SAI1_CLK_PRED::RW"],[17014,"imxrt_ral::ccm::CS1CDR::SAI3_CLK_PODF"],[17019,"imxrt_ral::ccm::CS1CDR::SAI3_CLK_PODF::RW"],[17083,"imxrt_ral::ccm::CS1CDR::SAI3_CLK_PRED"],[17088,"imxrt_ral::ccm::CS1CDR::SAI3_CLK_PRED::RW"],[17096,"imxrt_ral::ccm::CS2CDR"],[17098,"imxrt_ral::ccm::CS2CDR::SAI2_CLK_PODF"],[17103,"imxrt_ral::ccm::CS2CDR::SAI2_CLK_PODF::RW"],[17167,"imxrt_ral::ccm::CS2CDR::SAI2_CLK_PRED"],[17172,"imxrt_ral::ccm::CS2CDR::SAI2_CLK_PRED::RW"],[17180,"imxrt_ral::ccm::CSCDR1"],[17185,"imxrt_ral::ccm::CSCDR1::TRACE_PODF"],[17190,"imxrt_ral::ccm::CSCDR1::TRACE_PODF::RW"],[17194,"imxrt_ral::ccm::CSCDR1::UART_CLK_PODF"],[17199,"imxrt_ral::ccm::CSCDR1::UART_CLK_PODF::RW"],[17263,"imxrt_ral::ccm::CSCDR1::UART_CLK_SEL"],[17268,"imxrt_ral::ccm::CSCDR1::UART_CLK_SEL::RW"],[17270,"imxrt_ral::ccm::CSCDR1::USDHC1_PODF"],[17275,"imxrt_ral::ccm::CSCDR1::USDHC1_PODF::RW"],[17283,"imxrt_ral::ccm::CSCDR1::USDHC2_PODF"],[17288,"imxrt_ral::ccm::CSCDR1::USDHC2_PODF::RW"],[17296,"imxrt_ral::ccm::CSCDR2"],[17300,"imxrt_ral::ccm::CSCDR2::LCDIF_PRED"],[17305,"imxrt_ral::ccm::CSCDR2::LCDIF_PRED::RW"],[17313,"imxrt_ral::ccm::CSCDR2::LCDIF_PRE_CLK_SEL"],[17318,"imxrt_ral::ccm::CSCDR2::LCDIF_PRE_CLK_SEL::RW"],[17324,"imxrt_ral::ccm::CSCDR2::LPI2C_CLK_PODF"],[17329,"imxrt_ral::ccm::CSCDR2::LPI2C_CLK_PODF::RW"],[17393,"imxrt_ral::ccm::CSCDR2::LPI2C_CLK_SEL"],[17398,"imxrt_ral::ccm::CSCDR2::LPI2C_CLK_SEL::RW"],[17400,"imxrt_ral::ccm::CSCDR3"],[17402,"imxrt_ral::ccm::CSCDR3::CSI_CLK_SEL"],[17407,"imxrt_ral::ccm::CSCDR3::CSI_CLK_SEL::RW"],[17411,"imxrt_ral::ccm::CSCDR3::CSI_PODF"],[17416,"imxrt_ral::ccm::CSCDR3::CSI_PODF::RW"],[17424,"imxrt_ral::ccm::CSCMR1"],[17433,"imxrt_ral::ccm::CSCMR1::FLEXSPI_CLK_SEL"],[17438,"imxrt_ral::ccm::CSCMR1::FLEXSPI_CLK_SEL::RW"],[17442,"imxrt_ral::ccm::CSCMR1::FLEXSPI_PODF"],[17447,"imxrt_ral::ccm::CSCMR1::FLEXSPI_PODF::RW"],[17455,"imxrt_ral::ccm::CSCMR1::PERCLK_CLK_SEL"],[17460,"imxrt_ral::ccm::CSCMR1::PERCLK_CLK_SEL::RW"],[17462,"imxrt_ral::ccm::CSCMR1::PERCLK_PODF"],[17467,"imxrt_ral::ccm::CSCMR1::PERCLK_PODF::RW"],[17531,"imxrt_ral::ccm::CSCMR1::SAI1_CLK_SEL"],[17536,"imxrt_ral::ccm::CSCMR1::SAI1_CLK_SEL::RW"],[17539,"imxrt_ral::ccm::CSCMR1::SAI2_CLK_SEL"],[17544,"imxrt_ral::ccm::CSCMR1::SAI2_CLK_SEL::RW"],[17547,"imxrt_ral::ccm::CSCMR1::SAI3_CLK_SEL"],[17552,"imxrt_ral::ccm::CSCMR1::SAI3_CLK_SEL::RW"],[17555,"imxrt_ral::ccm::CSCMR1::USDHC1_CLK_SEL"],[17560,"imxrt_ral::ccm::CSCMR1::USDHC1_CLK_SEL::RW"],[17562,"imxrt_ral::ccm::CSCMR1::USDHC2_CLK_SEL"],[17567,"imxrt_ral::ccm::CSCMR1::USDHC2_CLK_SEL::RW"],[17569,"imxrt_ral::ccm::CSCMR2"],[17572,"imxrt_ral::ccm::CSCMR2::CAN_CLK_PODF"],[17577,"imxrt_ral::ccm::CSCMR2::CAN_CLK_PODF::RW"],[17641,"imxrt_ral::ccm::CSCMR2::CAN_CLK_SEL"],[17646,"imxrt_ral::ccm::CSCMR2::CAN_CLK_SEL::RW"],[17650,"imxrt_ral::ccm::CSCMR2::FLEXIO2_CLK_SEL"],[17655,"imxrt_ral::ccm::CSCMR2::FLEXIO2_CLK_SEL::RW"],[17659,"imxrt_ral::ccm::CSR"],[17662,"imxrt_ral::ccm::CSR::CAMP2_READY"],[17667,"imxrt_ral::ccm::CSR::CAMP2_READY::RW"],[17669,"imxrt_ral::ccm::CSR::COSC_READY"],[17674,"imxrt_ral::ccm::CSR::COSC_READY::RW"],[17676,"imxrt_ral::ccm::CSR::REF_EN_B"],[17681,"imxrt_ral::ccm::CSR::REF_EN_B::RW"],[17683,"imxrt_ral::ccm_analog"],[17806,"imxrt_ral::ccm_analog::MISC0"],[17819,"imxrt_ral::ccm_analog::MISC0::CLKGATE_CTRL"],[17824,"imxrt_ral::ccm_analog::MISC0::CLKGATE_CTRL::RW"],[17826,"imxrt_ral::ccm_analog::MISC0::CLKGATE_DELAY"],[17831,"imxrt_ral::ccm_analog::MISC0::CLKGATE_DELAY::RW"],[17839,"imxrt_ral::ccm_analog::MISC0::DISCON_HIGH_SNVS"],[17844,"imxrt_ral::ccm_analog::MISC0::DISCON_HIGH_SNVS::RW"],[17846,"imxrt_ral::ccm_analog::MISC0::OSC_I"],[17851,"imxrt_ral::ccm_analog::MISC0::OSC_I::RW"],[17855,"imxrt_ral::ccm_analog::MISC0::OSC_XTALOK"],[17860,"imxrt_ral::ccm_analog::MISC0::OSC_XTALOK_EN"],[17865,"imxrt_ral::ccm_analog::MISC0::REFTOP_PWD"],[17870,"imxrt_ral::ccm_analog::MISC0::REFTOP_SELFBIASOFF"],[17875,"imxrt_ral::ccm_analog::MISC0::REFTOP_SELFBIASOFF::RW"],[17877,"imxrt_ral::ccm_analog::MISC0::REFTOP_VBGADJ"],[17882,"imxrt_ral::ccm_analog::MISC0::REFTOP_VBGADJ::RW"],[17890,"imxrt_ral::ccm_analog::MISC0::REFTOP_VBGUP"],[17895,"imxrt_ral::ccm_analog::MISC0::RTC_XTAL_SOURCE"],[17900,"imxrt_ral::ccm_analog::MISC0::RTC_XTAL_SOURCE::RW"],[17902,"imxrt_ral::ccm_analog::MISC0::STOP_MODE_CONFIG"],[17907,"imxrt_ral::ccm_analog::MISC0::STOP_MODE_CONFIG::RW"],[17911,"imxrt_ral::ccm_analog::MISC0::XTAL_24M_PWD"],[17916,"imxrt_ral::ccm_analog::MISC0_CLR"],[17929,"imxrt_ral::ccm_analog::MISC0_CLR::CLKGATE_CTRL"],[17934,"imxrt_ral::ccm_analog::MISC0_CLR::CLKGATE_CTRL::RW"],[17936,"imxrt_ral::ccm_analog::MISC0_CLR::CLKGATE_DELAY"],[17941,"imxrt_ral::ccm_analog::MISC0_CLR::CLKGATE_DELAY::RW"],[17949,"imxrt_ral::ccm_analog::MISC0_CLR::DISCON_HIGH_SNVS"],[17954,"imxrt_ral::ccm_analog::MISC0_CLR::DISCON_HIGH_SNVS::RW"],[17956,"imxrt_ral::ccm_analog::MISC0_CLR::OSC_I"],[17961,"imxrt_ral::ccm_analog::MISC0_CLR::OSC_I::RW"],[17965,"imxrt_ral::ccm_analog::MISC0_CLR::OSC_XTALOK"],[17970,"imxrt_ral::ccm_analog::MISC0_CLR::OSC_XTALOK_EN"],[17975,"imxrt_ral::ccm_analog::MISC0_CLR::REFTOP_PWD"],[17980,"imxrt_ral::ccm_analog::MISC0_CLR::REFTOP_SELFBIASOFF"],[17985,"imxrt_ral::ccm_analog::MISC0_CLR::REFTOP_SELFBIASOFF::RW"],[17987,"imxrt_ral::ccm_analog::MISC0_CLR::REFTOP_VBGADJ"],[17992,"imxrt_ral::ccm_analog::MISC0_CLR::REFTOP_VBGADJ::RW"],[18000,"imxrt_ral::ccm_analog::MISC0_CLR::REFTOP_VBGUP"],[18005,"imxrt_ral::ccm_analog::MISC0_CLR::RTC_XTAL_SOURCE"],[18010,"imxrt_ral::ccm_analog::MISC0_CLR::RTC_XTAL_SOURCE::RW"],[18012,"imxrt_ral::ccm_analog::MISC0_CLR::STOP_MODE_CONFIG"],[18017,"imxrt_ral::ccm_analog::MISC0_CLR::STOP_MODE_CONFIG::RW"],[18021,"imxrt_ral::ccm_analog::MISC0_CLR::XTAL_24M_PWD"],[18026,"imxrt_ral::ccm_analog::MISC0_SET"],[18039,"imxrt_ral::ccm_analog::MISC0_SET::CLKGATE_CTRL"],[18044,"imxrt_ral::ccm_analog::MISC0_SET::CLKGATE_CTRL::RW"],[18046,"imxrt_ral::ccm_analog::MISC0_SET::CLKGATE_DELAY"],[18051,"imxrt_ral::ccm_analog::MISC0_SET::CLKGATE_DELAY::RW"],[18059,"imxrt_ral::ccm_analog::MISC0_SET::DISCON_HIGH_SNVS"],[18064,"imxrt_ral::ccm_analog::MISC0_SET::DISCON_HIGH_SNVS::RW"],[18066,"imxrt_ral::ccm_analog::MISC0_SET::OSC_I"],[18071,"imxrt_ral::ccm_analog::MISC0_SET::OSC_I::RW"],[18075,"imxrt_ral::ccm_analog::MISC0_SET::OSC_XTALOK"],[18080,"imxrt_ral::ccm_analog::MISC0_SET::OSC_XTALOK_EN"],[18085,"imxrt_ral::ccm_analog::MISC0_SET::REFTOP_PWD"],[18090,"imxrt_ral::ccm_analog::MISC0_SET::REFTOP_SELFBIASOFF"],[18095,"imxrt_ral::ccm_analog::MISC0_SET::REFTOP_SELFBIASOFF::RW"],[18097,"imxrt_ral::ccm_analog::MISC0_SET::REFTOP_VBGADJ"],[18102,"imxrt_ral::ccm_analog::MISC0_SET::REFTOP_VBGADJ::RW"],[18110,"imxrt_ral::ccm_analog::MISC0_SET::REFTOP_VBGUP"],[18115,"imxrt_ral::ccm_analog::MISC0_SET::RTC_XTAL_SOURCE"],[18120,"imxrt_ral::ccm_analog::MISC0_SET::RTC_XTAL_SOURCE::RW"],[18122,"imxrt_ral::ccm_analog::MISC0_SET::STOP_MODE_CONFIG"],[18127,"imxrt_ral::ccm_analog::MISC0_SET::STOP_MODE_CONFIG::RW"],[18131,"imxrt_ral::ccm_analog::MISC0_SET::XTAL_24M_PWD"],[18136,"imxrt_ral::ccm_analog::MISC0_TOG"],[18149,"imxrt_ral::ccm_analog::MISC0_TOG::CLKGATE_CTRL"],[18154,"imxrt_ral::ccm_analog::MISC0_TOG::CLKGATE_CTRL::RW"],[18156,"imxrt_ral::ccm_analog::MISC0_TOG::CLKGATE_DELAY"],[18161,"imxrt_ral::ccm_analog::MISC0_TOG::CLKGATE_DELAY::RW"],[18169,"imxrt_ral::ccm_analog::MISC0_TOG::DISCON_HIGH_SNVS"],[18174,"imxrt_ral::ccm_analog::MISC0_TOG::DISCON_HIGH_SNVS::RW"],[18176,"imxrt_ral::ccm_analog::MISC0_TOG::OSC_I"],[18181,"imxrt_ral::ccm_analog::MISC0_TOG::OSC_I::RW"],[18185,"imxrt_ral::ccm_analog::MISC0_TOG::OSC_XTALOK"],[18190,"imxrt_ral::ccm_analog::MISC0_TOG::OSC_XTALOK_EN"],[18195,"imxrt_ral::ccm_analog::MISC0_TOG::REFTOP_PWD"],[18200,"imxrt_ral::ccm_analog::MISC0_TOG::REFTOP_SELFBIASOFF"],[18205,"imxrt_ral::ccm_analog::MISC0_TOG::REFTOP_SELFBIASOFF::RW"],[18207,"imxrt_ral::ccm_analog::MISC0_TOG::REFTOP_VBGADJ"],[18212,"imxrt_ral::ccm_analog::MISC0_TOG::REFTOP_VBGADJ::RW"],[18220,"imxrt_ral::ccm_analog::MISC0_TOG::REFTOP_VBGUP"],[18225,"imxrt_ral::ccm_analog::MISC0_TOG::RTC_XTAL_SOURCE"],[18230,"imxrt_ral::ccm_analog::MISC0_TOG::RTC_XTAL_SOURCE::RW"],[18232,"imxrt_ral::ccm_analog::MISC0_TOG::STOP_MODE_CONFIG"],[18237,"imxrt_ral::ccm_analog::MISC0_TOG::STOP_MODE_CONFIG::RW"],[18241,"imxrt_ral::ccm_analog::MISC0_TOG::XTAL_24M_PWD"],[18246,"imxrt_ral::ccm_analog::MISC1"],[18256,"imxrt_ral::ccm_analog::MISC1::IRQ_ANA_BO"],[18261,"imxrt_ral::ccm_analog::MISC1::IRQ_DIG_BO"],[18266,"imxrt_ral::ccm_analog::MISC1::IRQ_TEMPHIGH"],[18271,"imxrt_ral::ccm_analog::MISC1::IRQ_TEMPLOW"],[18276,"imxrt_ral::ccm_analog::MISC1::IRQ_TEMPPANIC"],[18281,"imxrt_ral::ccm_analog::MISC1::LVDS1_CLK_SEL"],[18286,"imxrt_ral::ccm_analog::MISC1::LVDS1_CLK_SEL::RW"],[18302,"imxrt_ral::ccm_analog::MISC1::LVDSCLK1_IBEN"],[18307,"imxrt_ral::ccm_analog::MISC1::LVDSCLK1_OBEN"],[18312,"imxrt_ral::ccm_analog::MISC1::PFD_480_AUTOGATE_EN"],[18317,"imxrt_ral::ccm_analog::MISC1::PFD_528_AUTOGATE_EN"],[18322,"imxrt_ral::ccm_analog::MISC1_CLR"],[18332,"imxrt_ral::ccm_analog::MISC1_CLR::IRQ_ANA_BO"],[18337,"imxrt_ral::ccm_analog::MISC1_CLR::IRQ_DIG_BO"],[18342,"imxrt_ral::ccm_analog::MISC1_CLR::IRQ_TEMPHIGH"],[18347,"imxrt_ral::ccm_analog::MISC1_CLR::IRQ_TEMPLOW"],[18352,"imxrt_ral::ccm_analog::MISC1_CLR::IRQ_TEMPPANIC"],[18357,"imxrt_ral::ccm_analog::MISC1_CLR::LVDS1_CLK_SEL"],[18362,"imxrt_ral::ccm_analog::MISC1_CLR::LVDS1_CLK_SEL::RW"],[18378,"imxrt_ral::ccm_analog::MISC1_CLR::LVDSCLK1_IBEN"],[18383,"imxrt_ral::ccm_analog::MISC1_CLR::LVDSCLK1_OBEN"],[18388,"imxrt_ral::ccm_analog::MISC1_CLR::PFD_480_AUTOGATE_EN"],[18393,"imxrt_ral::ccm_analog::MISC1_CLR::PFD_528_AUTOGATE_EN"],[18398,"imxrt_ral::ccm_analog::MISC1_SET"],[18408,"imxrt_ral::ccm_analog::MISC1_SET::IRQ_ANA_BO"],[18413,"imxrt_ral::ccm_analog::MISC1_SET::IRQ_DIG_BO"],[18418,"imxrt_ral::ccm_analog::MISC1_SET::IRQ_TEMPHIGH"],[18423,"imxrt_ral::ccm_analog::MISC1_SET::IRQ_TEMPLOW"],[18428,"imxrt_ral::ccm_analog::MISC1_SET::IRQ_TEMPPANIC"],[18433,"imxrt_ral::ccm_analog::MISC1_SET::LVDS1_CLK_SEL"],[18438,"imxrt_ral::ccm_analog::MISC1_SET::LVDS1_CLK_SEL::RW"],[18454,"imxrt_ral::ccm_analog::MISC1_SET::LVDSCLK1_IBEN"],[18459,"imxrt_ral::ccm_analog::MISC1_SET::LVDSCLK1_OBEN"],[18464,"imxrt_ral::ccm_analog::MISC1_SET::PFD_480_AUTOGATE_EN"],[18469,"imxrt_ral::ccm_analog::MISC1_SET::PFD_528_AUTOGATE_EN"],[18474,"imxrt_ral::ccm_analog::MISC1_TOG"],[18484,"imxrt_ral::ccm_analog::MISC1_TOG::IRQ_ANA_BO"],[18489,"imxrt_ral::ccm_analog::MISC1_TOG::IRQ_DIG_BO"],[18494,"imxrt_ral::ccm_analog::MISC1_TOG::IRQ_TEMPHIGH"],[18499,"imxrt_ral::ccm_analog::MISC1_TOG::IRQ_TEMPLOW"],[18504,"imxrt_ral::ccm_analog::MISC1_TOG::IRQ_TEMPPANIC"],[18509,"imxrt_ral::ccm_analog::MISC1_TOG::LVDS1_CLK_SEL"],[18514,"imxrt_ral::ccm_analog::MISC1_TOG::LVDS1_CLK_SEL::RW"],[18530,"imxrt_ral::ccm_analog::MISC1_TOG::LVDSCLK1_IBEN"],[18535,"imxrt_ral::ccm_analog::MISC1_TOG::LVDSCLK1_OBEN"],[18540,"imxrt_ral::ccm_analog::MISC1_TOG::PFD_480_AUTOGATE_EN"],[18545,"imxrt_ral::ccm_analog::MISC1_TOG::PFD_528_AUTOGATE_EN"],[18550,"imxrt_ral::ccm_analog::MISC2"],[18569,"imxrt_ral::ccm_analog::MISC2::AUDIO_DIV_LSB"],[18574,"imxrt_ral::ccm_analog::MISC2::AUDIO_DIV_LSB::RW"],[18576,"imxrt_ral::ccm_analog::MISC2::AUDIO_DIV_MSB"],[18581,"imxrt_ral::ccm_analog::MISC2::AUDIO_DIV_MSB::RW"],[18583,"imxrt_ral::ccm_analog::MISC2::PLL3_DISABLE"],[18588,"imxrt_ral::ccm_analog::MISC2::PLL3_DISABLE::RW"],[18590,"imxrt_ral::ccm_analog::MISC2::REG0_BO_OFFSET"],[18595,"imxrt_ral::ccm_analog::MISC2::REG0_BO_OFFSET::RW"],[18597,"imxrt_ral::ccm_analog::MISC2::REG0_BO_STATUS"],[18602,"imxrt_ral::ccm_analog::MISC2::REG0_BO_STATUS::RW"],[18603,"imxrt_ral::ccm_analog::MISC2::REG0_ENABLE_BO"],[18608,"imxrt_ral::ccm_analog::MISC2::REG0_OK"],[18613,"imxrt_ral::ccm_analog::MISC2::REG0_STEP_TIME"],[18618,"imxrt_ral::ccm_analog::MISC2::REG0_STEP_TIME::RW"],[18622,"imxrt_ral::ccm_analog::MISC2::REG1_BO_OFFSET"],[18627,"imxrt_ral::ccm_analog::MISC2::REG1_BO_OFFSET::RW"],[18629,"imxrt_ral::ccm_analog::MISC2::REG1_BO_STATUS"],[18634,"imxrt_ral::ccm_analog::MISC2::REG1_BO_STATUS::RW"],[18635,"imxrt_ral::ccm_analog::MISC2::REG1_ENABLE_BO"],[18640,"imxrt_ral::ccm_analog::MISC2::REG1_OK"],[18645,"imxrt_ral::ccm_analog::MISC2::REG1_STEP_TIME"],[18650,"imxrt_ral::ccm_analog::MISC2::REG1_STEP_TIME::RW"],[18654,"imxrt_ral::ccm_analog::MISC2::REG2_BO_OFFSET"],[18659,"imxrt_ral::ccm_analog::MISC2::REG2_BO_OFFSET::RW"],[18661,"imxrt_ral::ccm_analog::MISC2::REG2_BO_STATUS"],[18666,"imxrt_ral::ccm_analog::MISC2::REG2_ENABLE_BO"],[18671,"imxrt_ral::ccm_analog::MISC2::REG2_OK"],[18676,"imxrt_ral::ccm_analog::MISC2::REG2_STEP_TIME"],[18681,"imxrt_ral::ccm_analog::MISC2::REG2_STEP_TIME::RW"],[18685,"imxrt_ral::ccm_analog::MISC2::VIDEO_DIV"],[18690,"imxrt_ral::ccm_analog::MISC2::VIDEO_DIV::RW"],[18694,"imxrt_ral::ccm_analog::MISC2_CLR"],[18713,"imxrt_ral::ccm_analog::MISC2_CLR::AUDIO_DIV_LSB"],[18718,"imxrt_ral::ccm_analog::MISC2_CLR::AUDIO_DIV_LSB::RW"],[18720,"imxrt_ral::ccm_analog::MISC2_CLR::AUDIO_DIV_MSB"],[18725,"imxrt_ral::ccm_analog::MISC2_CLR::AUDIO_DIV_MSB::RW"],[18727,"imxrt_ral::ccm_analog::MISC2_CLR::PLL3_DISABLE"],[18732,"imxrt_ral::ccm_analog::MISC2_CLR::PLL3_DISABLE::RW"],[18734,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_BO_OFFSET"],[18739,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_BO_OFFSET::RW"],[18741,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_BO_STATUS"],[18746,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_BO_STATUS::RW"],[18747,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_ENABLE_BO"],[18752,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_OK"],[18757,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_STEP_TIME"],[18762,"imxrt_ral::ccm_analog::MISC2_CLR::REG0_STEP_TIME::RW"],[18766,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_BO_OFFSET"],[18771,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_BO_OFFSET::RW"],[18773,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_BO_STATUS"],[18778,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_BO_STATUS::RW"],[18779,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_ENABLE_BO"],[18784,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_OK"],[18789,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_STEP_TIME"],[18794,"imxrt_ral::ccm_analog::MISC2_CLR::REG1_STEP_TIME::RW"],[18798,"imxrt_ral::ccm_analog::MISC2_CLR::REG2_BO_OFFSET"],[18803,"imxrt_ral::ccm_analog::MISC2_CLR::REG2_BO_OFFSET::RW"],[18805,"imxrt_ral::ccm_analog::MISC2_CLR::REG2_BO_STATUS"],[18810,"imxrt_ral::ccm_analog::MISC2_CLR::REG2_ENABLE_BO"],[18815,"imxrt_ral::ccm_analog::MISC2_CLR::REG2_OK"],[18820,"imxrt_ral::ccm_analog::MISC2_CLR::REG2_STEP_TIME"],[18825,"imxrt_ral::ccm_analog::MISC2_CLR::REG2_STEP_TIME::RW"],[18829,"imxrt_ral::ccm_analog::MISC2_CLR::VIDEO_DIV"],[18834,"imxrt_ral::ccm_analog::MISC2_CLR::VIDEO_DIV::RW"],[18838,"imxrt_ral::ccm_analog::MISC2_SET"],[18857,"imxrt_ral::ccm_analog::MISC2_SET::AUDIO_DIV_LSB"],[18862,"imxrt_ral::ccm_analog::MISC2_SET::AUDIO_DIV_LSB::RW"],[18864,"imxrt_ral::ccm_analog::MISC2_SET::AUDIO_DIV_MSB"],[18869,"imxrt_ral::ccm_analog::MISC2_SET::AUDIO_DIV_MSB::RW"],[18871,"imxrt_ral::ccm_analog::MISC2_SET::PLL3_DISABLE"],[18876,"imxrt_ral::ccm_analog::MISC2_SET::PLL3_DISABLE::RW"],[18878,"imxrt_ral::ccm_analog::MISC2_SET::REG0_BO_OFFSET"],[18883,"imxrt_ral::ccm_analog::MISC2_SET::REG0_BO_OFFSET::RW"],[18885,"imxrt_ral::ccm_analog::MISC2_SET::REG0_BO_STATUS"],[18890,"imxrt_ral::ccm_analog::MISC2_SET::REG0_BO_STATUS::RW"],[18891,"imxrt_ral::ccm_analog::MISC2_SET::REG0_ENABLE_BO"],[18896,"imxrt_ral::ccm_analog::MISC2_SET::REG0_OK"],[18901,"imxrt_ral::ccm_analog::MISC2_SET::REG0_STEP_TIME"],[18906,"imxrt_ral::ccm_analog::MISC2_SET::REG0_STEP_TIME::RW"],[18910,"imxrt_ral::ccm_analog::MISC2_SET::REG1_BO_OFFSET"],[18915,"imxrt_ral::ccm_analog::MISC2_SET::REG1_BO_OFFSET::RW"],[18917,"imxrt_ral::ccm_analog::MISC2_SET::REG1_BO_STATUS"],[18922,"imxrt_ral::ccm_analog::MISC2_SET::REG1_BO_STATUS::RW"],[18923,"imxrt_ral::ccm_analog::MISC2_SET::REG1_ENABLE_BO"],[18928,"imxrt_ral::ccm_analog::MISC2_SET::REG1_OK"],[18933,"imxrt_ral::ccm_analog::MISC2_SET::REG1_STEP_TIME"],[18938,"imxrt_ral::ccm_analog::MISC2_SET::REG1_STEP_TIME::RW"],[18942,"imxrt_ral::ccm_analog::MISC2_SET::REG2_BO_OFFSET"],[18947,"imxrt_ral::ccm_analog::MISC2_SET::REG2_BO_OFFSET::RW"],[18949,"imxrt_ral::ccm_analog::MISC2_SET::REG2_BO_STATUS"],[18954,"imxrt_ral::ccm_analog::MISC2_SET::REG2_ENABLE_BO"],[18959,"imxrt_ral::ccm_analog::MISC2_SET::REG2_OK"],[18964,"imxrt_ral::ccm_analog::MISC2_SET::REG2_STEP_TIME"],[18969,"imxrt_ral::ccm_analog::MISC2_SET::REG2_STEP_TIME::RW"],[18973,"imxrt_ral::ccm_analog::MISC2_SET::VIDEO_DIV"],[18978,"imxrt_ral::ccm_analog::MISC2_SET::VIDEO_DIV::RW"],[18982,"imxrt_ral::ccm_analog::MISC2_TOG"],[19001,"imxrt_ral::ccm_analog::MISC2_TOG::AUDIO_DIV_LSB"],[19006,"imxrt_ral::ccm_analog::MISC2_TOG::AUDIO_DIV_LSB::RW"],[19008,"imxrt_ral::ccm_analog::MISC2_TOG::AUDIO_DIV_MSB"],[19013,"imxrt_ral::ccm_analog::MISC2_TOG::AUDIO_DIV_MSB::RW"],[19015,"imxrt_ral::ccm_analog::MISC2_TOG::PLL3_DISABLE"],[19020,"imxrt_ral::ccm_analog::MISC2_TOG::PLL3_DISABLE::RW"],[19022,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_BO_OFFSET"],[19027,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_BO_OFFSET::RW"],[19029,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_BO_STATUS"],[19034,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_BO_STATUS::RW"],[19035,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_ENABLE_BO"],[19040,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_OK"],[19045,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_STEP_TIME"],[19050,"imxrt_ral::ccm_analog::MISC2_TOG::REG0_STEP_TIME::RW"],[19054,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_BO_OFFSET"],[19059,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_BO_OFFSET::RW"],[19061,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_BO_STATUS"],[19066,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_BO_STATUS::RW"],[19067,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_ENABLE_BO"],[19072,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_OK"],[19077,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_STEP_TIME"],[19082,"imxrt_ral::ccm_analog::MISC2_TOG::REG1_STEP_TIME::RW"],[19086,"imxrt_ral::ccm_analog::MISC2_TOG::REG2_BO_OFFSET"],[19091,"imxrt_ral::ccm_analog::MISC2_TOG::REG2_BO_OFFSET::RW"],[19093,"imxrt_ral::ccm_analog::MISC2_TOG::REG2_BO_STATUS"],[19098,"imxrt_ral::ccm_analog::MISC2_TOG::REG2_ENABLE_BO"],[19103,"imxrt_ral::ccm_analog::MISC2_TOG::REG2_OK"],[19108,"imxrt_ral::ccm_analog::MISC2_TOG::REG2_STEP_TIME"],[19113,"imxrt_ral::ccm_analog::MISC2_TOG::REG2_STEP_TIME::RW"],[19117,"imxrt_ral::ccm_analog::MISC2_TOG::VIDEO_DIV"],[19122,"imxrt_ral::ccm_analog::MISC2_TOG::VIDEO_DIV::RW"],[19126,"imxrt_ral::ccm_analog::PFD_480"],[19138,"imxrt_ral::ccm_analog::PFD_480::PFD0_CLKGATE"],[19143,"imxrt_ral::ccm_analog::PFD_480::PFD0_FRAC"],[19148,"imxrt_ral::ccm_analog::PFD_480::PFD0_STABLE"],[19153,"imxrt_ral::ccm_analog::PFD_480::PFD1_CLKGATE"],[19158,"imxrt_ral::ccm_analog::PFD_480::PFD1_FRAC"],[19163,"imxrt_ral::ccm_analog::PFD_480::PFD1_STABLE"],[19168,"imxrt_ral::ccm_analog::PFD_480::PFD2_CLKGATE"],[19173,"imxrt_ral::ccm_analog::PFD_480::PFD2_FRAC"],[19178,"imxrt_ral::ccm_analog::PFD_480::PFD2_STABLE"],[19183,"imxrt_ral::ccm_analog::PFD_480::PFD3_CLKGATE"],[19188,"imxrt_ral::ccm_analog::PFD_480::PFD3_FRAC"],[19193,"imxrt_ral::ccm_analog::PFD_480::PFD3_STABLE"],[19198,"imxrt_ral::ccm_analog::PFD_480_CLR"],[19210,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD0_CLKGATE"],[19215,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD0_FRAC"],[19220,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD0_STABLE"],[19225,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD1_CLKGATE"],[19230,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD1_FRAC"],[19235,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD1_STABLE"],[19240,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD2_CLKGATE"],[19245,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD2_FRAC"],[19250,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD2_STABLE"],[19255,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD3_CLKGATE"],[19260,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD3_FRAC"],[19265,"imxrt_ral::ccm_analog::PFD_480_CLR::PFD3_STABLE"],[19270,"imxrt_ral::ccm_analog::PFD_480_SET"],[19282,"imxrt_ral::ccm_analog::PFD_480_SET::PFD0_CLKGATE"],[19287,"imxrt_ral::ccm_analog::PFD_480_SET::PFD0_FRAC"],[19292,"imxrt_ral::ccm_analog::PFD_480_SET::PFD0_STABLE"],[19297,"imxrt_ral::ccm_analog::PFD_480_SET::PFD1_CLKGATE"],[19302,"imxrt_ral::ccm_analog::PFD_480_SET::PFD1_FRAC"],[19307,"imxrt_ral::ccm_analog::PFD_480_SET::PFD1_STABLE"],[19312,"imxrt_ral::ccm_analog::PFD_480_SET::PFD2_CLKGATE"],[19317,"imxrt_ral::ccm_analog::PFD_480_SET::PFD2_FRAC"],[19322,"imxrt_ral::ccm_analog::PFD_480_SET::PFD2_STABLE"],[19327,"imxrt_ral::ccm_analog::PFD_480_SET::PFD3_CLKGATE"],[19332,"imxrt_ral::ccm_analog::PFD_480_SET::PFD3_FRAC"],[19337,"imxrt_ral::ccm_analog::PFD_480_SET::PFD3_STABLE"],[19342,"imxrt_ral::ccm_analog::PFD_480_TOG"],[19354,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD0_CLKGATE"],[19359,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD0_FRAC"],[19364,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD0_STABLE"],[19369,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD1_CLKGATE"],[19374,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD1_FRAC"],[19379,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD1_STABLE"],[19384,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD2_CLKGATE"],[19389,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD2_FRAC"],[19394,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD2_STABLE"],[19399,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD3_CLKGATE"],[19404,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD3_FRAC"],[19409,"imxrt_ral::ccm_analog::PFD_480_TOG::PFD3_STABLE"],[19414,"imxrt_ral::ccm_analog::PFD_528"],[19426,"imxrt_ral::ccm_analog::PFD_528::PFD0_CLKGATE"],[19431,"imxrt_ral::ccm_analog::PFD_528::PFD0_FRAC"],[19436,"imxrt_ral::ccm_analog::PFD_528::PFD0_STABLE"],[19441,"imxrt_ral::ccm_analog::PFD_528::PFD1_CLKGATE"],[19446,"imxrt_ral::ccm_analog::PFD_528::PFD1_FRAC"],[19451,"imxrt_ral::ccm_analog::PFD_528::PFD1_STABLE"],[19456,"imxrt_ral::ccm_analog::PFD_528::PFD2_CLKGATE"],[19461,"imxrt_ral::ccm_analog::PFD_528::PFD2_FRAC"],[19466,"imxrt_ral::ccm_analog::PFD_528::PFD2_STABLE"],[19471,"imxrt_ral::ccm_analog::PFD_528::PFD3_CLKGATE"],[19476,"imxrt_ral::ccm_analog::PFD_528::PFD3_FRAC"],[19481,"imxrt_ral::ccm_analog::PFD_528::PFD3_STABLE"],[19486,"imxrt_ral::ccm_analog::PFD_528_CLR"],[19498,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD0_CLKGATE"],[19503,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD0_FRAC"],[19508,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD0_STABLE"],[19513,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD1_CLKGATE"],[19518,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD1_FRAC"],[19523,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD1_STABLE"],[19528,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD2_CLKGATE"],[19533,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD2_FRAC"],[19538,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD2_STABLE"],[19543,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD3_CLKGATE"],[19548,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD3_FRAC"],[19553,"imxrt_ral::ccm_analog::PFD_528_CLR::PFD3_STABLE"],[19558,"imxrt_ral::ccm_analog::PFD_528_SET"],[19570,"imxrt_ral::ccm_analog::PFD_528_SET::PFD0_CLKGATE"],[19575,"imxrt_ral::ccm_analog::PFD_528_SET::PFD0_FRAC"],[19580,"imxrt_ral::ccm_analog::PFD_528_SET::PFD0_STABLE"],[19585,"imxrt_ral::ccm_analog::PFD_528_SET::PFD1_CLKGATE"],[19590,"imxrt_ral::ccm_analog::PFD_528_SET::PFD1_FRAC"],[19595,"imxrt_ral::ccm_analog::PFD_528_SET::PFD1_STABLE"],[19600,"imxrt_ral::ccm_analog::PFD_528_SET::PFD2_CLKGATE"],[19605,"imxrt_ral::ccm_analog::PFD_528_SET::PFD2_FRAC"],[19610,"imxrt_ral::ccm_analog::PFD_528_SET::PFD2_STABLE"],[19615,"imxrt_ral::ccm_analog::PFD_528_SET::PFD3_CLKGATE"],[19620,"imxrt_ral::ccm_analog::PFD_528_SET::PFD3_FRAC"],[19625,"imxrt_ral::ccm_analog::PFD_528_SET::PFD3_STABLE"],[19630,"imxrt_ral::ccm_analog::PFD_528_TOG"],[19642,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD0_CLKGATE"],[19647,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD0_FRAC"],[19652,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD0_STABLE"],[19657,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD1_CLKGATE"],[19662,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD1_FRAC"],[19667,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD1_STABLE"],[19672,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD2_CLKGATE"],[19677,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD2_FRAC"],[19682,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD2_STABLE"],[19687,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD3_CLKGATE"],[19692,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD3_FRAC"],[19697,"imxrt_ral::ccm_analog::PFD_528_TOG::PFD3_STABLE"],[19702,"imxrt_ral::ccm_analog::PLL_ARM"],[19708,"imxrt_ral::ccm_analog::PLL_ARM::BYPASS"],[19713,"imxrt_ral::ccm_analog::PLL_ARM::BYPASS_CLK_SRC"],[19718,"imxrt_ral::ccm_analog::PLL_ARM::BYPASS_CLK_SRC::RW"],[19720,"imxrt_ral::ccm_analog::PLL_ARM::DIV_SELECT"],[19725,"imxrt_ral::ccm_analog::PLL_ARM::ENABLE"],[19730,"imxrt_ral::ccm_analog::PLL_ARM::LOCK"],[19735,"imxrt_ral::ccm_analog::PLL_ARM::POWERDOWN"],[19740,"imxrt_ral::ccm_analog::PLL_ARM_CLR"],[19746,"imxrt_ral::ccm_analog::PLL_ARM_CLR::BYPASS"],[19751,"imxrt_ral::ccm_analog::PLL_ARM_CLR::BYPASS_CLK_SRC"],[19756,"imxrt_ral::ccm_analog::PLL_ARM_CLR::BYPASS_CLK_SRC::RW"],[19758,"imxrt_ral::ccm_analog::PLL_ARM_CLR::DIV_SELECT"],[19763,"imxrt_ral::ccm_analog::PLL_ARM_CLR::ENABLE"],[19768,"imxrt_ral::ccm_analog::PLL_ARM_CLR::LOCK"],[19773,"imxrt_ral::ccm_analog::PLL_ARM_CLR::POWERDOWN"],[19778,"imxrt_ral::ccm_analog::PLL_ARM_SET"],[19784,"imxrt_ral::ccm_analog::PLL_ARM_SET::BYPASS"],[19789,"imxrt_ral::ccm_analog::PLL_ARM_SET::BYPASS_CLK_SRC"],[19794,"imxrt_ral::ccm_analog::PLL_ARM_SET::BYPASS_CLK_SRC::RW"],[19796,"imxrt_ral::ccm_analog::PLL_ARM_SET::DIV_SELECT"],[19801,"imxrt_ral::ccm_analog::PLL_ARM_SET::ENABLE"],[19806,"imxrt_ral::ccm_analog::PLL_ARM_SET::LOCK"],[19811,"imxrt_ral::ccm_analog::PLL_ARM_SET::POWERDOWN"],[19816,"imxrt_ral::ccm_analog::PLL_ARM_TOG"],[19822,"imxrt_ral::ccm_analog::PLL_ARM_TOG::BYPASS"],[19827,"imxrt_ral::ccm_analog::PLL_ARM_TOG::BYPASS_CLK_SRC"],[19832,"imxrt_ral::ccm_analog::PLL_ARM_TOG::BYPASS_CLK_SRC::RW"],[19834,"imxrt_ral::ccm_analog::PLL_ARM_TOG::DIV_SELECT"],[19839,"imxrt_ral::ccm_analog::PLL_ARM_TOG::ENABLE"],[19844,"imxrt_ral::ccm_analog::PLL_ARM_TOG::LOCK"],[19849,"imxrt_ral::ccm_analog::PLL_ARM_TOG::POWERDOWN"],[19854,"imxrt_ral::ccm_analog::PLL_AUDIO"],[19861,"imxrt_ral::ccm_analog::PLL_AUDIO::BYPASS"],[19866,"imxrt_ral::ccm_analog::PLL_AUDIO::BYPASS_CLK_SRC"],[19871,"imxrt_ral::ccm_analog::PLL_AUDIO::BYPASS_CLK_SRC::RW"],[19873,"imxrt_ral::ccm_analog::PLL_AUDIO::DIV_SELECT"],[19878,"imxrt_ral::ccm_analog::PLL_AUDIO::ENABLE"],[19883,"imxrt_ral::ccm_analog::PLL_AUDIO::LOCK"],[19888,"imxrt_ral::ccm_analog::PLL_AUDIO::POST_DIV_SELECT"],[19893,"imxrt_ral::ccm_analog::PLL_AUDIO::POST_DIV_SELECT::RW"],[19896,"imxrt_ral::ccm_analog::PLL_AUDIO::POWERDOWN"],[19901,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR"],[19908,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::BYPASS"],[19913,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::BYPASS_CLK_SRC"],[19918,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::BYPASS_CLK_SRC::RW"],[19920,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::DIV_SELECT"],[19925,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::ENABLE"],[19930,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::LOCK"],[19935,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::POST_DIV_SELECT"],[19940,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::POST_DIV_SELECT::RW"],[19943,"imxrt_ral::ccm_analog::PLL_AUDIO_CLR::POWERDOWN"],[19948,"imxrt_ral::ccm_analog::PLL_AUDIO_DENOM"],[19949,"imxrt_ral::ccm_analog::PLL_AUDIO_DENOM::B"],[19954,"imxrt_ral::ccm_analog::PLL_AUDIO_NUM"],[19955,"imxrt_ral::ccm_analog::PLL_AUDIO_NUM::A"],[19960,"imxrt_ral::ccm_analog::PLL_AUDIO_SET"],[19967,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::BYPASS"],[19972,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::BYPASS_CLK_SRC"],[19977,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::BYPASS_CLK_SRC::RW"],[19979,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::DIV_SELECT"],[19984,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::ENABLE"],[19989,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::LOCK"],[19994,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::POST_DIV_SELECT"],[19999,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::POST_DIV_SELECT::RW"],[20002,"imxrt_ral::ccm_analog::PLL_AUDIO_SET::POWERDOWN"],[20007,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG"],[20014,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::BYPASS"],[20019,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::BYPASS_CLK_SRC"],[20024,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::BYPASS_CLK_SRC::RW"],[20026,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::DIV_SELECT"],[20031,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::ENABLE"],[20036,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::LOCK"],[20041,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::POST_DIV_SELECT"],[20046,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::POST_DIV_SELECT::RW"],[20049,"imxrt_ral::ccm_analog::PLL_AUDIO_TOG::POWERDOWN"],[20054,"imxrt_ral::ccm_analog::PLL_ENET"],[20063,"imxrt_ral::ccm_analog::PLL_ENET::BYPASS"],[20068,"imxrt_ral::ccm_analog::PLL_ENET::BYPASS_CLK_SRC"],[20073,"imxrt_ral::ccm_analog::PLL_ENET::BYPASS_CLK_SRC::RW"],[20075,"imxrt_ral::ccm_analog::PLL_ENET::DIV_SELECT"],[20080,"imxrt_ral::ccm_analog::PLL_ENET::ENABLE"],[20085,"imxrt_ral::ccm_analog::PLL_ENET::ENET2_DIV_SELECT"],[20090,"imxrt_ral::ccm_analog::PLL_ENET::ENET2_DIV_SELECT::RW"],[20094,"imxrt_ral::ccm_analog::PLL_ENET::ENET2_REF_EN"],[20099,"imxrt_ral::ccm_analog::PLL_ENET::ENET_25M_REF_EN"],[20104,"imxrt_ral::ccm_analog::PLL_ENET::LOCK"],[20109,"imxrt_ral::ccm_analog::PLL_ENET::POWERDOWN"],[20114,"imxrt_ral::ccm_analog::PLL_ENET_CLR"],[20123,"imxrt_ral::ccm_analog::PLL_ENET_CLR::BYPASS"],[20128,"imxrt_ral::ccm_analog::PLL_ENET_CLR::BYPASS_CLK_SRC"],[20133,"imxrt_ral::ccm_analog::PLL_ENET_CLR::BYPASS_CLK_SRC::RW"],[20135,"imxrt_ral::ccm_analog::PLL_ENET_CLR::DIV_SELECT"],[20140,"imxrt_ral::ccm_analog::PLL_ENET_CLR::ENABLE"],[20145,"imxrt_ral::ccm_analog::PLL_ENET_CLR::ENET2_DIV_SELECT"],[20150,"imxrt_ral::ccm_analog::PLL_ENET_CLR::ENET2_DIV_SELECT::RW"],[20154,"imxrt_ral::ccm_analog::PLL_ENET_CLR::ENET2_REF_EN"],[20159,"imxrt_ral::ccm_analog::PLL_ENET_CLR::ENET_25M_REF_EN"],[20164,"imxrt_ral::ccm_analog::PLL_ENET_CLR::LOCK"],[20169,"imxrt_ral::ccm_analog::PLL_ENET_CLR::POWERDOWN"],[20174,"imxrt_ral::ccm_analog::PLL_ENET_SET"],[20183,"imxrt_ral::ccm_analog::PLL_ENET_SET::BYPASS"],[20188,"imxrt_ral::ccm_analog::PLL_ENET_SET::BYPASS_CLK_SRC"],[20193,"imxrt_ral::ccm_analog::PLL_ENET_SET::BYPASS_CLK_SRC::RW"],[20195,"imxrt_ral::ccm_analog::PLL_ENET_SET::DIV_SELECT"],[20200,"imxrt_ral::ccm_analog::PLL_ENET_SET::ENABLE"],[20205,"imxrt_ral::ccm_analog::PLL_ENET_SET::ENET2_DIV_SELECT"],[20210,"imxrt_ral::ccm_analog::PLL_ENET_SET::ENET2_DIV_SELECT::RW"],[20214,"imxrt_ral::ccm_analog::PLL_ENET_SET::ENET2_REF_EN"],[20219,"imxrt_ral::ccm_analog::PLL_ENET_SET::ENET_25M_REF_EN"],[20224,"imxrt_ral::ccm_analog::PLL_ENET_SET::LOCK"],[20229,"imxrt_ral::ccm_analog::PLL_ENET_SET::POWERDOWN"],[20234,"imxrt_ral::ccm_analog::PLL_ENET_TOG"],[20243,"imxrt_ral::ccm_analog::PLL_ENET_TOG::BYPASS"],[20248,"imxrt_ral::ccm_analog::PLL_ENET_TOG::BYPASS_CLK_SRC"],[20253,"imxrt_ral::ccm_analog::PLL_ENET_TOG::BYPASS_CLK_SRC::RW"],[20255,"imxrt_ral::ccm_analog::PLL_ENET_TOG::DIV_SELECT"],[20260,"imxrt_ral::ccm_analog::PLL_ENET_TOG::ENABLE"],[20265,"imxrt_ral::ccm_analog::PLL_ENET_TOG::ENET2_DIV_SELECT"],[20270,"imxrt_ral::ccm_analog::PLL_ENET_TOG::ENET2_DIV_SELECT::RW"],[20274,"imxrt_ral::ccm_analog::PLL_ENET_TOG::ENET2_REF_EN"],[20279,"imxrt_ral::ccm_analog::PLL_ENET_TOG::ENET_25M_REF_EN"],[20284,"imxrt_ral::ccm_analog::PLL_ENET_TOG::LOCK"],[20289,"imxrt_ral::ccm_analog::PLL_ENET_TOG::POWERDOWN"],[20294,"imxrt_ral::ccm_analog::PLL_SYS"],[20300,"imxrt_ral::ccm_analog::PLL_SYS::BYPASS"],[20305,"imxrt_ral::ccm_analog::PLL_SYS::BYPASS_CLK_SRC"],[20310,"imxrt_ral::ccm_analog::PLL_SYS::BYPASS_CLK_SRC::RW"],[20312,"imxrt_ral::ccm_analog::PLL_SYS::DIV_SELECT"],[20317,"imxrt_ral::ccm_analog::PLL_SYS::ENABLE"],[20322,"imxrt_ral::ccm_analog::PLL_SYS::LOCK"],[20327,"imxrt_ral::ccm_analog::PLL_SYS::POWERDOWN"],[20332,"imxrt_ral::ccm_analog::PLL_SYS_CLR"],[20338,"imxrt_ral::ccm_analog::PLL_SYS_CLR::BYPASS"],[20343,"imxrt_ral::ccm_analog::PLL_SYS_CLR::BYPASS_CLK_SRC"],[20348,"imxrt_ral::ccm_analog::PLL_SYS_CLR::BYPASS_CLK_SRC::RW"],[20350,"imxrt_ral::ccm_analog::PLL_SYS_CLR::DIV_SELECT"],[20355,"imxrt_ral::ccm_analog::PLL_SYS_CLR::ENABLE"],[20360,"imxrt_ral::ccm_analog::PLL_SYS_CLR::LOCK"],[20365,"imxrt_ral::ccm_analog::PLL_SYS_CLR::POWERDOWN"],[20370,"imxrt_ral::ccm_analog::PLL_SYS_DENOM"],[20371,"imxrt_ral::ccm_analog::PLL_SYS_DENOM::B"],[20376,"imxrt_ral::ccm_analog::PLL_SYS_NUM"],[20377,"imxrt_ral::ccm_analog::PLL_SYS_NUM::A"],[20382,"imxrt_ral::ccm_analog::PLL_SYS_SET"],[20388,"imxrt_ral::ccm_analog::PLL_SYS_SET::BYPASS"],[20393,"imxrt_ral::ccm_analog::PLL_SYS_SET::BYPASS_CLK_SRC"],[20398,"imxrt_ral::ccm_analog::PLL_SYS_SET::BYPASS_CLK_SRC::RW"],[20400,"imxrt_ral::ccm_analog::PLL_SYS_SET::DIV_SELECT"],[20405,"imxrt_ral::ccm_analog::PLL_SYS_SET::ENABLE"],[20410,"imxrt_ral::ccm_analog::PLL_SYS_SET::LOCK"],[20415,"imxrt_ral::ccm_analog::PLL_SYS_SET::POWERDOWN"],[20420,"imxrt_ral::ccm_analog::PLL_SYS_SS"],[20423,"imxrt_ral::ccm_analog::PLL_SYS_SS::ENABLE"],[20428,"imxrt_ral::ccm_analog::PLL_SYS_SS::ENABLE::RW"],[20430,"imxrt_ral::ccm_analog::PLL_SYS_SS::STEP"],[20435,"imxrt_ral::ccm_analog::PLL_SYS_SS::STOP"],[20440,"imxrt_ral::ccm_analog::PLL_SYS_TOG"],[20446,"imxrt_ral::ccm_analog::PLL_SYS_TOG::BYPASS"],[20451,"imxrt_ral::ccm_analog::PLL_SYS_TOG::BYPASS_CLK_SRC"],[20456,"imxrt_ral::ccm_analog::PLL_SYS_TOG::BYPASS_CLK_SRC::RW"],[20458,"imxrt_ral::ccm_analog::PLL_SYS_TOG::DIV_SELECT"],[20463,"imxrt_ral::ccm_analog::PLL_SYS_TOG::ENABLE"],[20468,"imxrt_ral::ccm_analog::PLL_SYS_TOG::LOCK"],[20473,"imxrt_ral::ccm_analog::PLL_SYS_TOG::POWERDOWN"],[20478,"imxrt_ral::ccm_analog::PLL_USB1"],[20485,"imxrt_ral::ccm_analog::PLL_USB1::BYPASS"],[20490,"imxrt_ral::ccm_analog::PLL_USB1::BYPASS_CLK_SRC"],[20495,"imxrt_ral::ccm_analog::PLL_USB1::BYPASS_CLK_SRC::RW"],[20497,"imxrt_ral::ccm_analog::PLL_USB1::DIV_SELECT"],[20502,"imxrt_ral::ccm_analog::PLL_USB1::ENABLE"],[20507,"imxrt_ral::ccm_analog::PLL_USB1::EN_USB_CLKS"],[20512,"imxrt_ral::ccm_analog::PLL_USB1::EN_USB_CLKS::RW"],[20514,"imxrt_ral::ccm_analog::PLL_USB1::LOCK"],[20519,"imxrt_ral::ccm_analog::PLL_USB1::POWER"],[20524,"imxrt_ral::ccm_analog::PLL_USB1_CLR"],[20531,"imxrt_ral::ccm_analog::PLL_USB1_CLR::BYPASS"],[20536,"imxrt_ral::ccm_analog::PLL_USB1_CLR::BYPASS_CLK_SRC"],[20541,"imxrt_ral::ccm_analog::PLL_USB1_CLR::BYPASS_CLK_SRC::RW"],[20543,"imxrt_ral::ccm_analog::PLL_USB1_CLR::DIV_SELECT"],[20548,"imxrt_ral::ccm_analog::PLL_USB1_CLR::ENABLE"],[20553,"imxrt_ral::ccm_analog::PLL_USB1_CLR::EN_USB_CLKS"],[20558,"imxrt_ral::ccm_analog::PLL_USB1_CLR::EN_USB_CLKS::RW"],[20560,"imxrt_ral::ccm_analog::PLL_USB1_CLR::LOCK"],[20565,"imxrt_ral::ccm_analog::PLL_USB1_CLR::POWER"],[20570,"imxrt_ral::ccm_analog::PLL_USB1_SET"],[20577,"imxrt_ral::ccm_analog::PLL_USB1_SET::BYPASS"],[20582,"imxrt_ral::ccm_analog::PLL_USB1_SET::BYPASS_CLK_SRC"],[20587,"imxrt_ral::ccm_analog::PLL_USB1_SET::BYPASS_CLK_SRC::RW"],[20589,"imxrt_ral::ccm_analog::PLL_USB1_SET::DIV_SELECT"],[20594,"imxrt_ral::ccm_analog::PLL_USB1_SET::ENABLE"],[20599,"imxrt_ral::ccm_analog::PLL_USB1_SET::EN_USB_CLKS"],[20604,"imxrt_ral::ccm_analog::PLL_USB1_SET::EN_USB_CLKS::RW"],[20606,"imxrt_ral::ccm_analog::PLL_USB1_SET::LOCK"],[20611,"imxrt_ral::ccm_analog::PLL_USB1_SET::POWER"],[20616,"imxrt_ral::ccm_analog::PLL_USB1_TOG"],[20623,"imxrt_ral::ccm_analog::PLL_USB1_TOG::BYPASS"],[20628,"imxrt_ral::ccm_analog::PLL_USB1_TOG::BYPASS_CLK_SRC"],[20633,"imxrt_ral::ccm_analog::PLL_USB1_TOG::BYPASS_CLK_SRC::RW"],[20635,"imxrt_ral::ccm_analog::PLL_USB1_TOG::DIV_SELECT"],[20640,"imxrt_ral::ccm_analog::PLL_USB1_TOG::ENABLE"],[20645,"imxrt_ral::ccm_analog::PLL_USB1_TOG::EN_USB_CLKS"],[20650,"imxrt_ral::ccm_analog::PLL_USB1_TOG::EN_USB_CLKS::RW"],[20652,"imxrt_ral::ccm_analog::PLL_USB1_TOG::LOCK"],[20657,"imxrt_ral::ccm_analog::PLL_USB1_TOG::POWER"],[20662,"imxrt_ral::ccm_analog::PLL_USB2"],[20669,"imxrt_ral::ccm_analog::PLL_USB2::BYPASS"],[20674,"imxrt_ral::ccm_analog::PLL_USB2::BYPASS_CLK_SRC"],[20679,"imxrt_ral::ccm_analog::PLL_USB2::BYPASS_CLK_SRC::RW"],[20681,"imxrt_ral::ccm_analog::PLL_USB2::DIV_SELECT"],[20686,"imxrt_ral::ccm_analog::PLL_USB2::ENABLE"],[20691,"imxrt_ral::ccm_analog::PLL_USB2::EN_USB_CLKS"],[20696,"imxrt_ral::ccm_analog::PLL_USB2::LOCK"],[20701,"imxrt_ral::ccm_analog::PLL_USB2::POWER"],[20706,"imxrt_ral::ccm_analog::PLL_USB2_CLR"],[20713,"imxrt_ral::ccm_analog::PLL_USB2_CLR::BYPASS"],[20718,"imxrt_ral::ccm_analog::PLL_USB2_CLR::BYPASS_CLK_SRC"],[20723,"imxrt_ral::ccm_analog::PLL_USB2_CLR::BYPASS_CLK_SRC::RW"],[20725,"imxrt_ral::ccm_analog::PLL_USB2_CLR::DIV_SELECT"],[20730,"imxrt_ral::ccm_analog::PLL_USB2_CLR::ENABLE"],[20735,"imxrt_ral::ccm_analog::PLL_USB2_CLR::EN_USB_CLKS"],[20740,"imxrt_ral::ccm_analog::PLL_USB2_CLR::LOCK"],[20745,"imxrt_ral::ccm_analog::PLL_USB2_CLR::POWER"],[20750,"imxrt_ral::ccm_analog::PLL_USB2_SET"],[20757,"imxrt_ral::ccm_analog::PLL_USB2_SET::BYPASS"],[20762,"imxrt_ral::ccm_analog::PLL_USB2_SET::BYPASS_CLK_SRC"],[20767,"imxrt_ral::ccm_analog::PLL_USB2_SET::BYPASS_CLK_SRC::RW"],[20769,"imxrt_ral::ccm_analog::PLL_USB2_SET::DIV_SELECT"],[20774,"imxrt_ral::ccm_analog::PLL_USB2_SET::ENABLE"],[20779,"imxrt_ral::ccm_analog::PLL_USB2_SET::EN_USB_CLKS"],[20784,"imxrt_ral::ccm_analog::PLL_USB2_SET::LOCK"],[20789,"imxrt_ral::ccm_analog::PLL_USB2_SET::POWER"],[20794,"imxrt_ral::ccm_analog::PLL_USB2_TOG"],[20801,"imxrt_ral::ccm_analog::PLL_USB2_TOG::BYPASS"],[20806,"imxrt_ral::ccm_analog::PLL_USB2_TOG::BYPASS_CLK_SRC"],[20811,"imxrt_ral::ccm_analog::PLL_USB2_TOG::BYPASS_CLK_SRC::RW"],[20813,"imxrt_ral::ccm_analog::PLL_USB2_TOG::DIV_SELECT"],[20818,"imxrt_ral::ccm_analog::PLL_USB2_TOG::ENABLE"],[20823,"imxrt_ral::ccm_analog::PLL_USB2_TOG::EN_USB_CLKS"],[20828,"imxrt_ral::ccm_analog::PLL_USB2_TOG::LOCK"],[20833,"imxrt_ral::ccm_analog::PLL_USB2_TOG::POWER"],[20838,"imxrt_ral::ccm_analog::PLL_VIDEO"],[20845,"imxrt_ral::ccm_analog::PLL_VIDEO::BYPASS"],[20850,"imxrt_ral::ccm_analog::PLL_VIDEO::BYPASS_CLK_SRC"],[20855,"imxrt_ral::ccm_analog::PLL_VIDEO::BYPASS_CLK_SRC::RW"],[20857,"imxrt_ral::ccm_analog::PLL_VIDEO::DIV_SELECT"],[20862,"imxrt_ral::ccm_analog::PLL_VIDEO::ENABLE"],[20867,"imxrt_ral::ccm_analog::PLL_VIDEO::LOCK"],[20872,"imxrt_ral::ccm_analog::PLL_VIDEO::POST_DIV_SELECT"],[20877,"imxrt_ral::ccm_analog::PLL_VIDEO::POST_DIV_SELECT::RW"],[20880,"imxrt_ral::ccm_analog::PLL_VIDEO::POWERDOWN"],[20885,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR"],[20892,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::BYPASS"],[20897,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::BYPASS_CLK_SRC"],[20902,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::BYPASS_CLK_SRC::RW"],[20904,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::DIV_SELECT"],[20909,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::ENABLE"],[20914,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::LOCK"],[20919,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::POST_DIV_SELECT"],[20924,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::POST_DIV_SELECT::RW"],[20927,"imxrt_ral::ccm_analog::PLL_VIDEO_CLR::POWERDOWN"],[20932,"imxrt_ral::ccm_analog::PLL_VIDEO_DENOM"],[20933,"imxrt_ral::ccm_analog::PLL_VIDEO_DENOM::B"],[20938,"imxrt_ral::ccm_analog::PLL_VIDEO_NUM"],[20939,"imxrt_ral::ccm_analog::PLL_VIDEO_NUM::A"],[20944,"imxrt_ral::ccm_analog::PLL_VIDEO_SET"],[20951,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::BYPASS"],[20956,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::BYPASS_CLK_SRC"],[20961,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::BYPASS_CLK_SRC::RW"],[20963,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::DIV_SELECT"],[20968,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::ENABLE"],[20973,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::LOCK"],[20978,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::POST_DIV_SELECT"],[20983,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::POST_DIV_SELECT::RW"],[20986,"imxrt_ral::ccm_analog::PLL_VIDEO_SET::POWERDOWN"],[20991,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG"],[20998,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::BYPASS"],[21003,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::BYPASS_CLK_SRC"],[21008,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::BYPASS_CLK_SRC::RW"],[21010,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::DIV_SELECT"],[21015,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::ENABLE"],[21020,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::LOCK"],[21025,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::POST_DIV_SELECT"],[21030,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::POST_DIV_SELECT::RW"],[21033,"imxrt_ral::ccm_analog::PLL_VIDEO_TOG::POWERDOWN"],[21038,"imxrt_ral::cmp"],[21072,"imxrt_ral::cmp::CR0"],[21074,"imxrt_ral::cmp::CR0::FILTER_CNT"],[21079,"imxrt_ral::cmp::CR0::FILTER_CNT::RW"],[21087,"imxrt_ral::cmp::CR0::HYSTCTR"],[21092,"imxrt_ral::cmp::CR0::HYSTCTR::RW"],[21096,"imxrt_ral::cmp::CR1"],[21103,"imxrt_ral::cmp::CR1::COS"],[21108,"imxrt_ral::cmp::CR1::COS::RW"],[21110,"imxrt_ral::cmp::CR1::EN"],[21115,"imxrt_ral::cmp::CR1::EN::RW"],[21117,"imxrt_ral::cmp::CR1::INV"],[21122,"imxrt_ral::cmp::CR1::INV::RW"],[21124,"imxrt_ral::cmp::CR1::OPE"],[21129,"imxrt_ral::cmp::CR1::OPE::RW"],[21131,"imxrt_ral::cmp::CR1::PMODE"],[21136,"imxrt_ral::cmp::CR1::PMODE::RW"],[21138,"imxrt_ral::cmp::CR1::SE"],[21143,"imxrt_ral::cmp::CR1::SE::RW"],[21145,"imxrt_ral::cmp::CR1::WE"],[21150,"imxrt_ral::cmp::CR1::WE::RW"],[21152,"imxrt_ral::cmp::DACCR"],[21155,"imxrt_ral::cmp::DACCR::DACEN"],[21160,"imxrt_ral::cmp::DACCR::DACEN::RW"],[21162,"imxrt_ral::cmp::DACCR::VOSEL"],[21167,"imxrt_ral::cmp::DACCR::VRSEL"],[21172,"imxrt_ral::cmp::DACCR::VRSEL::RW"],[21174,"imxrt_ral::cmp::FPR"],[21175,"imxrt_ral::cmp::FPR::FILT_PER"],[21180,"imxrt_ral::cmp::MUXCR"],[21182,"imxrt_ral::cmp::MUXCR::MSEL"],[21187,"imxrt_ral::cmp::MUXCR::MSEL::RW"],[21195,"imxrt_ral::cmp::MUXCR::PSEL"],[21200,"imxrt_ral::cmp::MUXCR::PSEL::RW"],[21208,"imxrt_ral::cmp::SCR"],[21214,"imxrt_ral::cmp::SCR::CFF"],[21219,"imxrt_ral::cmp::SCR::CFF::RW"],[21221,"imxrt_ral::cmp::SCR::CFR"],[21226,"imxrt_ral::cmp::SCR::CFR::RW"],[21228,"imxrt_ral::cmp::SCR::COUT"],[21233,"imxrt_ral::cmp::SCR::DMAEN"],[21238,"imxrt_ral::cmp::SCR::DMAEN::RW"],[21240,"imxrt_ral::cmp::SCR::IEF"],[21245,"imxrt_ral::cmp::SCR::IEF::RW"],[21247,"imxrt_ral::cmp::SCR::IER"],[21252,"imxrt_ral::cmp::SCR::IER::RW"],[21254,"imxrt_ral::csi"],[21297,"imxrt_ral::csi::CSICR1"],[21323,"imxrt_ral::csi::CSICR18"],[21335,"imxrt_ral::csi::CSICR18::AHB_HPROT"],[21340,"imxrt_ral::csi::CSICR18::BASEADDR_CHANGE_ERROR_IE"],[21345,"imxrt_ral::csi::CSICR18::BASEADDR_SWITCH_EN"],[21350,"imxrt_ral::csi::CSICR18::BASEADDR_SWITCH_SEL"],[21355,"imxrt_ral::csi::CSICR18::BASEADDR_SWITCH_SEL::RW"],[21357,"imxrt_ral::csi::CSICR18::CSI_ENABLE"],[21362,"imxrt_ral::csi::CSICR18::DEINTERLACE_EN"],[21367,"imxrt_ral::csi::CSICR18::DEINTERLACE_EN::RW"],[21369,"imxrt_ral::csi::CSICR18::DMA_FIELD1_DONE_IE"],[21374,"imxrt_ral::csi::CSICR18::DMA_FIELD1_DONE_IE::RW"],[21376,"imxrt_ral::csi::CSICR18::FIELD0_DONE_IE"],[21381,"imxrt_ral::csi::CSICR18::FIELD0_DONE_IE::RW"],[21383,"imxrt_ral::csi::CSICR18::LAST_DMA_REQ_SEL"],[21388,"imxrt_ral::csi::CSICR18::LAST_DMA_REQ_SEL::RW"],[21390,"imxrt_ral::csi::CSICR18::MASK_OPTION"],[21395,"imxrt_ral::csi::CSICR18::MASK_OPTION::RW"],[21399,"imxrt_ral::csi::CSICR18::PARALLEL24_EN"],[21404,"imxrt_ral::csi::CSICR18::RGB888A_FORMAT_SEL"],[21409,"imxrt_ral::csi::CSICR18::RGB888A_FORMAT_SEL::RW"],[21411,"imxrt_ral::csi::CSICR19"],[21412,"imxrt_ral::csi::CSICR19::DMA_RFIFO_HIGHEST_FIFO_LEVEL"],[21417,"imxrt_ral::csi::CSICR1::CCIR_EN"],[21422,"imxrt_ral::csi::CSICR1::CCIR_EN::RW"],[21424,"imxrt_ral::csi::CSICR1::CCIR_MODE"],[21429,"imxrt_ral::csi::CSICR1::CCIR_MODE::RW"],[21431,"imxrt_ral::csi::CSICR1::CLR_RXFIFO"],[21436,"imxrt_ral::csi::CSICR1::CLR_STATFIFO"],[21441,"imxrt_ral::csi::CSICR1::COF_INT_EN"],[21446,"imxrt_ral::csi::CSICR1::COF_INT_EN::RW"],[21448,"imxrt_ral::csi::CSICR1::EOF_INT_EN"],[21453,"imxrt_ral::csi::CSICR1::EOF_INT_EN::RW"],[21455,"imxrt_ral::csi::CSICR1::EXT_VSYNC"],[21460,"imxrt_ral::csi::CSICR1::EXT_VSYNC::RW"],[21462,"imxrt_ral::csi::CSICR1::FB1_DMA_DONE_INTEN"],[21467,"imxrt_ral::csi::CSICR1::FB1_DMA_DONE_INTEN::RW"],[21469,"imxrt_ral::csi::CSICR1::FB2_DMA_DONE_INTEN"],[21474,"imxrt_ral::csi::CSICR1::FB2_DMA_DONE_INTEN::RW"],[21476,"imxrt_ral::csi::CSICR1::FCC"],[21481,"imxrt_ral::csi::CSICR1::FCC::RW"],[21483,"imxrt_ral::csi::CSICR1::GCLK_MODE"],[21488,"imxrt_ral::csi::CSICR1::GCLK_MODE::RW"],[21490,"imxrt_ral::csi::CSICR1::HSYNC_POL"],[21495,"imxrt_ral::csi::CSICR1::HSYNC_POL::RW"],[21497,"imxrt_ral::csi::CSICR1::INV_DATA"],[21502,"imxrt_ral::csi::CSICR1::INV_DATA::RW"],[21504,"imxrt_ral::csi::CSICR1::INV_PCLK"],[21509,"imxrt_ral::csi::CSICR1::INV_PCLK::RW"],[21511,"imxrt_ral::csi::CSICR1::PACK_DIR"],[21516,"imxrt_ral::csi::CSICR1::PACK_DIR::RW"],[21518,"imxrt_ral::csi::CSICR1::PIXEL_BIT"],[21523,"imxrt_ral::csi::CSICR1::PIXEL_BIT::RW"],[21525,"imxrt_ral::csi::CSICR1::PRP_IF_EN"],[21530,"imxrt_ral::csi::CSICR1::PRP_IF_EN::RW"],[21532,"imxrt_ral::csi::CSICR1::REDGE"],[21537,"imxrt_ral::csi::CSICR1::REDGE::RW"],[21539,"imxrt_ral::csi::CSICR1::RF_OR_INTEN"],[21544,"imxrt_ral::csi::CSICR1::RF_OR_INTEN::RW"],[21546,"imxrt_ral::csi::CSICR1::RXFF_INTEN"],[21551,"imxrt_ral::csi::CSICR1::RXFF_INTEN::RW"],[21553,"imxrt_ral::csi::CSICR1::SFF_DMA_DONE_INTEN"],[21558,"imxrt_ral::csi::CSICR1::SFF_DMA_DONE_INTEN::RW"],[21560,"imxrt_ral::csi::CSICR1::SF_OR_INTEN"],[21565,"imxrt_ral::csi::CSICR1::SF_OR_INTEN::RW"],[21567,"imxrt_ral::csi::CSICR1::SOF_INTEN"],[21572,"imxrt_ral::csi::CSICR1::SOF_INTEN::RW"],[21574,"imxrt_ral::csi::CSICR1::SOF_POL"],[21579,"imxrt_ral::csi::CSICR1::SOF_POL::RW"],[21581,"imxrt_ral::csi::CSICR1::STATFF_INTEN"],[21586,"imxrt_ral::csi::CSICR1::STATFF_INTEN::RW"],[21588,"imxrt_ral::csi::CSICR1::SWAP16_EN"],[21593,"imxrt_ral::csi::CSICR1::SWAP16_EN::RW"],[21595,"imxrt_ral::csi::CSICR2"],[21604,"imxrt_ral::csi::CSICR2::AFS"],[21609,"imxrt_ral::csi::CSICR2::AFS::RW"],[21612,"imxrt_ral::csi::CSICR2::BTS"],[21617,"imxrt_ral::csi::CSICR2::BTS::RW"],[21621,"imxrt_ral::csi::CSICR2::DMA_BURST_TYPE_RFF"],[21626,"imxrt_ral::csi::CSICR2::DMA_BURST_TYPE_RFF::RW"],[21629,"imxrt_ral::csi::CSICR2::DMA_BURST_TYPE_SFF"],[21634,"imxrt_ral::csi::CSICR2::DMA_BURST_TYPE_SFF::RW"],[21637,"imxrt_ral::csi::CSICR2::DRM"],[21642,"imxrt_ral::csi::CSICR2::DRM::RW"],[21644,"imxrt_ral::csi::CSICR2::HSC"],[21649,"imxrt_ral::csi::CSICR2::LVRM"],[21654,"imxrt_ral::csi::CSICR2::LVRM::RW"],[21661,"imxrt_ral::csi::CSICR2::SCE"],[21666,"imxrt_ral::csi::CSICR2::SCE::RW"],[21668,"imxrt_ral::csi::CSICR2::VSC"],[21673,"imxrt_ral::csi::CSICR3"],[21686,"imxrt_ral::csi::CSICR3::DMA_REFLASH_RFF"],[21691,"imxrt_ral::csi::CSICR3::DMA_REFLASH_RFF::RW"],[21693,"imxrt_ral::csi::CSICR3::DMA_REFLASH_SFF"],[21698,"imxrt_ral::csi::CSICR3::DMA_REFLASH_SFF::RW"],[21700,"imxrt_ral::csi::CSICR3::DMA_REQ_EN_RFF"],[21705,"imxrt_ral::csi::CSICR3::DMA_REQ_EN_RFF::RW"],[21707,"imxrt_ral::csi::CSICR3::DMA_REQ_EN_SFF"],[21712,"imxrt_ral::csi::CSICR3::DMA_REQ_EN_SFF::RW"],[21714,"imxrt_ral::csi::CSICR3::ECC_AUTO_EN"],[21719,"imxrt_ral::csi::CSICR3::ECC_AUTO_EN::RW"],[21721,"imxrt_ral::csi::CSICR3::ECC_INT_EN"],[21726,"imxrt_ral::csi::CSICR3::ECC_INT_EN::RW"],[21728,"imxrt_ral::csi::CSICR3::FRMCNT"],[21733,"imxrt_ral::csi::CSICR3::FRMCNT_RST"],[21738,"imxrt_ral::csi::CSICR3::FRMCNT_RST::RW"],[21740,"imxrt_ral::csi::CSICR3::HRESP_ERR_EN"],[21745,"imxrt_ral::csi::CSICR3::HRESP_ERR_EN::RW"],[21747,"imxrt_ral::csi::CSICR3::RXFF_LEVEL"],[21752,"imxrt_ral::csi::CSICR3::RXFF_LEVEL::RW"],[21760,"imxrt_ral::csi::CSICR3::STATFF_LEVEL"],[21765,"imxrt_ral::csi::CSICR3::STATFF_LEVEL::RW"],[21773,"imxrt_ral::csi::CSICR3::TWO_8BIT_SENSOR"],[21778,"imxrt_ral::csi::CSICR3::TWO_8BIT_SENSOR::RW"],[21780,"imxrt_ral::csi::CSICR3::ZERO_PACK_EN"],[21785,"imxrt_ral::csi::CSICR3::ZERO_PACK_EN::RW"],[21787,"imxrt_ral::csi::CSIDMASA_FB1"],[21788,"imxrt_ral::csi::CSIDMASA_FB1::DMA_START_ADDR_FB1"],[21793,"imxrt_ral::csi::CSIDMASA_FB2"],[21794,"imxrt_ral::csi::CSIDMASA_FB2::DMA_START_ADDR_FB2"],[21799,"imxrt_ral::csi::CSIDMASA_STATFIFO"],[21800,"imxrt_ral::csi::CSIDMASA_STATFIFO::DMA_START_ADDR_SFF"],[21805,"imxrt_ral::csi::CSIDMATS_STATFIFO"],[21806,"imxrt_ral::csi::CSIDMATS_STATFIFO::DMA_TSF_SIZE_SFF"],[21811,"imxrt_ral::csi::CSIFBUF_PARA"],[21813,"imxrt_ral::csi::CSIFBUF_PARA::DEINTERLACE_STRIDE"],[21818,"imxrt_ral::csi::CSIFBUF_PARA::FBUF_STRIDE"],[21823,"imxrt_ral::csi::CSIIMAG_PARA"],[21825,"imxrt_ral::csi::CSIIMAG_PARA::IMAGE_HEIGHT"],[21830,"imxrt_ral::csi::CSIIMAG_PARA::IMAGE_WIDTH"],[21835,"imxrt_ral::csi::CSIRFIFO"],[21836,"imxrt_ral::csi::CSIRFIFO::IMAGE"],[21841,"imxrt_ral::csi::CSIRXCNT"],[21842,"imxrt_ral::csi::CSIRXCNT::RXCNT"],[21847,"imxrt_ral::csi::CSISR"],[21865,"imxrt_ral::csi::CSISR::BASEADDR_CHHANGE_ERROR"],[21870,"imxrt_ral::csi::CSISR::COF_INT"],[21875,"imxrt_ral::csi::CSISR::COF_INT::RW"],[21877,"imxrt_ral::csi::CSISR::DMA_FIELD0_DONE"],[21882,"imxrt_ral::csi::CSISR::DMA_FIELD1_DONE"],[21887,"imxrt_ral::csi::CSISR::DMA_TSF_DONE_FB1"],[21892,"imxrt_ral::csi::CSISR::DMA_TSF_DONE_FB1::RW"],[21894,"imxrt_ral::csi::CSISR::DMA_TSF_DONE_FB2"],[21899,"imxrt_ral::csi::CSISR::DMA_TSF_DONE_FB2::RW"],[21901,"imxrt_ral::csi::CSISR::DMA_TSF_DONE_SFF"],[21906,"imxrt_ral::csi::CSISR::DMA_TSF_DONE_SFF::RW"],[21908,"imxrt_ral::csi::CSISR::DRDY"],[21913,"imxrt_ral::csi::CSISR::DRDY::RW"],[21915,"imxrt_ral::csi::CSISR::ECC_INT"],[21920,"imxrt_ral::csi::CSISR::ECC_INT::RW"],[21922,"imxrt_ral::csi::CSISR::EOF_INT"],[21927,"imxrt_ral::csi::CSISR::EOF_INT::RW"],[21929,"imxrt_ral::csi::CSISR::F1_INT"],[21934,"imxrt_ral::csi::CSISR::F1_INT::RW"],[21936,"imxrt_ral::csi::CSISR::F2_INT"],[21941,"imxrt_ral::csi::CSISR::F2_INT::RW"],[21943,"imxrt_ral::csi::CSISR::HRESP_ERR_INT"],[21948,"imxrt_ral::csi::CSISR::HRESP_ERR_INT::RW"],[21950,"imxrt_ral::csi::CSISR::RF_OR_INT"],[21955,"imxrt_ral::csi::CSISR::RF_OR_INT::RW"],[21957,"imxrt_ral::csi::CSISR::RXFF_INT"],[21962,"imxrt_ral::csi::CSISR::RXFF_INT::RW"],[21964,"imxrt_ral::csi::CSISR::SF_OR_INT"],[21969,"imxrt_ral::csi::CSISR::SF_OR_INT::RW"],[21971,"imxrt_ral::csi::CSISR::SOF_INT"],[21976,"imxrt_ral::csi::CSISR::SOF_INT::RW"],[21978,"imxrt_ral::csi::CSISR::STATFF_INT"],[21983,"imxrt_ral::csi::CSISR::STATFF_INT::RW"],[21985,"imxrt_ral::csi::CSISTATFIFO"],[21986,"imxrt_ral::csi::CSISTATFIFO::STAT"],[21991,"imxrt_ral::csu"],[22012,"imxrt_ral::csu::CSL"],[22030,"imxrt_ral::csu::CSL::LOCK_S1"],[22035,"imxrt_ral::csu::CSL::LOCK_S1::RW"],[22037,"imxrt_ral::csu::CSL::LOCK_S2"],[22042,"imxrt_ral::csu::CSL::LOCK_S2::RW"],[22044,"imxrt_ral::csu::CSL::NSR_S1"],[22049,"imxrt_ral::csu::CSL::NSR_S1::RW"],[22051,"imxrt_ral::csu::CSL::NSR_S2"],[22056,"imxrt_ral::csu::CSL::NSR_S2::RW"],[22058,"imxrt_ral::csu::CSL::NSW_S1"],[22063,"imxrt_ral::csu::CSL::NSW_S1::RW"],[22065,"imxrt_ral::csu::CSL::NSW_S2"],[22070,"imxrt_ral::csu::CSL::NSW_S2::RW"],[22072,"imxrt_ral::csu::CSL::NUR_S1"],[22077,"imxrt_ral::csu::CSL::NUR_S1::RW"],[22079,"imxrt_ral::csu::CSL::NUR_S2"],[22084,"imxrt_ral::csu::CSL::NUR_S2::RW"],[22086,"imxrt_ral::csu::CSL::NUW_S1"],[22091,"imxrt_ral::csu::CSL::NUW_S1::RW"],[22093,"imxrt_ral::csu::CSL::NUW_S2"],[22098,"imxrt_ral::csu::CSL::NUW_S2::RW"],[22100,"imxrt_ral::csu::CSL::SSR_S1"],[22105,"imxrt_ral::csu::CSL::SSR_S1::RW"],[22107,"imxrt_ral::csu::CSL::SSR_S2"],[22112,"imxrt_ral::csu::CSL::SSR_S2::RW"],[22114,"imxrt_ral::csu::CSL::SSW_S1"],[22119,"imxrt_ral::csu::CSL::SSW_S1::RW"],[22121,"imxrt_ral::csu::CSL::SSW_S2"],[22126,"imxrt_ral::csu::CSL::SSW_S2::RW"],[22128,"imxrt_ral::csu::CSL::SUR_S1"],[22133,"imxrt_ral::csu::CSL::SUR_S1::RW"],[22135,"imxrt_ral::csu::CSL::SUR_S2"],[22140,"imxrt_ral::csu::CSL::SUR_S2::RW"],[22142,"imxrt_ral::csu::CSL::SUW_S1"],[22147,"imxrt_ral::csu::CSL::SUW_S1::RW"],[22149,"imxrt_ral::csu::CSL::SUW_S2"],[22154,"imxrt_ral::csu::CSL::SUW_S2::RW"],[22156,"imxrt_ral::csu::HP0"],[22176,"imxrt_ral::csu::HP0::HP_CSI"],[22181,"imxrt_ral::csu::HP0::HP_CSI::RW"],[22183,"imxrt_ral::csu::HP0::HP_DCP"],[22188,"imxrt_ral::csu::HP0::HP_DCP::RW"],[22190,"imxrt_ral::csu::HP0::HP_DMA"],[22195,"imxrt_ral::csu::HP0::HP_DMA::RW"],[22197,"imxrt_ral::csu::HP0::HP_ENET"],[22202,"imxrt_ral::csu::HP0::HP_ENET::RW"],[22204,"imxrt_ral::csu::HP0::HP_LCDIF"],[22209,"imxrt_ral::csu::HP0::HP_LCDIF::RW"],[22211,"imxrt_ral::csu::HP0::HP_PXP"],[22216,"imxrt_ral::csu::HP0::HP_PXP::RW"],[22218,"imxrt_ral::csu::HP0::HP_TPSMP"],[22223,"imxrt_ral::csu::HP0::HP_TPSMP::RW"],[22225,"imxrt_ral::csu::HP0::HP_USB"],[22230,"imxrt_ral::csu::HP0::HP_USB::RW"],[22232,"imxrt_ral::csu::HP0::HP_USDHC1"],[22237,"imxrt_ral::csu::HP0::HP_USDHC1::RW"],[22239,"imxrt_ral::csu::HP0::HP_USDHC2"],[22244,"imxrt_ral::csu::HP0::HP_USDHC2::RW"],[22246,"imxrt_ral::csu::HP0::L_CSI"],[22251,"imxrt_ral::csu::HP0::L_CSI::RW"],[22253,"imxrt_ral::csu::HP0::L_DCP"],[22258,"imxrt_ral::csu::HP0::L_DCP::RW"],[22260,"imxrt_ral::csu::HP0::L_DMA"],[22265,"imxrt_ral::csu::HP0::L_DMA::RW"],[22267,"imxrt_ral::csu::HP0::L_ENET"],[22272,"imxrt_ral::csu::HP0::L_ENET::RW"],[22274,"imxrt_ral::csu::HP0::L_LCDIF"],[22279,"imxrt_ral::csu::HP0::L_LCDIF::RW"],[22281,"imxrt_ral::csu::HP0::L_PXP"],[22286,"imxrt_ral::csu::HP0::L_PXP::RW"],[22288,"imxrt_ral::csu::HP0::L_TPSMP"],[22293,"imxrt_ral::csu::HP0::L_TPSMP::RW"],[22295,"imxrt_ral::csu::HP0::L_USB"],[22300,"imxrt_ral::csu::HP0::L_USB::RW"],[22302,"imxrt_ral::csu::HP0::L_USDHC1"],[22307,"imxrt_ral::csu::HP0::L_USDHC1::RW"],[22309,"imxrt_ral::csu::HP0::L_USDHC2"],[22314,"imxrt_ral::csu::HP0::L_USDHC2::RW"],[22316,"imxrt_ral::csu::HPCONTROL0"],[22336,"imxrt_ral::csu::HPCONTROL0::HPC_CSI"],[22341,"imxrt_ral::csu::HPCONTROL0::HPC_CSI::RW"],[22343,"imxrt_ral::csu::HPCONTROL0::HPC_DCP"],[22348,"imxrt_ral::csu::HPCONTROL0::HPC_DCP::RW"],[22350,"imxrt_ral::csu::HPCONTROL0::HPC_DMA"],[22355,"imxrt_ral::csu::HPCONTROL0::HPC_DMA::RW"],[22357,"imxrt_ral::csu::HPCONTROL0::HPC_ENET"],[22362,"imxrt_ral::csu::HPCONTROL0::HPC_ENET::RW"],[22364,"imxrt_ral::csu::HPCONTROL0::HPC_LCDIF"],[22369,"imxrt_ral::csu::HPCONTROL0::HPC_LCDIF::RW"],[22371,"imxrt_ral::csu::HPCONTROL0::HPC_PXP"],[22376,"imxrt_ral::csu::HPCONTROL0::HPC_PXP::RW"],[22378,"imxrt_ral::csu::HPCONTROL0::HPC_TPSMP"],[22383,"imxrt_ral::csu::HPCONTROL0::HPC_TPSMP::RW"],[22385,"imxrt_ral::csu::HPCONTROL0::HPC_USB"],[22390,"imxrt_ral::csu::HPCONTROL0::HPC_USB::RW"],[22392,"imxrt_ral::csu::HPCONTROL0::HPC_USDHC1"],[22397,"imxrt_ral::csu::HPCONTROL0::HPC_USDHC1::RW"],[22399,"imxrt_ral::csu::HPCONTROL0::HPC_USDHC2"],[22404,"imxrt_ral::csu::HPCONTROL0::HPC_USDHC2::RW"],[22406,"imxrt_ral::csu::HPCONTROL0::L_CSI"],[22411,"imxrt_ral::csu::HPCONTROL0::L_CSI::RW"],[22413,"imxrt_ral::csu::HPCONTROL0::L_DCP"],[22418,"imxrt_ral::csu::HPCONTROL0::L_DCP::RW"],[22420,"imxrt_ral::csu::HPCONTROL0::L_DMA"],[22425,"imxrt_ral::csu::HPCONTROL0::L_DMA::RW"],[22427,"imxrt_ral::csu::HPCONTROL0::L_ENET"],[22432,"imxrt_ral::csu::HPCONTROL0::L_ENET::RW"],[22434,"imxrt_ral::csu::HPCONTROL0::L_LCDIF"],[22439,"imxrt_ral::csu::HPCONTROL0::L_LCDIF::RW"],[22441,"imxrt_ral::csu::HPCONTROL0::L_PXP"],[22446,"imxrt_ral::csu::HPCONTROL0::L_PXP::RW"],[22448,"imxrt_ral::csu::HPCONTROL0::L_TPSMP"],[22453,"imxrt_ral::csu::HPCONTROL0::L_TPSMP::RW"],[22455,"imxrt_ral::csu::HPCONTROL0::L_USB"],[22460,"imxrt_ral::csu::HPCONTROL0::L_USB::RW"],[22462,"imxrt_ral::csu::HPCONTROL0::L_USDHC1"],[22467,"imxrt_ral::csu::HPCONTROL0::L_USDHC1::RW"],[22469,"imxrt_ral::csu::HPCONTROL0::L_USDHC2"],[22474,"imxrt_ral::csu::HPCONTROL0::L_USDHC2::RW"],[22476,"imxrt_ral::csu::SA"],[22496,"imxrt_ral::csu::SA::L_CSI"],[22501,"imxrt_ral::csu::SA::L_CSI::RW"],[22503,"imxrt_ral::csu::SA::L_DCP"],[22508,"imxrt_ral::csu::SA::L_DCP::RW"],[22510,"imxrt_ral::csu::SA::L_DMA"],[22515,"imxrt_ral::csu::SA::L_DMA::RW"],[22517,"imxrt_ral::csu::SA::L_ENET"],[22522,"imxrt_ral::csu::SA::L_ENET::RW"],[22524,"imxrt_ral::csu::SA::L_LCDIF"],[22529,"imxrt_ral::csu::SA::L_LCDIF::RW"],[22531,"imxrt_ral::csu::SA::L_PXP"],[22536,"imxrt_ral::csu::SA::L_PXP::RW"],[22538,"imxrt_ral::csu::SA::L_TPSMP"],[22543,"imxrt_ral::csu::SA::L_TPSMP::RW"],[22545,"imxrt_ral::csu::SA::L_USB"],[22550,"imxrt_ral::csu::SA::L_USB::RW"],[22552,"imxrt_ral::csu::SA::L_USDHC1"],[22557,"imxrt_ral::csu::SA::L_USDHC1::RW"],[22559,"imxrt_ral::csu::SA::L_USDHC2"],[22564,"imxrt_ral::csu::SA::L_USDHC2::RW"],[22566,"imxrt_ral::csu::SA::NSA_CSI"],[22571,"imxrt_ral::csu::SA::NSA_CSI::RW"],[22573,"imxrt_ral::csu::SA::NSA_DCP"],[22578,"imxrt_ral::csu::SA::NSA_DCP::RW"],[22580,"imxrt_ral::csu::SA::NSA_DMA"],[22585,"imxrt_ral::csu::SA::NSA_DMA::RW"],[22587,"imxrt_ral::csu::SA::NSA_ENET"],[22592,"imxrt_ral::csu::SA::NSA_ENET::RW"],[22594,"imxrt_ral::csu::SA::NSA_LCDIF"],[22599,"imxrt_ral::csu::SA::NSA_LCDIF::RW"],[22601,"imxrt_ral::csu::SA::NSA_PXP"],[22606,"imxrt_ral::csu::SA::NSA_PXP::RW"],[22608,"imxrt_ral::csu::SA::NSA_TPSMP"],[22613,"imxrt_ral::csu::SA::NSA_TPSMP::RW"],[22615,"imxrt_ral::csu::SA::NSA_USB"],[22620,"imxrt_ral::csu::SA::NSA_USB::RW"],[22622,"imxrt_ral::csu::SA::NSA_USDHC1"],[22627,"imxrt_ral::csu::SA::NSA_USDHC1::RW"],[22629,"imxrt_ral::csu::SA::NSA_USDHC2"],[22634,"imxrt_ral::csu::SA::NSA_USDHC2::RW"],[22636,"imxrt_ral::dcdc"],[22657,"imxrt_ral::dcdc::REG0"],[22677,"imxrt_ral::dcdc::REG0::ADJ_POSLIMIT_BUCK"],[22682,"imxrt_ral::dcdc::REG0::CURRENT_ALERT_RESET"],[22687,"imxrt_ral::dcdc::REG0::CUR_SNS_THRSH"],[22692,"imxrt_ral::dcdc::REG0::DISABLE_AUTO_CLK_SWITCH"],[22697,"imxrt_ral::dcdc::REG0::EN_LP_OVERLOAD_SNS"],[22702,"imxrt_ral::dcdc::REG0::LP_HIGH_HYS"],[22707,"imxrt_ral::dcdc::REG0::LP_OVERLOAD_FREQ_SEL"],[22712,"imxrt_ral::dcdc::REG0::LP_OVERLOAD_THRSH"],[22717,"imxrt_ral::dcdc::REG0::OVERCUR_TRIG_ADJ"],[22722,"imxrt_ral::dcdc::REG0::PWD_CMP_BATT_DET"],[22727,"imxrt_ral::dcdc::REG0::PWD_CMP_OFFSET"],[22732,"imxrt_ral::dcdc::REG0::PWD_CUR_SNS_CMP"],[22737,"imxrt_ral::dcdc::REG0::PWD_HIGH_VOLT_DET"],[22742,"imxrt_ral::dcdc::REG0::PWD_OSC_INT"],[22747,"imxrt_ral::dcdc::REG0::PWD_OVERCUR_DET"],[22752,"imxrt_ral::dcdc::REG0::PWD_ZCD"],[22757,"imxrt_ral::dcdc::REG0::SEL_CLK"],[22762,"imxrt_ral::dcdc::REG0::STS_DC_OK"],[22767,"imxrt_ral::dcdc::REG0::XTALOK_DISABLE"],[22772,"imxrt_ral::dcdc::REG0::XTAL_24M_OK"],[22777,"imxrt_ral::dcdc::REG1"],[22783,"imxrt_ral::dcdc::REG1::LOOPCTRL_EN_HYST"],[22788,"imxrt_ral::dcdc::REG1::LOOPCTRL_HST_THRESH"],[22793,"imxrt_ral::dcdc::REG1::LP_CMP_ISRC_SEL"],[22798,"imxrt_ral::dcdc::REG1::REG_FBK_SEL"],[22803,"imxrt_ral::dcdc::REG1::REG_RLOAD_SW"],[22808,"imxrt_ral::dcdc::REG1::VBG_TRIM"],[22813,"imxrt_ral::dcdc::REG2"],[22821,"imxrt_ral::dcdc::REG2::DCM_SET_CTRL"],[22826,"imxrt_ral::dcdc::REG2::DISABLE_PULSE_SKIP"],[22831,"imxrt_ral::dcdc::REG2::LOOPCTRL_DC_C"],[22836,"imxrt_ral::dcdc::REG2::LOOPCTRL_DC_FF"],[22841,"imxrt_ral::dcdc::REG2::LOOPCTRL_DC_R"],[22846,"imxrt_ral::dcdc::REG2::LOOPCTRL_EN_RCSCALE"],[22851,"imxrt_ral::dcdc::REG2::LOOPCTRL_HYST_SIGN"],[22856,"imxrt_ral::dcdc::REG2::LOOPCTRL_RCSCALE_THRSH"],[22861,"imxrt_ral::dcdc::REG3"],[22866,"imxrt_ral::dcdc::REG3::DISABLE_STEP"],[22871,"imxrt_ral::dcdc::REG3::MINPWR_DC_HALFCLK"],[22876,"imxrt_ral::dcdc::REG3::MISC_DELAY_TIMING"],[22881,"imxrt_ral::dcdc::REG3::TARGET_LP"],[22886,"imxrt_ral::dcdc::REG3::TRG"],[22891,"imxrt_ral::dcp"],[23040,"imxrt_ral::dcp::CAPABILITY0"],[23044,"imxrt_ral::dcp::CAPABILITY0::DISABLE_DECRYPT"],[23049,"imxrt_ral::dcp::CAPABILITY0::DISABLE_UNIQUE_KEY"],[23054,"imxrt_ral::dcp::CAPABILITY0::NUM_CHANNELS"],[23059,"imxrt_ral::dcp::CAPABILITY0::NUM_KEYS"],[23064,"imxrt_ral::dcp::CAPABILITY1"],[23066,"imxrt_ral::dcp::CAPABILITY1::CIPHER_ALGORITHMS"],[23071,"imxrt_ral::dcp::CAPABILITY1::CIPHER_ALGORITHMS::RW"],[23072,"imxrt_ral::dcp::CAPABILITY1::HASH_ALGORITHMS"],[23077,"imxrt_ral::dcp::CAPABILITY1::HASH_ALGORITHMS::RW"],[23080,"imxrt_ral::dcp::CH0CMDPTR"],[23081,"imxrt_ral::dcp::CH0CMDPTR::ADDR"],[23086,"imxrt_ral::dcp::CH0OPTS"],[23087,"imxrt_ral::dcp::CH0OPTS::RECOVERY_TIMER"],[23092,"imxrt_ral::dcp::CH0OPTS_CLR"],[23093,"imxrt_ral::dcp::CH0OPTS_CLR::RECOVERY_TIMER"],[23098,"imxrt_ral::dcp::CH0OPTS_SET"],[23099,"imxrt_ral::dcp::CH0OPTS_SET::RECOVERY_TIMER"],[23104,"imxrt_ral::dcp::CH0OPTS_TOG"],[23105,"imxrt_ral::dcp::CH0OPTS_TOG::RECOVERY_TIMER"],[23110,"imxrt_ral::dcp::CH0SEMA"],[23112,"imxrt_ral::dcp::CH0SEMA::INCREMENT"],[23117,"imxrt_ral::dcp::CH0SEMA::VALUE"],[23122,"imxrt_ral::dcp::CH0STAT"],[23130,"imxrt_ral::dcp::CH0STAT::ERROR_CODE"],[23135,"imxrt_ral::dcp::CH0STAT::ERROR_CODE::RW"],[23140,"imxrt_ral::dcp::CH0STAT::ERROR_DST"],[23145,"imxrt_ral::dcp::CH0STAT::ERROR_PACKET"],[23150,"imxrt_ral::dcp::CH0STAT::ERROR_PAGEFAULT"],[23155,"imxrt_ral::dcp::CH0STAT::ERROR_SETUP"],[23160,"imxrt_ral::dcp::CH0STAT::ERROR_SRC"],[23165,"imxrt_ral::dcp::CH0STAT::HASH_MISMATCH"],[23170,"imxrt_ral::dcp::CH0STAT::TAG"],[23175,"imxrt_ral::dcp::CH0STAT_CLR"],[23183,"imxrt_ral::dcp::CH0STAT_CLR::ERROR_CODE"],[23188,"imxrt_ral::dcp::CH0STAT_CLR::ERROR_CODE::RW"],[23193,"imxrt_ral::dcp::CH0STAT_CLR::ERROR_DST"],[23198,"imxrt_ral::dcp::CH0STAT_CLR::ERROR_PACKET"],[23203,"imxrt_ral::dcp::CH0STAT_CLR::ERROR_PAGEFAULT"],[23208,"imxrt_ral::dcp::CH0STAT_CLR::ERROR_SETUP"],[23213,"imxrt_ral::dcp::CH0STAT_CLR::ERROR_SRC"],[23218,"imxrt_ral::dcp::CH0STAT_CLR::HASH_MISMATCH"],[23223,"imxrt_ral::dcp::CH0STAT_CLR::TAG"],[23228,"imxrt_ral::dcp::CH0STAT_SET"],[23236,"imxrt_ral::dcp::CH0STAT_SET::ERROR_CODE"],[23241,"imxrt_ral::dcp::CH0STAT_SET::ERROR_CODE::RW"],[23246,"imxrt_ral::dcp::CH0STAT_SET::ERROR_DST"],[23251,"imxrt_ral::dcp::CH0STAT_SET::ERROR_PACKET"],[23256,"imxrt_ral::dcp::CH0STAT_SET::ERROR_PAGEFAULT"],[23261,"imxrt_ral::dcp::CH0STAT_SET::ERROR_SETUP"],[23266,"imxrt_ral::dcp::CH0STAT_SET::ERROR_SRC"],[23271,"imxrt_ral::dcp::CH0STAT_SET::HASH_MISMATCH"],[23276,"imxrt_ral::dcp::CH0STAT_SET::TAG"],[23281,"imxrt_ral::dcp::CH0STAT_TOG"],[23289,"imxrt_ral::dcp::CH0STAT_TOG::ERROR_CODE"],[23294,"imxrt_ral::dcp::CH0STAT_TOG::ERROR_CODE::RW"],[23299,"imxrt_ral::dcp::CH0STAT_TOG::ERROR_DST"],[23304,"imxrt_ral::dcp::CH0STAT_TOG::ERROR_PACKET"],[23309,"imxrt_ral::dcp::CH0STAT_TOG::ERROR_PAGEFAULT"],[23314,"imxrt_ral::dcp::CH0STAT_TOG::ERROR_SETUP"],[23319,"imxrt_ral::dcp::CH0STAT_TOG::ERROR_SRC"],[23324,"imxrt_ral::dcp::CH0STAT_TOG::HASH_MISMATCH"],[23329,"imxrt_ral::dcp::CH0STAT_TOG::TAG"],[23334,"imxrt_ral::dcp::CH1CMDPTR"],[23335,"imxrt_ral::dcp::CH1CMDPTR::ADDR"],[23340,"imxrt_ral::dcp::CH1OPTS"],[23341,"imxrt_ral::dcp::CH1OPTS::RECOVERY_TIMER"],[23346,"imxrt_ral::dcp::CH1OPTS_CLR"],[23347,"imxrt_ral::dcp::CH1OPTS_CLR::RECOVERY_TIMER"],[23352,"imxrt_ral::dcp::CH1OPTS_SET"],[23353,"imxrt_ral::dcp::CH1OPTS_SET::RECOVERY_TIMER"],[23358,"imxrt_ral::dcp::CH1OPTS_TOG"],[23359,"imxrt_ral::dcp::CH1OPTS_TOG::RECOVERY_TIMER"],[23364,"imxrt_ral::dcp::CH1SEMA"],[23366,"imxrt_ral::dcp::CH1SEMA::INCREMENT"],[23371,"imxrt_ral::dcp::CH1SEMA::VALUE"],[23376,"imxrt_ral::dcp::CH1STAT"],[23384,"imxrt_ral::dcp::CH1STAT::ERROR_CODE"],[23389,"imxrt_ral::dcp::CH1STAT::ERROR_CODE::RW"],[23394,"imxrt_ral::dcp::CH1STAT::ERROR_DST"],[23399,"imxrt_ral::dcp::CH1STAT::ERROR_PACKET"],[23404,"imxrt_ral::dcp::CH1STAT::ERROR_PAGEFAULT"],[23409,"imxrt_ral::dcp::CH1STAT::ERROR_SETUP"],[23414,"imxrt_ral::dcp::CH1STAT::ERROR_SRC"],[23419,"imxrt_ral::dcp::CH1STAT::HASH_MISMATCH"],[23424,"imxrt_ral::dcp::CH1STAT::TAG"],[23429,"imxrt_ral::dcp::CH1STAT_CLR"],[23437,"imxrt_ral::dcp::CH1STAT_CLR::ERROR_CODE"],[23442,"imxrt_ral::dcp::CH1STAT_CLR::ERROR_CODE::RW"],[23447,"imxrt_ral::dcp::CH1STAT_CLR::ERROR_DST"],[23452,"imxrt_ral::dcp::CH1STAT_CLR::ERROR_PACKET"],[23457,"imxrt_ral::dcp::CH1STAT_CLR::ERROR_PAGEFAULT"],[23462,"imxrt_ral::dcp::CH1STAT_CLR::ERROR_SETUP"],[23467,"imxrt_ral::dcp::CH1STAT_CLR::ERROR_SRC"],[23472,"imxrt_ral::dcp::CH1STAT_CLR::HASH_MISMATCH"],[23477,"imxrt_ral::dcp::CH1STAT_CLR::TAG"],[23482,"imxrt_ral::dcp::CH1STAT_SET"],[23490,"imxrt_ral::dcp::CH1STAT_SET::ERROR_CODE"],[23495,"imxrt_ral::dcp::CH1STAT_SET::ERROR_CODE::RW"],[23500,"imxrt_ral::dcp::CH1STAT_SET::ERROR_DST"],[23505,"imxrt_ral::dcp::CH1STAT_SET::ERROR_PACKET"],[23510,"imxrt_ral::dcp::CH1STAT_SET::ERROR_PAGEFAULT"],[23515,"imxrt_ral::dcp::CH1STAT_SET::ERROR_SETUP"],[23520,"imxrt_ral::dcp::CH1STAT_SET::ERROR_SRC"],[23525,"imxrt_ral::dcp::CH1STAT_SET::HASH_MISMATCH"],[23530,"imxrt_ral::dcp::CH1STAT_SET::TAG"],[23535,"imxrt_ral::dcp::CH1STAT_TOG"],[23543,"imxrt_ral::dcp::CH1STAT_TOG::ERROR_CODE"],[23548,"imxrt_ral::dcp::CH1STAT_TOG::ERROR_CODE::RW"],[23553,"imxrt_ral::dcp::CH1STAT_TOG::ERROR_DST"],[23558,"imxrt_ral::dcp::CH1STAT_TOG::ERROR_PACKET"],[23563,"imxrt_ral::dcp::CH1STAT_TOG::ERROR_PAGEFAULT"],[23568,"imxrt_ral::dcp::CH1STAT_TOG::ERROR_SETUP"],[23573,"imxrt_ral::dcp::CH1STAT_TOG::ERROR_SRC"],[23578,"imxrt_ral::dcp::CH1STAT_TOG::HASH_MISMATCH"],[23583,"imxrt_ral::dcp::CH1STAT_TOG::TAG"],[23588,"imxrt_ral::dcp::CH2CMDPTR"],[23589,"imxrt_ral::dcp::CH2CMDPTR::ADDR"],[23594,"imxrt_ral::dcp::CH2OPTS"],[23595,"imxrt_ral::dcp::CH2OPTS::RECOVERY_TIMER"],[23600,"imxrt_ral::dcp::CH2OPTS_CLR"],[23601,"imxrt_ral::dcp::CH2OPTS_CLR::RECOVERY_TIMER"],[23606,"imxrt_ral::dcp::CH2OPTS_SET"],[23607,"imxrt_ral::dcp::CH2OPTS_SET::RECOVERY_TIMER"],[23612,"imxrt_ral::dcp::CH2OPTS_TOG"],[23613,"imxrt_ral::dcp::CH2OPTS_TOG::RECOVERY_TIMER"],[23618,"imxrt_ral::dcp::CH2SEMA"],[23620,"imxrt_ral::dcp::CH2SEMA::INCREMENT"],[23625,"imxrt_ral::dcp::CH2SEMA::VALUE"],[23630,"imxrt_ral::dcp::CH2STAT"],[23638,"imxrt_ral::dcp::CH2STAT::ERROR_CODE"],[23643,"imxrt_ral::dcp::CH2STAT::ERROR_CODE::RW"],[23648,"imxrt_ral::dcp::CH2STAT::ERROR_DST"],[23653,"imxrt_ral::dcp::CH2STAT::ERROR_PACKET"],[23658,"imxrt_ral::dcp::CH2STAT::ERROR_PAGEFAULT"],[23663,"imxrt_ral::dcp::CH2STAT::ERROR_SETUP"],[23668,"imxrt_ral::dcp::CH2STAT::ERROR_SRC"],[23673,"imxrt_ral::dcp::CH2STAT::HASH_MISMATCH"],[23678,"imxrt_ral::dcp::CH2STAT::TAG"],[23683,"imxrt_ral::dcp::CH2STAT_CLR"],[23691,"imxrt_ral::dcp::CH2STAT_CLR::ERROR_CODE"],[23696,"imxrt_ral::dcp::CH2STAT_CLR::ERROR_CODE::RW"],[23701,"imxrt_ral::dcp::CH2STAT_CLR::ERROR_DST"],[23706,"imxrt_ral::dcp::CH2STAT_CLR::ERROR_PACKET"],[23711,"imxrt_ral::dcp::CH2STAT_CLR::ERROR_PAGEFAULT"],[23716,"imxrt_ral::dcp::CH2STAT_CLR::ERROR_SETUP"],[23721,"imxrt_ral::dcp::CH2STAT_CLR::ERROR_SRC"],[23726,"imxrt_ral::dcp::CH2STAT_CLR::HASH_MISMATCH"],[23731,"imxrt_ral::dcp::CH2STAT_CLR::TAG"],[23736,"imxrt_ral::dcp::CH2STAT_SET"],[23744,"imxrt_ral::dcp::CH2STAT_SET::ERROR_CODE"],[23749,"imxrt_ral::dcp::CH2STAT_SET::ERROR_CODE::RW"],[23754,"imxrt_ral::dcp::CH2STAT_SET::ERROR_DST"],[23759,"imxrt_ral::dcp::CH2STAT_SET::ERROR_PACKET"],[23764,"imxrt_ral::dcp::CH2STAT_SET::ERROR_PAGEFAULT"],[23769,"imxrt_ral::dcp::CH2STAT_SET::ERROR_SETUP"],[23774,"imxrt_ral::dcp::CH2STAT_SET::ERROR_SRC"],[23779,"imxrt_ral::dcp::CH2STAT_SET::HASH_MISMATCH"],[23784,"imxrt_ral::dcp::CH2STAT_SET::TAG"],[23789,"imxrt_ral::dcp::CH2STAT_TOG"],[23797,"imxrt_ral::dcp::CH2STAT_TOG::ERROR_CODE"],[23802,"imxrt_ral::dcp::CH2STAT_TOG::ERROR_CODE::RW"],[23807,"imxrt_ral::dcp::CH2STAT_TOG::ERROR_DST"],[23812,"imxrt_ral::dcp::CH2STAT_TOG::ERROR_PACKET"],[23817,"imxrt_ral::dcp::CH2STAT_TOG::ERROR_PAGEFAULT"],[23822,"imxrt_ral::dcp::CH2STAT_TOG::ERROR_SETUP"],[23827,"imxrt_ral::dcp::CH2STAT_TOG::ERROR_SRC"],[23832,"imxrt_ral::dcp::CH2STAT_TOG::HASH_MISMATCH"],[23837,"imxrt_ral::dcp::CH2STAT_TOG::TAG"],[23842,"imxrt_ral::dcp::CH3CMDPTR"],[23843,"imxrt_ral::dcp::CH3CMDPTR::ADDR"],[23848,"imxrt_ral::dcp::CH3OPTS"],[23849,"imxrt_ral::dcp::CH3OPTS::RECOVERY_TIMER"],[23854,"imxrt_ral::dcp::CH3OPTS_CLR"],[23855,"imxrt_ral::dcp::CH3OPTS_CLR::RECOVERY_TIMER"],[23860,"imxrt_ral::dcp::CH3OPTS_SET"],[23861,"imxrt_ral::dcp::CH3OPTS_SET::RECOVERY_TIMER"],[23866,"imxrt_ral::dcp::CH3OPTS_TOG"],[23867,"imxrt_ral::dcp::CH3OPTS_TOG::RECOVERY_TIMER"],[23872,"imxrt_ral::dcp::CH3SEMA"],[23874,"imxrt_ral::dcp::CH3SEMA::INCREMENT"],[23879,"imxrt_ral::dcp::CH3SEMA::VALUE"],[23884,"imxrt_ral::dcp::CH3STAT"],[23892,"imxrt_ral::dcp::CH3STAT::ERROR_CODE"],[23897,"imxrt_ral::dcp::CH3STAT::ERROR_CODE::RW"],[23902,"imxrt_ral::dcp::CH3STAT::ERROR_DST"],[23907,"imxrt_ral::dcp::CH3STAT::ERROR_PACKET"],[23912,"imxrt_ral::dcp::CH3STAT::ERROR_PAGEFAULT"],[23917,"imxrt_ral::dcp::CH3STAT::ERROR_SETUP"],[23922,"imxrt_ral::dcp::CH3STAT::ERROR_SRC"],[23927,"imxrt_ral::dcp::CH3STAT::HASH_MISMATCH"],[23932,"imxrt_ral::dcp::CH3STAT::TAG"],[23937,"imxrt_ral::dcp::CH3STAT_CLR"],[23945,"imxrt_ral::dcp::CH3STAT_CLR::ERROR_CODE"],[23950,"imxrt_ral::dcp::CH3STAT_CLR::ERROR_CODE::RW"],[23955,"imxrt_ral::dcp::CH3STAT_CLR::ERROR_DST"],[23960,"imxrt_ral::dcp::CH3STAT_CLR::ERROR_PACKET"],[23965,"imxrt_ral::dcp::CH3STAT_CLR::ERROR_PAGEFAULT"],[23970,"imxrt_ral::dcp::CH3STAT_CLR::ERROR_SETUP"],[23975,"imxrt_ral::dcp::CH3STAT_CLR::ERROR_SRC"],[23980,"imxrt_ral::dcp::CH3STAT_CLR::HASH_MISMATCH"],[23985,"imxrt_ral::dcp::CH3STAT_CLR::TAG"],[23990,"imxrt_ral::dcp::CH3STAT_SET"],[23998,"imxrt_ral::dcp::CH3STAT_SET::ERROR_CODE"],[24003,"imxrt_ral::dcp::CH3STAT_SET::ERROR_CODE::RW"],[24008,"imxrt_ral::dcp::CH3STAT_SET::ERROR_DST"],[24013,"imxrt_ral::dcp::CH3STAT_SET::ERROR_PACKET"],[24018,"imxrt_ral::dcp::CH3STAT_SET::ERROR_PAGEFAULT"],[24023,"imxrt_ral::dcp::CH3STAT_SET::ERROR_SETUP"],[24028,"imxrt_ral::dcp::CH3STAT_SET::ERROR_SRC"],[24033,"imxrt_ral::dcp::CH3STAT_SET::HASH_MISMATCH"],[24038,"imxrt_ral::dcp::CH3STAT_SET::TAG"],[24043,"imxrt_ral::dcp::CH3STAT_TOG"],[24051,"imxrt_ral::dcp::CH3STAT_TOG::ERROR_CODE"],[24056,"imxrt_ral::dcp::CH3STAT_TOG::ERROR_CODE::RW"],[24061,"imxrt_ral::dcp::CH3STAT_TOG::ERROR_DST"],[24066,"imxrt_ral::dcp::CH3STAT_TOG::ERROR_PACKET"],[24071,"imxrt_ral::dcp::CH3STAT_TOG::ERROR_PAGEFAULT"],[24076,"imxrt_ral::dcp::CH3STAT_TOG::ERROR_SETUP"],[24081,"imxrt_ral::dcp::CH3STAT_TOG::ERROR_SRC"],[24086,"imxrt_ral::dcp::CH3STAT_TOG::HASH_MISMATCH"],[24091,"imxrt_ral::dcp::CH3STAT_TOG::TAG"],[24096,"imxrt_ral::dcp::CHANNELCTRL"],[24099,"imxrt_ral::dcp::CHANNELCTRL::CH0_IRQ_MERGED"],[24104,"imxrt_ral::dcp::CHANNELCTRL::ENABLE_CHANNEL"],[24109,"imxrt_ral::dcp::CHANNELCTRL::ENABLE_CHANNEL::RW"],[24113,"imxrt_ral::dcp::CHANNELCTRL::HIGH_PRIORITY_CHANNEL"],[24118,"imxrt_ral::dcp::CHANNELCTRL::HIGH_PRIORITY_CHANNEL::RW"],[24122,"imxrt_ral::dcp::CHANNELCTRL_CLR"],[24125,"imxrt_ral::dcp::CHANNELCTRL_CLR::CH0_IRQ_MERGED"],[24130,"imxrt_ral::dcp::CHANNELCTRL_CLR::ENABLE_CHANNEL"],[24135,"imxrt_ral::dcp::CHANNELCTRL_CLR::ENABLE_CHANNEL::RW"],[24139,"imxrt_ral::dcp::CHANNELCTRL_CLR::HIGH_PRIORITY_CHANNEL"],[24144,"imxrt_ral::dcp::CHANNELCTRL_CLR::HIGH_PRIORITY_CHANNEL::RW"],[24148,"imxrt_ral::dcp::CHANNELCTRL_SET"],[24151,"imxrt_ral::dcp::CHANNELCTRL_SET::CH0_IRQ_MERGED"],[24156,"imxrt_ral::dcp::CHANNELCTRL_SET::ENABLE_CHANNEL"],[24161,"imxrt_ral::dcp::CHANNELCTRL_SET::ENABLE_CHANNEL::RW"],[24165,"imxrt_ral::dcp::CHANNELCTRL_SET::HIGH_PRIORITY_CHANNEL"],[24170,"imxrt_ral::dcp::CHANNELCTRL_SET::HIGH_PRIORITY_CHANNEL::RW"],[24174,"imxrt_ral::dcp::CHANNELCTRL_TOG"],[24177,"imxrt_ral::dcp::CHANNELCTRL_TOG::CH0_IRQ_MERGED"],[24182,"imxrt_ral::dcp::CHANNELCTRL_TOG::ENABLE_CHANNEL"],[24187,"imxrt_ral::dcp::CHANNELCTRL_TOG::ENABLE_CHANNEL::RW"],[24191,"imxrt_ral::dcp::CHANNELCTRL_TOG::HIGH_PRIORITY_CHANNEL"],[24196,"imxrt_ral::dcp::CHANNELCTRL_TOG::HIGH_PRIORITY_CHANNEL::RW"],[24200,"imxrt_ral::dcp::CONTEXT"],[24201,"imxrt_ral::dcp::CONTEXT::ADDR"],[24206,"imxrt_ral::dcp::CTRL"],[24214,"imxrt_ral::dcp::CTRL::CHANNEL_INTERRUPT_ENABLE"],[24219,"imxrt_ral::dcp::CTRL::CHANNEL_INTERRUPT_ENABLE::RW"],[24223,"imxrt_ral::dcp::CTRL::CLKGATE"],[24228,"imxrt_ral::dcp::CTRL::ENABLE_CONTEXT_CACHING"],[24233,"imxrt_ral::dcp::CTRL::ENABLE_CONTEXT_SWITCHING"],[24238,"imxrt_ral::dcp::CTRL::GATHER_RESIDUAL_WRITES"],[24243,"imxrt_ral::dcp::CTRL::PRESENT_CRYPTO"],[24248,"imxrt_ral::dcp::CTRL::PRESENT_CRYPTO::RW"],[24250,"imxrt_ral::dcp::CTRL::PRESENT_SHA"],[24255,"imxrt_ral::dcp::CTRL::PRESENT_SHA::RW"],[24257,"imxrt_ral::dcp::CTRL::SFTRST"],[24262,"imxrt_ral::dcp::CTRL_CLR"],[24270,"imxrt_ral::dcp::CTRL_CLR::CHANNEL_INTERRUPT_ENABLE"],[24275,"imxrt_ral::dcp::CTRL_CLR::CHANNEL_INTERRUPT_ENABLE::RW"],[24279,"imxrt_ral::dcp::CTRL_CLR::CLKGATE"],[24284,"imxrt_ral::dcp::CTRL_CLR::ENABLE_CONTEXT_CACHING"],[24289,"imxrt_ral::dcp::CTRL_CLR::ENABLE_CONTEXT_SWITCHING"],[24294,"imxrt_ral::dcp::CTRL_CLR::GATHER_RESIDUAL_WRITES"],[24299,"imxrt_ral::dcp::CTRL_CLR::PRESENT_CRYPTO"],[24304,"imxrt_ral::dcp::CTRL_CLR::PRESENT_CRYPTO::RW"],[24306,"imxrt_ral::dcp::CTRL_CLR::PRESENT_SHA"],[24311,"imxrt_ral::dcp::CTRL_CLR::PRESENT_SHA::RW"],[24313,"imxrt_ral::dcp::CTRL_CLR::SFTRST"],[24318,"imxrt_ral::dcp::CTRL_SET"],[24326,"imxrt_ral::dcp::CTRL_SET::CHANNEL_INTERRUPT_ENABLE"],[24331,"imxrt_ral::dcp::CTRL_SET::CHANNEL_INTERRUPT_ENABLE::RW"],[24335,"imxrt_ral::dcp::CTRL_SET::CLKGATE"],[24340,"imxrt_ral::dcp::CTRL_SET::ENABLE_CONTEXT_CACHING"],[24345,"imxrt_ral::dcp::CTRL_SET::ENABLE_CONTEXT_SWITCHING"],[24350,"imxrt_ral::dcp::CTRL_SET::GATHER_RESIDUAL_WRITES"],[24355,"imxrt_ral::dcp::CTRL_SET::PRESENT_CRYPTO"],[24360,"imxrt_ral::dcp::CTRL_SET::PRESENT_CRYPTO::RW"],[24362,"imxrt_ral::dcp::CTRL_SET::PRESENT_SHA"],[24367,"imxrt_ral::dcp::CTRL_SET::PRESENT_SHA::RW"],[24369,"imxrt_ral::dcp::CTRL_SET::SFTRST"],[24374,"imxrt_ral::dcp::CTRL_TOG"],[24382,"imxrt_ral::dcp::CTRL_TOG::CHANNEL_INTERRUPT_ENABLE"],[24387,"imxrt_ral::dcp::CTRL_TOG::CHANNEL_INTERRUPT_ENABLE::RW"],[24391,"imxrt_ral::dcp::CTRL_TOG::CLKGATE"],[24396,"imxrt_ral::dcp::CTRL_TOG::ENABLE_CONTEXT_CACHING"],[24401,"imxrt_ral::dcp::CTRL_TOG::ENABLE_CONTEXT_SWITCHING"],[24406,"imxrt_ral::dcp::CTRL_TOG::GATHER_RESIDUAL_WRITES"],[24411,"imxrt_ral::dcp::CTRL_TOG::PRESENT_CRYPTO"],[24416,"imxrt_ral::dcp::CTRL_TOG::PRESENT_CRYPTO::RW"],[24418,"imxrt_ral::dcp::CTRL_TOG::PRESENT_SHA"],[24423,"imxrt_ral::dcp::CTRL_TOG::PRESENT_SHA::RW"],[24425,"imxrt_ral::dcp::CTRL_TOG::SFTRST"],[24430,"imxrt_ral::dcp::DBGDATA"],[24431,"imxrt_ral::dcp::DBGDATA::DATA"],[24436,"imxrt_ral::dcp::DBGSELECT"],[24437,"imxrt_ral::dcp::DBGSELECT::INDEX"],[24442,"imxrt_ral::dcp::DBGSELECT::INDEX::RW"],[24447,"imxrt_ral::dcp::KEY"],[24449,"imxrt_ral::dcp::KEY::INDEX"],[24454,"imxrt_ral::dcp::KEY::SUBWORD"],[24459,"imxrt_ral::dcp::KEYDATA"],[24460,"imxrt_ral::dcp::KEYDATA::DATA"],[24465,"imxrt_ral::dcp::PACKET0"],[24466,"imxrt_ral::dcp::PACKET0::ADDR"],[24471,"imxrt_ral::dcp::PACKET1"],[24496,"imxrt_ral::dcp::PACKET1::CHAIN"],[24501,"imxrt_ral::dcp::PACKET1::CHAIN_CONTIGUOUS"],[24506,"imxrt_ral::dcp::PACKET1::CHECK_HASH"],[24511,"imxrt_ral::dcp::PACKET1::CIPHER_ENCRYPT"],[24516,"imxrt_ral::dcp::PACKET1::CIPHER_ENCRYPT::RW"],[24518,"imxrt_ral::dcp::PACKET1::CIPHER_INIT"],[24523,"imxrt_ral::dcp::PACKET1::CONSTANT_FILL"],[24528,"imxrt_ral::dcp::PACKET1::DECR_SEMAPHORE"],[24533,"imxrt_ral::dcp::PACKET1::ENABLE_BLIT"],[24538,"imxrt_ral::dcp::PACKET1::ENABLE_CIPHER"],[24543,"imxrt_ral::dcp::PACKET1::ENABLE_HASH"],[24548,"imxrt_ral::dcp::PACKET1::ENABLE_MEMCOPY"],[24553,"imxrt_ral::dcp::PACKET1::HASH_INIT"],[24558,"imxrt_ral::dcp::PACKET1::HASH_OUTPUT"],[24563,"imxrt_ral::dcp::PACKET1::HASH_OUTPUT::RW"],[24565,"imxrt_ral::dcp::PACKET1::HASH_TERM"],[24570,"imxrt_ral::dcp::PACKET1::INPUT_BYTESWAP"],[24575,"imxrt_ral::dcp::PACKET1::INPUT_WORDSWAP"],[24580,"imxrt_ral::dcp::PACKET1::INTERRUPT"],[24585,"imxrt_ral::dcp::PACKET1::KEY_BYTESWAP"],[24590,"imxrt_ral::dcp::PACKET1::KEY_WORDSWAP"],[24595,"imxrt_ral::dcp::PACKET1::OTP_KEY"],[24600,"imxrt_ral::dcp::PACKET1::OUTPUT_BYTESWAP"],[24605,"imxrt_ral::dcp::PACKET1::OUTPUT_WORDSWAP"],[24610,"imxrt_ral::dcp::PACKET1::PAYLOAD_KEY"],[24615,"imxrt_ral::dcp::PACKET1::TAG"],[24620,"imxrt_ral::dcp::PACKET1::TEST_SEMA_IRQ"],[24625,"imxrt_ral::dcp::PACKET2"],[24630,"imxrt_ral::dcp::PACKET2::CIPHER_CFG"],[24635,"imxrt_ral::dcp::PACKET2::CIPHER_MODE"],[24640,"imxrt_ral::dcp::PACKET2::CIPHER_MODE::RW"],[24642,"imxrt_ral::dcp::PACKET2::CIPHER_SELECT"],[24647,"imxrt_ral::dcp::PACKET2::CIPHER_SELECT::RW"],[24648,"imxrt_ral::dcp::PACKET2::HASH_SELECT"],[24653,"imxrt_ral::dcp::PACKET2::HASH_SELECT::RW"],[24656,"imxrt_ral::dcp::PACKET2::KEY_SELECT"],[24661,"imxrt_ral::dcp::PACKET2::KEY_SELECT::RW"],[24667,"imxrt_ral::dcp::PACKET3"],[24668,"imxrt_ral::dcp::PACKET3::ADDR"],[24673,"imxrt_ral::dcp::PACKET4"],[24674,"imxrt_ral::dcp::PACKET4::ADDR"],[24679,"imxrt_ral::dcp::PACKET5"],[24680,"imxrt_ral::dcp::PACKET5::COUNT"],[24685,"imxrt_ral::dcp::PACKET6"],[24686,"imxrt_ral::dcp::PACKET6::ADDR"],[24691,"imxrt_ral::dcp::PAGETABLE"],[24694,"imxrt_ral::dcp::PAGETABLE::BASE"],[24699,"imxrt_ral::dcp::PAGETABLE::ENABLE"],[24704,"imxrt_ral::dcp::PAGETABLE::FLUSH"],[24709,"imxrt_ral::dcp::STAT"],[24713,"imxrt_ral::dcp::STAT::CUR_CHANNEL"],[24718,"imxrt_ral::dcp::STAT::CUR_CHANNEL::RW"],[24723,"imxrt_ral::dcp::STAT::IRQ"],[24728,"imxrt_ral::dcp::STAT::OTP_KEY_READY"],[24733,"imxrt_ral::dcp::STAT::READY_CHANNELS"],[24738,"imxrt_ral::dcp::STAT::READY_CHANNELS::RW"],[24742,"imxrt_ral::dcp::STAT_CLR"],[24746,"imxrt_ral::dcp::STAT_CLR::CUR_CHANNEL"],[24751,"imxrt_ral::dcp::STAT_CLR::CUR_CHANNEL::RW"],[24756,"imxrt_ral::dcp::STAT_CLR::IRQ"],[24761,"imxrt_ral::dcp::STAT_CLR::OTP_KEY_READY"],[24766,"imxrt_ral::dcp::STAT_CLR::READY_CHANNELS"],[24771,"imxrt_ral::dcp::STAT_CLR::READY_CHANNELS::RW"],[24775,"imxrt_ral::dcp::STAT_SET"],[24779,"imxrt_ral::dcp::STAT_SET::CUR_CHANNEL"],[24784,"imxrt_ral::dcp::STAT_SET::CUR_CHANNEL::RW"],[24789,"imxrt_ral::dcp::STAT_SET::IRQ"],[24794,"imxrt_ral::dcp::STAT_SET::OTP_KEY_READY"],[24799,"imxrt_ral::dcp::STAT_SET::READY_CHANNELS"],[24804,"imxrt_ral::dcp::STAT_SET::READY_CHANNELS::RW"],[24808,"imxrt_ral::dcp::STAT_TOG"],[24812,"imxrt_ral::dcp::STAT_TOG::CUR_CHANNEL"],[24817,"imxrt_ral::dcp::STAT_TOG::CUR_CHANNEL::RW"],[24822,"imxrt_ral::dcp::STAT_TOG::IRQ"],[24827,"imxrt_ral::dcp::STAT_TOG::OTP_KEY_READY"],[24832,"imxrt_ral::dcp::STAT_TOG::READY_CHANNELS"],[24837,"imxrt_ral::dcp::STAT_TOG::READY_CHANNELS::RW"],[24841,"imxrt_ral::dcp::VERSION"],[24844,"imxrt_ral::dcp::VERSION::MAJOR"],[24849,"imxrt_ral::dcp::VERSION::MINOR"],[24854,"imxrt_ral::dcp::VERSION::STEP"],[24859,"imxrt_ral::dma"],[24970,"imxrt_ral::dma::CDNE"],[24973,"imxrt_ral::dma::CDNE::CADN"],[24978,"imxrt_ral::dma::CDNE::CADN::RW"],[24980,"imxrt_ral::dma::CDNE::CDNE"],[24985,"imxrt_ral::dma::CDNE::NOP"],[24990,"imxrt_ral::dma::CDNE::NOP::RW"],[24992,"imxrt_ral::dma::CEEI"],[24995,"imxrt_ral::dma::CEEI::CAEE"],[25000,"imxrt_ral::dma::CEEI::CAEE::RW"],[25002,"imxrt_ral::dma::CEEI::CEEI"],[25007,"imxrt_ral::dma::CEEI::NOP"],[25012,"imxrt_ral::dma::CEEI::NOP::RW"],[25014,"imxrt_ral::dma::CERQ"],[25017,"imxrt_ral::dma::CERQ::CAER"],[25022,"imxrt_ral::dma::CERQ::CAER::RW"],[25024,"imxrt_ral::dma::CERQ::CERQ"],[25029,"imxrt_ral::dma::CERQ::NOP"],[25034,"imxrt_ral::dma::CERQ::NOP::RW"],[25036,"imxrt_ral::dma::CERR"],[25039,"imxrt_ral::dma::CERR::CAEI"],[25044,"imxrt_ral::dma::CERR::CAEI::RW"],[25046,"imxrt_ral::dma::CERR::CERR"],[25051,"imxrt_ral::dma::CERR::NOP"],[25056,"imxrt_ral::dma::CERR::NOP::RW"],[25058,"imxrt_ral::dma::CINT"],[25061,"imxrt_ral::dma::CINT::CAIR"],[25066,"imxrt_ral::dma::CINT::CAIR::RW"],[25068,"imxrt_ral::dma::CINT::CINT"],[25073,"imxrt_ral::dma::CINT::NOP"],[25078,"imxrt_ral::dma::CINT::NOP::RW"],[25080,"imxrt_ral::dma::CR"],[25092,"imxrt_ral::dma::CR::ACTIVE"],[25097,"imxrt_ral::dma::CR::ACTIVE::RW"],[25099,"imxrt_ral::dma::CR::CLM"],[25104,"imxrt_ral::dma::CR::CLM::RW"],[25106,"imxrt_ral::dma::CR::CX"],[25111,"imxrt_ral::dma::CR::CX::RW"],[25113,"imxrt_ral::dma::CR::ECX"],[25118,"imxrt_ral::dma::CR::ECX::RW"],[25120,"imxrt_ral::dma::CR::EDBG"],[25125,"imxrt_ral::dma::CR::EDBG::RW"],[25127,"imxrt_ral::dma::CR::EMLM"],[25132,"imxrt_ral::dma::CR::EMLM::RW"],[25134,"imxrt_ral::dma::CR::ERCA"],[25139,"imxrt_ral::dma::CR::ERCA::RW"],[25141,"imxrt_ral::dma::CR::ERGA"],[25146,"imxrt_ral::dma::CR::ERGA::RW"],[25148,"imxrt_ral::dma::CR::GRP0PRI"],[25153,"imxrt_ral::dma::CR::GRP1PRI"],[25158,"imxrt_ral::dma::CR::HALT"],[25163,"imxrt_ral::dma::CR::HALT::RW"],[25165,"imxrt_ral::dma::CR::HOE"],[25170,"imxrt_ral::dma::CR::HOE::RW"],[25172,"imxrt_ral::dma::DCHPRI0"],[25176,"imxrt_ral::dma::DCHPRI0::CHPRI"],[25181,"imxrt_ral::dma::DCHPRI0::DPA"],[25186,"imxrt_ral::dma::DCHPRI0::DPA::RW"],[25188,"imxrt_ral::dma::DCHPRI0::ECP"],[25193,"imxrt_ral::dma::DCHPRI0::ECP::RW"],[25195,"imxrt_ral::dma::DCHPRI0::GRPPRI"],[25200,"imxrt_ral::dma::DCHPRI1"],[25204,"imxrt_ral::dma::DCHPRI10"],[25208,"imxrt_ral::dma::DCHPRI10::CHPRI"],[25213,"imxrt_ral::dma::DCHPRI10::DPA"],[25218,"imxrt_ral::dma::DCHPRI10::DPA::RW"],[25220,"imxrt_ral::dma::DCHPRI10::ECP"],[25225,"imxrt_ral::dma::DCHPRI10::ECP::RW"],[25227,"imxrt_ral::dma::DCHPRI10::GRPPRI"],[25232,"imxrt_ral::dma::DCHPRI11"],[25236,"imxrt_ral::dma::DCHPRI11::CHPRI"],[25241,"imxrt_ral::dma::DCHPRI11::DPA"],[25246,"imxrt_ral::dma::DCHPRI11::DPA::RW"],[25248,"imxrt_ral::dma::DCHPRI11::ECP"],[25253,"imxrt_ral::dma::DCHPRI11::ECP::RW"],[25255,"imxrt_ral::dma::DCHPRI11::GRPPRI"],[25260,"imxrt_ral::dma::DCHPRI12"],[25264,"imxrt_ral::dma::DCHPRI12::CHPRI"],[25269,"imxrt_ral::dma::DCHPRI12::DPA"],[25274,"imxrt_ral::dma::DCHPRI12::DPA::RW"],[25276,"imxrt_ral::dma::DCHPRI12::ECP"],[25281,"imxrt_ral::dma::DCHPRI12::ECP::RW"],[25283,"imxrt_ral::dma::DCHPRI12::GRPPRI"],[25288,"imxrt_ral::dma::DCHPRI13"],[25292,"imxrt_ral::dma::DCHPRI13::CHPRI"],[25297,"imxrt_ral::dma::DCHPRI13::DPA"],[25302,"imxrt_ral::dma::DCHPRI13::DPA::RW"],[25304,"imxrt_ral::dma::DCHPRI13::ECP"],[25309,"imxrt_ral::dma::DCHPRI13::ECP::RW"],[25311,"imxrt_ral::dma::DCHPRI13::GRPPRI"],[25316,"imxrt_ral::dma::DCHPRI14"],[25320,"imxrt_ral::dma::DCHPRI14::CHPRI"],[25325,"imxrt_ral::dma::DCHPRI14::DPA"],[25330,"imxrt_ral::dma::DCHPRI14::DPA::RW"],[25332,"imxrt_ral::dma::DCHPRI14::ECP"],[25337,"imxrt_ral::dma::DCHPRI14::ECP::RW"],[25339,"imxrt_ral::dma::DCHPRI14::GRPPRI"],[25344,"imxrt_ral::dma::DCHPRI15"],[25348,"imxrt_ral::dma::DCHPRI15::CHPRI"],[25353,"imxrt_ral::dma::DCHPRI15::DPA"],[25358,"imxrt_ral::dma::DCHPRI15::DPA::RW"],[25360,"imxrt_ral::dma::DCHPRI15::ECP"],[25365,"imxrt_ral::dma::DCHPRI15::ECP::RW"],[25367,"imxrt_ral::dma::DCHPRI15::GRPPRI"],[25372,"imxrt_ral::dma::DCHPRI16"],[25376,"imxrt_ral::dma::DCHPRI16::CHPRI"],[25381,"imxrt_ral::dma::DCHPRI16::DPA"],[25386,"imxrt_ral::dma::DCHPRI16::DPA::RW"],[25388,"imxrt_ral::dma::DCHPRI16::ECP"],[25393,"imxrt_ral::dma::DCHPRI16::ECP::RW"],[25395,"imxrt_ral::dma::DCHPRI16::GRPPRI"],[25400,"imxrt_ral::dma::DCHPRI17"],[25404,"imxrt_ral::dma::DCHPRI17::CHPRI"],[25409,"imxrt_ral::dma::DCHPRI17::DPA"],[25414,"imxrt_ral::dma::DCHPRI17::DPA::RW"],[25416,"imxrt_ral::dma::DCHPRI17::ECP"],[25421,"imxrt_ral::dma::DCHPRI17::ECP::RW"],[25423,"imxrt_ral::dma::DCHPRI17::GRPPRI"],[25428,"imxrt_ral::dma::DCHPRI18"],[25432,"imxrt_ral::dma::DCHPRI18::CHPRI"],[25437,"imxrt_ral::dma::DCHPRI18::DPA"],[25442,"imxrt_ral::dma::DCHPRI18::DPA::RW"],[25444,"imxrt_ral::dma::DCHPRI18::ECP"],[25449,"imxrt_ral::dma::DCHPRI18::ECP::RW"],[25451,"imxrt_ral::dma::DCHPRI18::GRPPRI"],[25456,"imxrt_ral::dma::DCHPRI19"],[25460,"imxrt_ral::dma::DCHPRI19::CHPRI"],[25465,"imxrt_ral::dma::DCHPRI19::DPA"],[25470,"imxrt_ral::dma::DCHPRI19::DPA::RW"],[25472,"imxrt_ral::dma::DCHPRI19::ECP"],[25477,"imxrt_ral::dma::DCHPRI19::ECP::RW"],[25479,"imxrt_ral::dma::DCHPRI19::GRPPRI"],[25484,"imxrt_ral::dma::DCHPRI1::CHPRI"],[25489,"imxrt_ral::dma::DCHPRI1::DPA"],[25494,"imxrt_ral::dma::DCHPRI1::DPA::RW"],[25496,"imxrt_ral::dma::DCHPRI1::ECP"],[25501,"imxrt_ral::dma::DCHPRI1::ECP::RW"],[25503,"imxrt_ral::dma::DCHPRI1::GRPPRI"],[25508,"imxrt_ral::dma::DCHPRI2"],[25512,"imxrt_ral::dma::DCHPRI20"],[25516,"imxrt_ral::dma::DCHPRI20::CHPRI"],[25521,"imxrt_ral::dma::DCHPRI20::DPA"],[25526,"imxrt_ral::dma::DCHPRI20::DPA::RW"],[25528,"imxrt_ral::dma::DCHPRI20::ECP"],[25533,"imxrt_ral::dma::DCHPRI20::ECP::RW"],[25535,"imxrt_ral::dma::DCHPRI20::GRPPRI"],[25540,"imxrt_ral::dma::DCHPRI21"],[25544,"imxrt_ral::dma::DCHPRI21::CHPRI"],[25549,"imxrt_ral::dma::DCHPRI21::DPA"],[25554,"imxrt_ral::dma::DCHPRI21::DPA::RW"],[25556,"imxrt_ral::dma::DCHPRI21::ECP"],[25561,"imxrt_ral::dma::DCHPRI21::ECP::RW"],[25563,"imxrt_ral::dma::DCHPRI21::GRPPRI"],[25568,"imxrt_ral::dma::DCHPRI22"],[25572,"imxrt_ral::dma::DCHPRI22::CHPRI"],[25577,"imxrt_ral::dma::DCHPRI22::DPA"],[25582,"imxrt_ral::dma::DCHPRI22::DPA::RW"],[25584,"imxrt_ral::dma::DCHPRI22::ECP"],[25589,"imxrt_ral::dma::DCHPRI22::ECP::RW"],[25591,"imxrt_ral::dma::DCHPRI22::GRPPRI"],[25596,"imxrt_ral::dma::DCHPRI23"],[25600,"imxrt_ral::dma::DCHPRI23::CHPRI"],[25605,"imxrt_ral::dma::DCHPRI23::DPA"],[25610,"imxrt_ral::dma::DCHPRI23::DPA::RW"],[25612,"imxrt_ral::dma::DCHPRI23::ECP"],[25617,"imxrt_ral::dma::DCHPRI23::ECP::RW"],[25619,"imxrt_ral::dma::DCHPRI23::GRPPRI"],[25624,"imxrt_ral::dma::DCHPRI24"],[25628,"imxrt_ral::dma::DCHPRI24::CHPRI"],[25633,"imxrt_ral::dma::DCHPRI24::DPA"],[25638,"imxrt_ral::dma::DCHPRI24::DPA::RW"],[25640,"imxrt_ral::dma::DCHPRI24::ECP"],[25645,"imxrt_ral::dma::DCHPRI24::ECP::RW"],[25647,"imxrt_ral::dma::DCHPRI24::GRPPRI"],[25652,"imxrt_ral::dma::DCHPRI25"],[25656,"imxrt_ral::dma::DCHPRI25::CHPRI"],[25661,"imxrt_ral::dma::DCHPRI25::DPA"],[25666,"imxrt_ral::dma::DCHPRI25::DPA::RW"],[25668,"imxrt_ral::dma::DCHPRI25::ECP"],[25673,"imxrt_ral::dma::DCHPRI25::ECP::RW"],[25675,"imxrt_ral::dma::DCHPRI25::GRPPRI"],[25680,"imxrt_ral::dma::DCHPRI26"],[25684,"imxrt_ral::dma::DCHPRI26::CHPRI"],[25689,"imxrt_ral::dma::DCHPRI26::DPA"],[25694,"imxrt_ral::dma::DCHPRI26::DPA::RW"],[25696,"imxrt_ral::dma::DCHPRI26::ECP"],[25701,"imxrt_ral::dma::DCHPRI26::ECP::RW"],[25703,"imxrt_ral::dma::DCHPRI26::GRPPRI"],[25708,"imxrt_ral::dma::DCHPRI27"],[25712,"imxrt_ral::dma::DCHPRI27::CHPRI"],[25717,"imxrt_ral::dma::DCHPRI27::DPA"],[25722,"imxrt_ral::dma::DCHPRI27::DPA::RW"],[25724,"imxrt_ral::dma::DCHPRI27::ECP"],[25729,"imxrt_ral::dma::DCHPRI27::ECP::RW"],[25731,"imxrt_ral::dma::DCHPRI27::GRPPRI"],[25736,"imxrt_ral::dma::DCHPRI28"],[25740,"imxrt_ral::dma::DCHPRI28::CHPRI"],[25745,"imxrt_ral::dma::DCHPRI28::DPA"],[25750,"imxrt_ral::dma::DCHPRI28::DPA::RW"],[25752,"imxrt_ral::dma::DCHPRI28::ECP"],[25757,"imxrt_ral::dma::DCHPRI28::ECP::RW"],[25759,"imxrt_ral::dma::DCHPRI28::GRPPRI"],[25764,"imxrt_ral::dma::DCHPRI29"],[25768,"imxrt_ral::dma::DCHPRI29::CHPRI"],[25773,"imxrt_ral::dma::DCHPRI29::DPA"],[25778,"imxrt_ral::dma::DCHPRI29::DPA::RW"],[25780,"imxrt_ral::dma::DCHPRI29::ECP"],[25785,"imxrt_ral::dma::DCHPRI29::ECP::RW"],[25787,"imxrt_ral::dma::DCHPRI29::GRPPRI"],[25792,"imxrt_ral::dma::DCHPRI2::CHPRI"],[25797,"imxrt_ral::dma::DCHPRI2::DPA"],[25802,"imxrt_ral::dma::DCHPRI2::DPA::RW"],[25804,"imxrt_ral::dma::DCHPRI2::ECP"],[25809,"imxrt_ral::dma::DCHPRI2::ECP::RW"],[25811,"imxrt_ral::dma::DCHPRI2::GRPPRI"],[25816,"imxrt_ral::dma::DCHPRI3"],[25820,"imxrt_ral::dma::DCHPRI30"],[25824,"imxrt_ral::dma::DCHPRI30::CHPRI"],[25829,"imxrt_ral::dma::DCHPRI30::DPA"],[25834,"imxrt_ral::dma::DCHPRI30::DPA::RW"],[25836,"imxrt_ral::dma::DCHPRI30::ECP"],[25841,"imxrt_ral::dma::DCHPRI30::ECP::RW"],[25843,"imxrt_ral::dma::DCHPRI30::GRPPRI"],[25848,"imxrt_ral::dma::DCHPRI31"],[25852,"imxrt_ral::dma::DCHPRI31::CHPRI"],[25857,"imxrt_ral::dma::DCHPRI31::DPA"],[25862,"imxrt_ral::dma::DCHPRI31::DPA::RW"],[25864,"imxrt_ral::dma::DCHPRI31::ECP"],[25869,"imxrt_ral::dma::DCHPRI31::ECP::RW"],[25871,"imxrt_ral::dma::DCHPRI31::GRPPRI"],[25876,"imxrt_ral::dma::DCHPRI3::CHPRI"],[25881,"imxrt_ral::dma::DCHPRI3::DPA"],[25886,"imxrt_ral::dma::DCHPRI3::DPA::RW"],[25888,"imxrt_ral::dma::DCHPRI3::ECP"],[25893,"imxrt_ral::dma::DCHPRI3::ECP::RW"],[25895,"imxrt_ral::dma::DCHPRI3::GRPPRI"],[25900,"imxrt_ral::dma::DCHPRI4"],[25904,"imxrt_ral::dma::DCHPRI4::CHPRI"],[25909,"imxrt_ral::dma::DCHPRI4::DPA"],[25914,"imxrt_ral::dma::DCHPRI4::DPA::RW"],[25916,"imxrt_ral::dma::DCHPRI4::ECP"],[25921,"imxrt_ral::dma::DCHPRI4::ECP::RW"],[25923,"imxrt_ral::dma::DCHPRI4::GRPPRI"],[25928,"imxrt_ral::dma::DCHPRI5"],[25932,"imxrt_ral::dma::DCHPRI5::CHPRI"],[25937,"imxrt_ral::dma::DCHPRI5::DPA"],[25942,"imxrt_ral::dma::DCHPRI5::DPA::RW"],[25944,"imxrt_ral::dma::DCHPRI5::ECP"],[25949,"imxrt_ral::dma::DCHPRI5::ECP::RW"],[25951,"imxrt_ral::dma::DCHPRI5::GRPPRI"],[25956,"imxrt_ral::dma::DCHPRI6"],[25960,"imxrt_ral::dma::DCHPRI6::CHPRI"],[25965,"imxrt_ral::dma::DCHPRI6::DPA"],[25970,"imxrt_ral::dma::DCHPRI6::DPA::RW"],[25972,"imxrt_ral::dma::DCHPRI6::ECP"],[25977,"imxrt_ral::dma::DCHPRI6::ECP::RW"],[25979,"imxrt_ral::dma::DCHPRI6::GRPPRI"],[25984,"imxrt_ral::dma::DCHPRI7"],[25988,"imxrt_ral::dma::DCHPRI7::CHPRI"],[25993,"imxrt_ral::dma::DCHPRI7::DPA"],[25998,"imxrt_ral::dma::DCHPRI7::DPA::RW"],[26000,"imxrt_ral::dma::DCHPRI7::ECP"],[26005,"imxrt_ral::dma::DCHPRI7::ECP::RW"],[26007,"imxrt_ral::dma::DCHPRI7::GRPPRI"],[26012,"imxrt_ral::dma::DCHPRI8"],[26016,"imxrt_ral::dma::DCHPRI8::CHPRI"],[26021,"imxrt_ral::dma::DCHPRI8::DPA"],[26026,"imxrt_ral::dma::DCHPRI8::DPA::RW"],[26028,"imxrt_ral::dma::DCHPRI8::ECP"],[26033,"imxrt_ral::dma::DCHPRI8::ECP::RW"],[26035,"imxrt_ral::dma::DCHPRI8::GRPPRI"],[26040,"imxrt_ral::dma::DCHPRI9"],[26044,"imxrt_ral::dma::DCHPRI9::CHPRI"],[26049,"imxrt_ral::dma::DCHPRI9::DPA"],[26054,"imxrt_ral::dma::DCHPRI9::DPA::RW"],[26056,"imxrt_ral::dma::DCHPRI9::ECP"],[26061,"imxrt_ral::dma::DCHPRI9::ECP::RW"],[26063,"imxrt_ral::dma::DCHPRI9::GRPPRI"],[26068,"imxrt_ral::dma::EARS"],[26100,"imxrt_ral::dma::EARS::EDREQ_0"],[26105,"imxrt_ral::dma::EARS::EDREQ_0::RW"],[26107,"imxrt_ral::dma::EARS::EDREQ_1"],[26112,"imxrt_ral::dma::EARS::EDREQ_10"],[26117,"imxrt_ral::dma::EARS::EDREQ_10::RW"],[26119,"imxrt_ral::dma::EARS::EDREQ_11"],[26124,"imxrt_ral::dma::EARS::EDREQ_11::RW"],[26126,"imxrt_ral::dma::EARS::EDREQ_12"],[26131,"imxrt_ral::dma::EARS::EDREQ_12::RW"],[26133,"imxrt_ral::dma::EARS::EDREQ_13"],[26138,"imxrt_ral::dma::EARS::EDREQ_13::RW"],[26140,"imxrt_ral::dma::EARS::EDREQ_14"],[26145,"imxrt_ral::dma::EARS::EDREQ_14::RW"],[26147,"imxrt_ral::dma::EARS::EDREQ_15"],[26152,"imxrt_ral::dma::EARS::EDREQ_15::RW"],[26154,"imxrt_ral::dma::EARS::EDREQ_16"],[26159,"imxrt_ral::dma::EARS::EDREQ_16::RW"],[26161,"imxrt_ral::dma::EARS::EDREQ_17"],[26166,"imxrt_ral::dma::EARS::EDREQ_17::RW"],[26168,"imxrt_ral::dma::EARS::EDREQ_18"],[26173,"imxrt_ral::dma::EARS::EDREQ_18::RW"],[26175,"imxrt_ral::dma::EARS::EDREQ_19"],[26180,"imxrt_ral::dma::EARS::EDREQ_19::RW"],[26182,"imxrt_ral::dma::EARS::EDREQ_1::RW"],[26184,"imxrt_ral::dma::EARS::EDREQ_2"],[26189,"imxrt_ral::dma::EARS::EDREQ_20"],[26194,"imxrt_ral::dma::EARS::EDREQ_20::RW"],[26196,"imxrt_ral::dma::EARS::EDREQ_21"],[26201,"imxrt_ral::dma::EARS::EDREQ_21::RW"],[26203,"imxrt_ral::dma::EARS::EDREQ_22"],[26208,"imxrt_ral::dma::EARS::EDREQ_22::RW"],[26210,"imxrt_ral::dma::EARS::EDREQ_23"],[26215,"imxrt_ral::dma::EARS::EDREQ_23::RW"],[26217,"imxrt_ral::dma::EARS::EDREQ_24"],[26222,"imxrt_ral::dma::EARS::EDREQ_24::RW"],[26224,"imxrt_ral::dma::EARS::EDREQ_25"],[26229,"imxrt_ral::dma::EARS::EDREQ_25::RW"],[26231,"imxrt_ral::dma::EARS::EDREQ_26"],[26236,"imxrt_ral::dma::EARS::EDREQ_26::RW"],[26238,"imxrt_ral::dma::EARS::EDREQ_27"],[26243,"imxrt_ral::dma::EARS::EDREQ_27::RW"],[26245,"imxrt_ral::dma::EARS::EDREQ_28"],[26250,"imxrt_ral::dma::EARS::EDREQ_28::RW"],[26252,"imxrt_ral::dma::EARS::EDREQ_29"],[26257,"imxrt_ral::dma::EARS::EDREQ_29::RW"],[26259,"imxrt_ral::dma::EARS::EDREQ_2::RW"],[26261,"imxrt_ral::dma::EARS::EDREQ_3"],[26266,"imxrt_ral::dma::EARS::EDREQ_30"],[26271,"imxrt_ral::dma::EARS::EDREQ_30::RW"],[26273,"imxrt_ral::dma::EARS::EDREQ_31"],[26278,"imxrt_ral::dma::EARS::EDREQ_31::RW"],[26280,"imxrt_ral::dma::EARS::EDREQ_3::RW"],[26282,"imxrt_ral::dma::EARS::EDREQ_4"],[26287,"imxrt_ral::dma::EARS::EDREQ_4::RW"],[26289,"imxrt_ral::dma::EARS::EDREQ_5"],[26294,"imxrt_ral::dma::EARS::EDREQ_5::RW"],[26296,"imxrt_ral::dma::EARS::EDREQ_6"],[26301,"imxrt_ral::dma::EARS::EDREQ_6::RW"],[26303,"imxrt_ral::dma::EARS::EDREQ_7"],[26308,"imxrt_ral::dma::EARS::EDREQ_7::RW"],[26310,"imxrt_ral::dma::EARS::EDREQ_8"],[26315,"imxrt_ral::dma::EARS::EDREQ_8::RW"],[26317,"imxrt_ral::dma::EARS::EDREQ_9"],[26322,"imxrt_ral::dma::EARS::EDREQ_9::RW"],[26324,"imxrt_ral::dma::EEI"],[26356,"imxrt_ral::dma::EEI::EEI0"],[26361,"imxrt_ral::dma::EEI::EEI0::RW"],[26363,"imxrt_ral::dma::EEI::EEI1"],[26368,"imxrt_ral::dma::EEI::EEI10"],[26373,"imxrt_ral::dma::EEI::EEI10::RW"],[26375,"imxrt_ral::dma::EEI::EEI11"],[26380,"imxrt_ral::dma::EEI::EEI11::RW"],[26382,"imxrt_ral::dma::EEI::EEI12"],[26387,"imxrt_ral::dma::EEI::EEI12::RW"],[26389,"imxrt_ral::dma::EEI::EEI13"],[26394,"imxrt_ral::dma::EEI::EEI13::RW"],[26396,"imxrt_ral::dma::EEI::EEI14"],[26401,"imxrt_ral::dma::EEI::EEI14::RW"],[26403,"imxrt_ral::dma::EEI::EEI15"],[26408,"imxrt_ral::dma::EEI::EEI15::RW"],[26410,"imxrt_ral::dma::EEI::EEI16"],[26415,"imxrt_ral::dma::EEI::EEI16::RW"],[26417,"imxrt_ral::dma::EEI::EEI17"],[26422,"imxrt_ral::dma::EEI::EEI17::RW"],[26424,"imxrt_ral::dma::EEI::EEI18"],[26429,"imxrt_ral::dma::EEI::EEI18::RW"],[26431,"imxrt_ral::dma::EEI::EEI19"],[26436,"imxrt_ral::dma::EEI::EEI19::RW"],[26438,"imxrt_ral::dma::EEI::EEI1::RW"],[26440,"imxrt_ral::dma::EEI::EEI2"],[26445,"imxrt_ral::dma::EEI::EEI20"],[26450,"imxrt_ral::dma::EEI::EEI20::RW"],[26452,"imxrt_ral::dma::EEI::EEI21"],[26457,"imxrt_ral::dma::EEI::EEI21::RW"],[26459,"imxrt_ral::dma::EEI::EEI22"],[26464,"imxrt_ral::dma::EEI::EEI22::RW"],[26466,"imxrt_ral::dma::EEI::EEI23"],[26471,"imxrt_ral::dma::EEI::EEI23::RW"],[26473,"imxrt_ral::dma::EEI::EEI24"],[26478,"imxrt_ral::dma::EEI::EEI24::RW"],[26480,"imxrt_ral::dma::EEI::EEI25"],[26485,"imxrt_ral::dma::EEI::EEI25::RW"],[26487,"imxrt_ral::dma::EEI::EEI26"],[26492,"imxrt_ral::dma::EEI::EEI26::RW"],[26494,"imxrt_ral::dma::EEI::EEI27"],[26499,"imxrt_ral::dma::EEI::EEI27::RW"],[26501,"imxrt_ral::dma::EEI::EEI28"],[26506,"imxrt_ral::dma::EEI::EEI28::RW"],[26508,"imxrt_ral::dma::EEI::EEI29"],[26513,"imxrt_ral::dma::EEI::EEI29::RW"],[26515,"imxrt_ral::dma::EEI::EEI2::RW"],[26517,"imxrt_ral::dma::EEI::EEI3"],[26522,"imxrt_ral::dma::EEI::EEI30"],[26527,"imxrt_ral::dma::EEI::EEI30::RW"],[26529,"imxrt_ral::dma::EEI::EEI31"],[26534,"imxrt_ral::dma::EEI::EEI31::RW"],[26536,"imxrt_ral::dma::EEI::EEI3::RW"],[26538,"imxrt_ral::dma::EEI::EEI4"],[26543,"imxrt_ral::dma::EEI::EEI4::RW"],[26545,"imxrt_ral::dma::EEI::EEI5"],[26550,"imxrt_ral::dma::EEI::EEI5::RW"],[26552,"imxrt_ral::dma::EEI::EEI6"],[26557,"imxrt_ral::dma::EEI::EEI6::RW"],[26559,"imxrt_ral::dma::EEI::EEI7"],[26564,"imxrt_ral::dma::EEI::EEI7::RW"],[26566,"imxrt_ral::dma::EEI::EEI8"],[26571,"imxrt_ral::dma::EEI::EEI8::RW"],[26573,"imxrt_ral::dma::EEI::EEI9"],[26578,"imxrt_ral::dma::EEI::EEI9::RW"],[26580,"imxrt_ral::dma::ERQ"],[26612,"imxrt_ral::dma::ERQ::ERQ0"],[26617,"imxrt_ral::dma::ERQ::ERQ0::RW"],[26619,"imxrt_ral::dma::ERQ::ERQ1"],[26624,"imxrt_ral::dma::ERQ::ERQ10"],[26629,"imxrt_ral::dma::ERQ::ERQ10::RW"],[26631,"imxrt_ral::dma::ERQ::ERQ11"],[26636,"imxrt_ral::dma::ERQ::ERQ11::RW"],[26638,"imxrt_ral::dma::ERQ::ERQ12"],[26643,"imxrt_ral::dma::ERQ::ERQ12::RW"],[26645,"imxrt_ral::dma::ERQ::ERQ13"],[26650,"imxrt_ral::dma::ERQ::ERQ13::RW"],[26652,"imxrt_ral::dma::ERQ::ERQ14"],[26657,"imxrt_ral::dma::ERQ::ERQ14::RW"],[26659,"imxrt_ral::dma::ERQ::ERQ15"],[26664,"imxrt_ral::dma::ERQ::ERQ15::RW"],[26666,"imxrt_ral::dma::ERQ::ERQ16"],[26671,"imxrt_ral::dma::ERQ::ERQ16::RW"],[26673,"imxrt_ral::dma::ERQ::ERQ17"],[26678,"imxrt_ral::dma::ERQ::ERQ17::RW"],[26680,"imxrt_ral::dma::ERQ::ERQ18"],[26685,"imxrt_ral::dma::ERQ::ERQ18::RW"],[26687,"imxrt_ral::dma::ERQ::ERQ19"],[26692,"imxrt_ral::dma::ERQ::ERQ19::RW"],[26694,"imxrt_ral::dma::ERQ::ERQ1::RW"],[26696,"imxrt_ral::dma::ERQ::ERQ2"],[26701,"imxrt_ral::dma::ERQ::ERQ20"],[26706,"imxrt_ral::dma::ERQ::ERQ20::RW"],[26708,"imxrt_ral::dma::ERQ::ERQ21"],[26713,"imxrt_ral::dma::ERQ::ERQ21::RW"],[26715,"imxrt_ral::dma::ERQ::ERQ22"],[26720,"imxrt_ral::dma::ERQ::ERQ22::RW"],[26722,"imxrt_ral::dma::ERQ::ERQ23"],[26727,"imxrt_ral::dma::ERQ::ERQ23::RW"],[26729,"imxrt_ral::dma::ERQ::ERQ24"],[26734,"imxrt_ral::dma::ERQ::ERQ24::RW"],[26736,"imxrt_ral::dma::ERQ::ERQ25"],[26741,"imxrt_ral::dma::ERQ::ERQ25::RW"],[26743,"imxrt_ral::dma::ERQ::ERQ26"],[26748,"imxrt_ral::dma::ERQ::ERQ26::RW"],[26750,"imxrt_ral::dma::ERQ::ERQ27"],[26755,"imxrt_ral::dma::ERQ::ERQ27::RW"],[26757,"imxrt_ral::dma::ERQ::ERQ28"],[26762,"imxrt_ral::dma::ERQ::ERQ28::RW"],[26764,"imxrt_ral::dma::ERQ::ERQ29"],[26769,"imxrt_ral::dma::ERQ::ERQ29::RW"],[26771,"imxrt_ral::dma::ERQ::ERQ2::RW"],[26773,"imxrt_ral::dma::ERQ::ERQ3"],[26778,"imxrt_ral::dma::ERQ::ERQ30"],[26783,"imxrt_ral::dma::ERQ::ERQ30::RW"],[26785,"imxrt_ral::dma::ERQ::ERQ31"],[26790,"imxrt_ral::dma::ERQ::ERQ31::RW"],[26792,"imxrt_ral::dma::ERQ::ERQ3::RW"],[26794,"imxrt_ral::dma::ERQ::ERQ4"],[26799,"imxrt_ral::dma::ERQ::ERQ4::RW"],[26801,"imxrt_ral::dma::ERQ::ERQ5"],[26806,"imxrt_ral::dma::ERQ::ERQ5::RW"],[26808,"imxrt_ral::dma::ERQ::ERQ6"],[26813,"imxrt_ral::dma::ERQ::ERQ6::RW"],[26815,"imxrt_ral::dma::ERQ::ERQ7"],[26820,"imxrt_ral::dma::ERQ::ERQ7::RW"],[26822,"imxrt_ral::dma::ERQ::ERQ8"],[26827,"imxrt_ral::dma::ERQ::ERQ8::RW"],[26829,"imxrt_ral::dma::ERQ::ERQ9"],[26834,"imxrt_ral::dma::ERQ::ERQ9::RW"],[26836,"imxrt_ral::dma::ERR"],[26868,"imxrt_ral::dma::ERR::ERR0"],[26873,"imxrt_ral::dma::ERR::ERR0::RW"],[26875,"imxrt_ral::dma::ERR::ERR1"],[26880,"imxrt_ral::dma::ERR::ERR10"],[26885,"imxrt_ral::dma::ERR::ERR10::RW"],[26887,"imxrt_ral::dma::ERR::ERR11"],[26892,"imxrt_ral::dma::ERR::ERR11::RW"],[26894,"imxrt_ral::dma::ERR::ERR12"],[26899,"imxrt_ral::dma::ERR::ERR12::RW"],[26901,"imxrt_ral::dma::ERR::ERR13"],[26906,"imxrt_ral::dma::ERR::ERR13::RW"],[26908,"imxrt_ral::dma::ERR::ERR14"],[26913,"imxrt_ral::dma::ERR::ERR14::RW"],[26915,"imxrt_ral::dma::ERR::ERR15"],[26920,"imxrt_ral::dma::ERR::ERR15::RW"],[26922,"imxrt_ral::dma::ERR::ERR16"],[26927,"imxrt_ral::dma::ERR::ERR16::RW"],[26929,"imxrt_ral::dma::ERR::ERR17"],[26934,"imxrt_ral::dma::ERR::ERR17::RW"],[26936,"imxrt_ral::dma::ERR::ERR18"],[26941,"imxrt_ral::dma::ERR::ERR18::RW"],[26943,"imxrt_ral::dma::ERR::ERR19"],[26948,"imxrt_ral::dma::ERR::ERR19::RW"],[26950,"imxrt_ral::dma::ERR::ERR1::RW"],[26952,"imxrt_ral::dma::ERR::ERR2"],[26957,"imxrt_ral::dma::ERR::ERR20"],[26962,"imxrt_ral::dma::ERR::ERR20::RW"],[26964,"imxrt_ral::dma::ERR::ERR21"],[26969,"imxrt_ral::dma::ERR::ERR21::RW"],[26971,"imxrt_ral::dma::ERR::ERR22"],[26976,"imxrt_ral::dma::ERR::ERR22::RW"],[26978,"imxrt_ral::dma::ERR::ERR23"],[26983,"imxrt_ral::dma::ERR::ERR23::RW"],[26985,"imxrt_ral::dma::ERR::ERR24"],[26990,"imxrt_ral::dma::ERR::ERR24::RW"],[26992,"imxrt_ral::dma::ERR::ERR25"],[26997,"imxrt_ral::dma::ERR::ERR25::RW"],[26999,"imxrt_ral::dma::ERR::ERR26"],[27004,"imxrt_ral::dma::ERR::ERR26::RW"],[27006,"imxrt_ral::dma::ERR::ERR27"],[27011,"imxrt_ral::dma::ERR::ERR27::RW"],[27013,"imxrt_ral::dma::ERR::ERR28"],[27018,"imxrt_ral::dma::ERR::ERR28::RW"],[27020,"imxrt_ral::dma::ERR::ERR29"],[27025,"imxrt_ral::dma::ERR::ERR29::RW"],[27027,"imxrt_ral::dma::ERR::ERR2::RW"],[27029,"imxrt_ral::dma::ERR::ERR3"],[27034,"imxrt_ral::dma::ERR::ERR30"],[27039,"imxrt_ral::dma::ERR::ERR30::RW"],[27041,"imxrt_ral::dma::ERR::ERR31"],[27046,"imxrt_ral::dma::ERR::ERR31::RW"],[27048,"imxrt_ral::dma::ERR::ERR3::RW"],[27050,"imxrt_ral::dma::ERR::ERR4"],[27055,"imxrt_ral::dma::ERR::ERR4::RW"],[27057,"imxrt_ral::dma::ERR::ERR5"],[27062,"imxrt_ral::dma::ERR::ERR5::RW"],[27064,"imxrt_ral::dma::ERR::ERR6"],[27069,"imxrt_ral::dma::ERR::ERR6::RW"],[27071,"imxrt_ral::dma::ERR::ERR7"],[27076,"imxrt_ral::dma::ERR::ERR7::RW"],[27078,"imxrt_ral::dma::ERR::ERR8"],[27083,"imxrt_ral::dma::ERR::ERR8::RW"],[27085,"imxrt_ral::dma::ERR::ERR9"],[27090,"imxrt_ral::dma::ERR::ERR9::RW"],[27092,"imxrt_ral::dma::ES"],[27105,"imxrt_ral::dma::ES::CPE"],[27110,"imxrt_ral::dma::ES::CPE::RW"],[27112,"imxrt_ral::dma::ES::DAE"],[27117,"imxrt_ral::dma::ES::DAE::RW"],[27119,"imxrt_ral::dma::ES::DBE"],[27124,"imxrt_ral::dma::ES::DBE::RW"],[27126,"imxrt_ral::dma::ES::DOE"],[27131,"imxrt_ral::dma::ES::DOE::RW"],[27133,"imxrt_ral::dma::ES::ECX"],[27138,"imxrt_ral::dma::ES::ECX::RW"],[27140,"imxrt_ral::dma::ES::ERRCHN"],[27145,"imxrt_ral::dma::ES::GPE"],[27150,"imxrt_ral::dma::ES::GPE::RW"],[27152,"imxrt_ral::dma::ES::NCE"],[27157,"imxrt_ral::dma::ES::NCE::RW"],[27159,"imxrt_ral::dma::ES::SAE"],[27164,"imxrt_ral::dma::ES::SAE::RW"],[27166,"imxrt_ral::dma::ES::SBE"],[27171,"imxrt_ral::dma::ES::SBE::RW"],[27173,"imxrt_ral::dma::ES::SGE"],[27178,"imxrt_ral::dma::ES::SGE::RW"],[27180,"imxrt_ral::dma::ES::SOE"],[27185,"imxrt_ral::dma::ES::SOE::RW"],[27187,"imxrt_ral::dma::ES::VLD"],[27192,"imxrt_ral::dma::ES::VLD::RW"],[27194,"imxrt_ral::dma::HRS"],[27226,"imxrt_ral::dma::HRS::HRS0"],[27231,"imxrt_ral::dma::HRS::HRS0::RW"],[27233,"imxrt_ral::dma::HRS::HRS1"],[27238,"imxrt_ral::dma::HRS::HRS10"],[27243,"imxrt_ral::dma::HRS::HRS10::RW"],[27245,"imxrt_ral::dma::HRS::HRS11"],[27250,"imxrt_ral::dma::HRS::HRS11::RW"],[27252,"imxrt_ral::dma::HRS::HRS12"],[27257,"imxrt_ral::dma::HRS::HRS12::RW"],[27259,"imxrt_ral::dma::HRS::HRS13"],[27264,"imxrt_ral::dma::HRS::HRS13::RW"],[27266,"imxrt_ral::dma::HRS::HRS14"],[27271,"imxrt_ral::dma::HRS::HRS14::RW"],[27273,"imxrt_ral::dma::HRS::HRS15"],[27278,"imxrt_ral::dma::HRS::HRS15::RW"],[27280,"imxrt_ral::dma::HRS::HRS16"],[27285,"imxrt_ral::dma::HRS::HRS16::RW"],[27287,"imxrt_ral::dma::HRS::HRS17"],[27292,"imxrt_ral::dma::HRS::HRS17::RW"],[27294,"imxrt_ral::dma::HRS::HRS18"],[27299,"imxrt_ral::dma::HRS::HRS18::RW"],[27301,"imxrt_ral::dma::HRS::HRS19"],[27306,"imxrt_ral::dma::HRS::HRS19::RW"],[27308,"imxrt_ral::dma::HRS::HRS1::RW"],[27310,"imxrt_ral::dma::HRS::HRS2"],[27315,"imxrt_ral::dma::HRS::HRS20"],[27320,"imxrt_ral::dma::HRS::HRS20::RW"],[27322,"imxrt_ral::dma::HRS::HRS21"],[27327,"imxrt_ral::dma::HRS::HRS21::RW"],[27329,"imxrt_ral::dma::HRS::HRS22"],[27334,"imxrt_ral::dma::HRS::HRS22::RW"],[27336,"imxrt_ral::dma::HRS::HRS23"],[27341,"imxrt_ral::dma::HRS::HRS23::RW"],[27343,"imxrt_ral::dma::HRS::HRS24"],[27348,"imxrt_ral::dma::HRS::HRS24::RW"],[27350,"imxrt_ral::dma::HRS::HRS25"],[27355,"imxrt_ral::dma::HRS::HRS25::RW"],[27357,"imxrt_ral::dma::HRS::HRS26"],[27362,"imxrt_ral::dma::HRS::HRS26::RW"],[27364,"imxrt_ral::dma::HRS::HRS27"],[27369,"imxrt_ral::dma::HRS::HRS27::RW"],[27371,"imxrt_ral::dma::HRS::HRS28"],[27376,"imxrt_ral::dma::HRS::HRS28::RW"],[27378,"imxrt_ral::dma::HRS::HRS29"],[27383,"imxrt_ral::dma::HRS::HRS29::RW"],[27385,"imxrt_ral::dma::HRS::HRS2::RW"],[27387,"imxrt_ral::dma::HRS::HRS3"],[27392,"imxrt_ral::dma::HRS::HRS30"],[27397,"imxrt_ral::dma::HRS::HRS30::RW"],[27399,"imxrt_ral::dma::HRS::HRS31"],[27404,"imxrt_ral::dma::HRS::HRS31::RW"],[27406,"imxrt_ral::dma::HRS::HRS3::RW"],[27408,"imxrt_ral::dma::HRS::HRS4"],[27413,"imxrt_ral::dma::HRS::HRS4::RW"],[27415,"imxrt_ral::dma::HRS::HRS5"],[27420,"imxrt_ral::dma::HRS::HRS5::RW"],[27422,"imxrt_ral::dma::HRS::HRS6"],[27427,"imxrt_ral::dma::HRS::HRS6::RW"],[27429,"imxrt_ral::dma::HRS::HRS7"],[27434,"imxrt_ral::dma::HRS::HRS7::RW"],[27436,"imxrt_ral::dma::HRS::HRS8"],[27441,"imxrt_ral::dma::HRS::HRS8::RW"],[27443,"imxrt_ral::dma::HRS::HRS9"],[27448,"imxrt_ral::dma::HRS::HRS9::RW"],[27450,"imxrt_ral::dma::INT"],[27482,"imxrt_ral::dma::INT::INT0"],[27487,"imxrt_ral::dma::INT::INT0::RW"],[27489,"imxrt_ral::dma::INT::INT1"],[27494,"imxrt_ral::dma::INT::INT10"],[27499,"imxrt_ral::dma::INT::INT10::RW"],[27501,"imxrt_ral::dma::INT::INT11"],[27506,"imxrt_ral::dma::INT::INT11::RW"],[27508,"imxrt_ral::dma::INT::INT12"],[27513,"imxrt_ral::dma::INT::INT12::RW"],[27515,"imxrt_ral::dma::INT::INT13"],[27520,"imxrt_ral::dma::INT::INT13::RW"],[27522,"imxrt_ral::dma::INT::INT14"],[27527,"imxrt_ral::dma::INT::INT14::RW"],[27529,"imxrt_ral::dma::INT::INT15"],[27534,"imxrt_ral::dma::INT::INT15::RW"],[27536,"imxrt_ral::dma::INT::INT16"],[27541,"imxrt_ral::dma::INT::INT16::RW"],[27543,"imxrt_ral::dma::INT::INT17"],[27548,"imxrt_ral::dma::INT::INT17::RW"],[27550,"imxrt_ral::dma::INT::INT18"],[27555,"imxrt_ral::dma::INT::INT18::RW"],[27557,"imxrt_ral::dma::INT::INT19"],[27562,"imxrt_ral::dma::INT::INT19::RW"],[27564,"imxrt_ral::dma::INT::INT1::RW"],[27566,"imxrt_ral::dma::INT::INT2"],[27571,"imxrt_ral::dma::INT::INT20"],[27576,"imxrt_ral::dma::INT::INT20::RW"],[27578,"imxrt_ral::dma::INT::INT21"],[27583,"imxrt_ral::dma::INT::INT21::RW"],[27585,"imxrt_ral::dma::INT::INT22"],[27590,"imxrt_ral::dma::INT::INT22::RW"],[27592,"imxrt_ral::dma::INT::INT23"],[27597,"imxrt_ral::dma::INT::INT23::RW"],[27599,"imxrt_ral::dma::INT::INT24"],[27604,"imxrt_ral::dma::INT::INT24::RW"],[27606,"imxrt_ral::dma::INT::INT25"],[27611,"imxrt_ral::dma::INT::INT25::RW"],[27613,"imxrt_ral::dma::INT::INT26"],[27618,"imxrt_ral::dma::INT::INT26::RW"],[27620,"imxrt_ral::dma::INT::INT27"],[27625,"imxrt_ral::dma::INT::INT27::RW"],[27627,"imxrt_ral::dma::INT::INT28"],[27632,"imxrt_ral::dma::INT::INT28::RW"],[27634,"imxrt_ral::dma::INT::INT29"],[27639,"imxrt_ral::dma::INT::INT29::RW"],[27641,"imxrt_ral::dma::INT::INT2::RW"],[27643,"imxrt_ral::dma::INT::INT3"],[27648,"imxrt_ral::dma::INT::INT30"],[27653,"imxrt_ral::dma::INT::INT30::RW"],[27655,"imxrt_ral::dma::INT::INT31"],[27660,"imxrt_ral::dma::INT::INT31::RW"],[27662,"imxrt_ral::dma::INT::INT3::RW"],[27664,"imxrt_ral::dma::INT::INT4"],[27669,"imxrt_ral::dma::INT::INT4::RW"],[27671,"imxrt_ral::dma::INT::INT5"],[27676,"imxrt_ral::dma::INT::INT5::RW"],[27678,"imxrt_ral::dma::INT::INT6"],[27683,"imxrt_ral::dma::INT::INT6::RW"],[27685,"imxrt_ral::dma::INT::INT7"],[27690,"imxrt_ral::dma::INT::INT7::RW"],[27692,"imxrt_ral::dma::INT::INT8"],[27697,"imxrt_ral::dma::INT::INT8::RW"],[27699,"imxrt_ral::dma::INT::INT9"],[27704,"imxrt_ral::dma::INT::INT9::RW"],[27706,"imxrt_ral::dma::SEEI"],[27709,"imxrt_ral::dma::SEEI::NOP"],[27714,"imxrt_ral::dma::SEEI::NOP::RW"],[27716,"imxrt_ral::dma::SEEI::SAEE"],[27721,"imxrt_ral::dma::SEEI::SAEE::RW"],[27723,"imxrt_ral::dma::SEEI::SEEI"],[27728,"imxrt_ral::dma::SERQ"],[27731,"imxrt_ral::dma::SERQ::NOP"],[27736,"imxrt_ral::dma::SERQ::NOP::RW"],[27738,"imxrt_ral::dma::SERQ::SAER"],[27743,"imxrt_ral::dma::SERQ::SAER::RW"],[27745,"imxrt_ral::dma::SERQ::SERQ"],[27750,"imxrt_ral::dma::SSRT"],[27753,"imxrt_ral::dma::SSRT::NOP"],[27758,"imxrt_ral::dma::SSRT::NOP::RW"],[27760,"imxrt_ral::dma::SSRT::SAST"],[27765,"imxrt_ral::dma::SSRT::SAST::RW"],[27767,"imxrt_ral::dma::SSRT::SSRT"],[27772,"imxrt_ral::dma::tcd"],[27802,"imxrt_ral::dma::tcd::TCD_ATTR"],[27806,"imxrt_ral::dma::tcd::TCD_ATTR::DMOD"],[27811,"imxrt_ral::dma::tcd::TCD_ATTR::DSIZE"],[27816,"imxrt_ral::dma::tcd::TCD_ATTR::SMOD"],[27821,"imxrt_ral::dma::tcd::TCD_ATTR::SMOD::RW"],[27831,"imxrt_ral::dma::tcd::TCD_ATTR::SSIZE"],[27836,"imxrt_ral::dma::tcd::TCD_ATTR::SSIZE::RW"],[27841,"imxrt_ral::dma::tcd::TCD_BITER_ELINKNO"],[27843,"imxrt_ral::dma::tcd::TCD_BITER_ELINKNO::BITER"],[27848,"imxrt_ral::dma::tcd::TCD_BITER_ELINKNO::ELINK"],[27853,"imxrt_ral::dma::tcd::TCD_BITER_ELINKNO::ELINK::RW"],[27855,"imxrt_ral::dma::tcd::TCD_CITER_ELINKNO"],[27857,"imxrt_ral::dma::tcd::TCD_CITER_ELINKNO::CITER"],[27862,"imxrt_ral::dma::tcd::TCD_CITER_ELINKNO::ELINK"],[27867,"imxrt_ral::dma::tcd::TCD_CITER_ELINKNO::ELINK::RW"],[27869,"imxrt_ral::dma::tcd::TCD_CSR"],[27879,"imxrt_ral::dma::tcd::TCD_CSR::ACTIVE"],[27884,"imxrt_ral::dma::tcd::TCD_CSR::BWC"],[27889,"imxrt_ral::dma::tcd::TCD_CSR::BWC::RW"],[27892,"imxrt_ral::dma::tcd::TCD_CSR::DONE"],[27897,"imxrt_ral::dma::tcd::TCD_CSR::DREQ"],[27902,"imxrt_ral::dma::tcd::TCD_CSR::DREQ::RW"],[27904,"imxrt_ral::dma::tcd::TCD_CSR::ESG"],[27909,"imxrt_ral::dma::tcd::TCD_CSR::ESG::RW"],[27911,"imxrt_ral::dma::tcd::TCD_CSR::INTHALF"],[27916,"imxrt_ral::dma::tcd::TCD_CSR::INTHALF::RW"],[27918,"imxrt_ral::dma::tcd::TCD_CSR::INTMAJOR"],[27923,"imxrt_ral::dma::tcd::TCD_CSR::INTMAJOR::RW"],[27925,"imxrt_ral::dma::tcd::TCD_CSR::MAJORELINK"],[27930,"imxrt_ral::dma::tcd::TCD_CSR::MAJORELINK::RW"],[27932,"imxrt_ral::dma::tcd::TCD_CSR::MAJORLINKCH"],[27937,"imxrt_ral::dma::tcd::TCD_CSR::START"],[27942,"imxrt_ral::dma::tcd::TCD_CSR::START::RW"],[27944,"imxrt_ral::dma::tcd::TCD_DADDR"],[27945,"imxrt_ral::dma::tcd::TCD_DADDR::DADDR"],[27950,"imxrt_ral::dma::tcd::TCD_DLASTSGA"],[27951,"imxrt_ral::dma::tcd::TCD_DLASTSGA::DLASTSGA"],[27956,"imxrt_ral::dma::tcd::TCD_DOFF"],[27957,"imxrt_ral::dma::tcd::TCD_DOFF::DOFF"],[27962,"imxrt_ral::dma::tcd::TCD_NBYTES_MLNO"],[27963,"imxrt_ral::dma::tcd::TCD_NBYTES_MLNO::NBYTES"],[27968,"imxrt_ral::dma::tcd::TCD_SADDR"],[27969,"imxrt_ral::dma::tcd::TCD_SADDR::SADDR"],[27974,"imxrt_ral::dma::tcd::TCD_SLAST"],[27975,"imxrt_ral::dma::tcd::TCD_SLAST::SLAST"],[27980,"imxrt_ral::dma::tcd::TCD_SOFF"],[27981,"imxrt_ral::dma::tcd::TCD_SOFF::SOFF"],[27986,"imxrt_ral::dmamux"],[28001,"imxrt_ral::dmamux::CHCFG"],[28005,"imxrt_ral::dmamux::CHCFG::A_ON"],[28010,"imxrt_ral::dmamux::CHCFG::A_ON::RW"],[28012,"imxrt_ral::dmamux::CHCFG::ENBL"],[28017,"imxrt_ral::dmamux::CHCFG::ENBL::RW"],[28019,"imxrt_ral::dmamux::CHCFG::SOURCE"],[28024,"imxrt_ral::dmamux::CHCFG::TRIG"],[28029,"imxrt_ral::dmamux::CHCFG::TRIG::RW"],[28031,"imxrt_ral::enc"],[28093,"imxrt_ral::enc::CTRL"],[28109,"imxrt_ral::enc::CTRL2"],[28121,"imxrt_ral::enc::CTRL2::DIR"],[28126,"imxrt_ral::enc::CTRL2::DIR::RW"],[28128,"imxrt_ral::enc::CTRL2::MOD"],[28133,"imxrt_ral::enc::CTRL2::MOD::RW"],[28135,"imxrt_ral::enc::CTRL2::OUTCTL"],[28140,"imxrt_ral::enc::CTRL2::OUTCTL::RW"],[28142,"imxrt_ral::enc::CTRL2::REVMOD"],[28147,"imxrt_ral::enc::CTRL2::REVMOD::RW"],[28149,"imxrt_ral::enc::CTRL2::ROIE"],[28154,"imxrt_ral::enc::CTRL2::ROIE::RW"],[28156,"imxrt_ral::enc::CTRL2::ROIRQ"],[28161,"imxrt_ral::enc::CTRL2::ROIRQ::RW"],[28163,"imxrt_ral::enc::CTRL2::RUIE"],[28168,"imxrt_ral::enc::CTRL2::RUIE::RW"],[28170,"imxrt_ral::enc::CTRL2::RUIRQ"],[28175,"imxrt_ral::enc::CTRL2::RUIRQ::RW"],[28177,"imxrt_ral::enc::CTRL2::SABIE"],[28182,"imxrt_ral::enc::CTRL2::SABIE::RW"],[28184,"imxrt_ral::enc::CTRL2::SABIRQ"],[28189,"imxrt_ral::enc::CTRL2::SABIRQ::RW"],[28191,"imxrt_ral::enc::CTRL2::UPDHLD"],[28196,"imxrt_ral::enc::CTRL2::UPDHLD::RW"],[28198,"imxrt_ral::enc::CTRL2::UPDPOS"],[28203,"imxrt_ral::enc::CTRL2::UPDPOS::RW"],[28205,"imxrt_ral::enc::CTRL::CMPIE"],[28210,"imxrt_ral::enc::CTRL::CMPIE::RW"],[28212,"imxrt_ral::enc::CTRL::CMPIRQ"],[28217,"imxrt_ral::enc::CTRL::CMPIRQ::RW"],[28219,"imxrt_ral::enc::CTRL::DIE"],[28224,"imxrt_ral::enc::CTRL::DIE::RW"],[28226,"imxrt_ral::enc::CTRL::DIRQ"],[28231,"imxrt_ral::enc::CTRL::DIRQ::RW"],[28233,"imxrt_ral::enc::CTRL::HIE"],[28238,"imxrt_ral::enc::CTRL::HIE::RW"],[28240,"imxrt_ral::enc::CTRL::HIP"],[28245,"imxrt_ral::enc::CTRL::HIP::RW"],[28247,"imxrt_ral::enc::CTRL::HIRQ"],[28252,"imxrt_ral::enc::CTRL::HIRQ::RW"],[28254,"imxrt_ral::enc::CTRL::HNE"],[28259,"imxrt_ral::enc::CTRL::HNE::RW"],[28261,"imxrt_ral::enc::CTRL::PH1"],[28266,"imxrt_ral::enc::CTRL::PH1::RW"],[28268,"imxrt_ral::enc::CTRL::REV"],[28273,"imxrt_ral::enc::CTRL::REV::RW"],[28275,"imxrt_ral::enc::CTRL::SWIP"],[28280,"imxrt_ral::enc::CTRL::SWIP::RW"],[28282,"imxrt_ral::enc::CTRL::WDE"],[28287,"imxrt_ral::enc::CTRL::WDE::RW"],[28289,"imxrt_ral::enc::CTRL::XIE"],[28294,"imxrt_ral::enc::CTRL::XIE::RW"],[28296,"imxrt_ral::enc::CTRL::XIP"],[28301,"imxrt_ral::enc::CTRL::XIP::RW"],[28303,"imxrt_ral::enc::CTRL::XIRQ"],[28308,"imxrt_ral::enc::CTRL::XIRQ::RW"],[28310,"imxrt_ral::enc::CTRL::XNE"],[28315,"imxrt_ral::enc::CTRL::XNE::RW"],[28317,"imxrt_ral::enc::FILT"],[28320,"imxrt_ral::enc::FILT::FILT_CNT"],[28325,"imxrt_ral::enc::FILT::FILT_PER"],[28330,"imxrt_ral::enc::FILT::FILT_PRSC"],[28335,"imxrt_ral::enc::IMR"],[28343,"imxrt_ral::enc::IMR::FHOM"],[28348,"imxrt_ral::enc::IMR::FIND"],[28353,"imxrt_ral::enc::IMR::FPHA"],[28358,"imxrt_ral::enc::IMR::FPHB"],[28363,"imxrt_ral::enc::IMR::HOME"],[28368,"imxrt_ral::enc::IMR::INDEX"],[28373,"imxrt_ral::enc::IMR::PHA"],[28378,"imxrt_ral::enc::IMR::PHB"],[28383,"imxrt_ral::enc::LCOMP"],[28384,"imxrt_ral::enc::LCOMP::COMP"],[28389,"imxrt_ral::enc::LINIT"],[28390,"imxrt_ral::enc::LINIT::INIT"],[28395,"imxrt_ral::enc::LMOD"],[28396,"imxrt_ral::enc::LMOD::MOD"],[28401,"imxrt_ral::enc::LPOS"],[28402,"imxrt_ral::enc::LPOS::POS"],[28407,"imxrt_ral::enc::LPOSH"],[28408,"imxrt_ral::enc::LPOSH::POSH"],[28413,"imxrt_ral::enc::POSD"],[28414,"imxrt_ral::enc::POSD::POSD"],[28419,"imxrt_ral::enc::POSDH"],[28420,"imxrt_ral::enc::POSDH::POSDH"],[28425,"imxrt_ral::enc::REV"],[28426,"imxrt_ral::enc::REV::REV"],[28431,"imxrt_ral::enc::REVH"],[28432,"imxrt_ral::enc::REVH::REVH"],[28437,"imxrt_ral::enc::TST"],[28442,"imxrt_ral::enc::TST::QDN"],[28447,"imxrt_ral::enc::TST::QDN::RW"],[28449,"imxrt_ral::enc::TST::TCE"],[28454,"imxrt_ral::enc::TST::TCE::RW"],[28456,"imxrt_ral::enc::TST::TEN"],[28461,"imxrt_ral::enc::TST::TEN::RW"],[28463,"imxrt_ral::enc::TST::TEST_COUNT"],[28468,"imxrt_ral::enc::TST::TEST_PERIOD"],[28473,"imxrt_ral::enc::UCOMP"],[28474,"imxrt_ral::enc::UCOMP::COMP"],[28479,"imxrt_ral::enc::UINIT"],[28480,"imxrt_ral::enc::UINIT::INIT"],[28485,"imxrt_ral::enc::UMOD"],[28486,"imxrt_ral::enc::UMOD::MOD"],[28491,"imxrt_ral::enc::UPOS"],[28492,"imxrt_ral::enc::UPOS::POS"],[28497,"imxrt_ral::enc::UPOSH"],[28498,"imxrt_ral::enc::UPOSH::POSH"],[28503,"imxrt_ral::enc::WTR"],[28504,"imxrt_ral::enc::WTR::WDOG"],[28509,"imxrt_ral::enet"],[28730,"imxrt_ral::enet::ATCOR"],[28731,"imxrt_ral::enet::ATCOR::COR"],[28736,"imxrt_ral::enet::ATCR"],[28744,"imxrt_ral::enet::ATCR::CAPTURE"],[28749,"imxrt_ral::enet::ATCR::CAPTURE::RW"],[28751,"imxrt_ral::enet::ATCR::EN"],[28756,"imxrt_ral::enet::ATCR::EN::RW"],[28758,"imxrt_ral::enet::ATCR::OFFEN"],[28763,"imxrt_ral::enet::ATCR::OFFEN::RW"],[28765,"imxrt_ral::enet::ATCR::OFFRST"],[28770,"imxrt_ral::enet::ATCR::OFFRST::RW"],[28772,"imxrt_ral::enet::ATCR::PEREN"],[28777,"imxrt_ral::enet::ATCR::PEREN::RW"],[28779,"imxrt_ral::enet::ATCR::PINPER"],[28784,"imxrt_ral::enet::ATCR::PINPER::RW"],[28786,"imxrt_ral::enet::ATCR::RESTART"],[28791,"imxrt_ral::enet::ATCR::SLAVE"],[28796,"imxrt_ral::enet::ATCR::SLAVE::RW"],[28798,"imxrt_ral::enet::ATINC"],[28800,"imxrt_ral::enet::ATINC::INC"],[28805,"imxrt_ral::enet::ATINC::INC_CORR"],[28810,"imxrt_ral::enet::ATOFF"],[28811,"imxrt_ral::enet::ATOFF::OFFSET"],[28816,"imxrt_ral::enet::ATPER"],[28817,"imxrt_ral::enet::ATPER::PERIOD"],[28822,"imxrt_ral::enet::ATSTMP"],[28823,"imxrt_ral::enet::ATSTMP::TIMESTAMP"],[28828,"imxrt_ral::enet::ATVR"],[28829,"imxrt_ral::enet::ATVR::ATIME"],[28834,"imxrt_ral::enet::ECR"],[28841,"imxrt_ral::enet::ECR::DBGEN"],[28846,"imxrt_ral::enet::ECR::DBGEN::RW"],[28848,"imxrt_ral::enet::ECR::DBSWP"],[28853,"imxrt_ral::enet::ECR::DBSWP::RW"],[28855,"imxrt_ral::enet::ECR::EN1588"],[28860,"imxrt_ral::enet::ECR::EN1588::RW"],[28862,"imxrt_ral::enet::ECR::ETHEREN"],[28867,"imxrt_ral::enet::ECR::ETHEREN::RW"],[28869,"imxrt_ral::enet::ECR::MAGICEN"],[28874,"imxrt_ral::enet::ECR::MAGICEN::RW"],[28876,"imxrt_ral::enet::ECR::RESET"],[28881,"imxrt_ral::enet::ECR::SLEEP"],[28886,"imxrt_ral::enet::ECR::SLEEP::RW"],[28888,"imxrt_ral::enet::EIMR"],[28904,"imxrt_ral::enet::EIMR::BABR"],[28909,"imxrt_ral::enet::EIMR::BABR::RW"],[28911,"imxrt_ral::enet::EIMR::BABT"],[28916,"imxrt_ral::enet::EIMR::BABT::RW"],[28918,"imxrt_ral::enet::EIMR::EBERR"],[28923,"imxrt_ral::enet::EIMR::GRA"],[28928,"imxrt_ral::enet::EIMR::GRA::RW"],[28930,"imxrt_ral::enet::EIMR::LC"],[28935,"imxrt_ral::enet::EIMR::MII"],[28940,"imxrt_ral::enet::EIMR::PLR"],[28945,"imxrt_ral::enet::EIMR::RL"],[28950,"imxrt_ral::enet::EIMR::RXB"],[28955,"imxrt_ral::enet::EIMR::RXF"],[28960,"imxrt_ral::enet::EIMR::TS_AVAIL"],[28965,"imxrt_ral::enet::EIMR::TS_TIMER"],[28970,"imxrt_ral::enet::EIMR::TXB"],[28975,"imxrt_ral::enet::EIMR::TXB::RW"],[28977,"imxrt_ral::enet::EIMR::TXF"],[28982,"imxrt_ral::enet::EIMR::TXF::RW"],[28984,"imxrt_ral::enet::EIMR::UN"],[28989,"imxrt_ral::enet::EIMR::WAKEUP"],[28994,"imxrt_ral::enet::EIR"],[29010,"imxrt_ral::enet::EIR::BABR"],[29015,"imxrt_ral::enet::EIR::BABT"],[29020,"imxrt_ral::enet::EIR::EBERR"],[29025,"imxrt_ral::enet::EIR::GRA"],[29030,"imxrt_ral::enet::EIR::LC"],[29035,"imxrt_ral::enet::EIR::MII"],[29040,"imxrt_ral::enet::EIR::PLR"],[29045,"imxrt_ral::enet::EIR::RL"],[29050,"imxrt_ral::enet::EIR::RXB"],[29055,"imxrt_ral::enet::EIR::RXF"],[29060,"imxrt_ral::enet::EIR::TS_AVAIL"],[29065,"imxrt_ral::enet::EIR::TS_TIMER"],[29070,"imxrt_ral::enet::EIR::TXB"],[29075,"imxrt_ral::enet::EIR::TXF"],[29080,"imxrt_ral::enet::EIR::UN"],[29085,"imxrt_ral::enet::EIR::WAKEUP"],[29090,"imxrt_ral::enet::FTRL"],[29091,"imxrt_ral::enet::FTRL::TRUNC_FL"],[29096,"imxrt_ral::enet::GALR"],[29097,"imxrt_ral::enet::GALR::GADDR2"],[29102,"imxrt_ral::enet::GAUR"],[29103,"imxrt_ral::enet::GAUR::GADDR1"],[29108,"imxrt_ral::enet::IALR"],[29109,"imxrt_ral::enet::IALR::IADDR2"],[29114,"imxrt_ral::enet::IAUR"],[29115,"imxrt_ral::enet::IAUR::IADDR1"],[29120,"imxrt_ral::enet::IEEE_R_ALIGN"],[29121,"imxrt_ral::enet::IEEE_R_ALIGN::COUNT"],[29126,"imxrt_ral::enet::IEEE_R_CRC"],[29127,"imxrt_ral::enet::IEEE_R_CRC::COUNT"],[29132,"imxrt_ral::enet::IEEE_R_DROP"],[29133,"imxrt_ral::enet::IEEE_R_DROP::COUNT"],[29138,"imxrt_ral::enet::IEEE_R_FDXFC"],[29139,"imxrt_ral::enet::IEEE_R_FDXFC::COUNT"],[29144,"imxrt_ral::enet::IEEE_R_FRAME_OK"],[29145,"imxrt_ral::enet::IEEE_R_FRAME_OK::COUNT"],[29150,"imxrt_ral::enet::IEEE_R_MACERR"],[29151,"imxrt_ral::enet::IEEE_R_MACERR::COUNT"],[29156,"imxrt_ral::enet::IEEE_R_OCTETS_OK"],[29157,"imxrt_ral::enet::IEEE_R_OCTETS_OK::COUNT"],[29162,"imxrt_ral::enet::IEEE_T_1COL"],[29163,"imxrt_ral::enet::IEEE_T_1COL::COUNT"],[29168,"imxrt_ral::enet::IEEE_T_CSERR"],[29169,"imxrt_ral::enet::IEEE_T_CSERR::COUNT"],[29174,"imxrt_ral::enet::IEEE_T_DEF"],[29175,"imxrt_ral::enet::IEEE_T_DEF::COUNT"],[29180,"imxrt_ral::enet::IEEE_T_EXCOL"],[29181,"imxrt_ral::enet::IEEE_T_EXCOL::COUNT"],[29186,"imxrt_ral::enet::IEEE_T_FDXFC"],[29187,"imxrt_ral::enet::IEEE_T_FDXFC::COUNT"],[29192,"imxrt_ral::enet::IEEE_T_FRAME_OK"],[29193,"imxrt_ral::enet::IEEE_T_FRAME_OK::COUNT"],[29198,"imxrt_ral::enet::IEEE_T_LCOL"],[29199,"imxrt_ral::enet::IEEE_T_LCOL::COUNT"],[29204,"imxrt_ral::enet::IEEE_T_MACERR"],[29205,"imxrt_ral::enet::IEEE_T_MACERR::COUNT"],[29210,"imxrt_ral::enet::IEEE_T_MCOL"],[29211,"imxrt_ral::enet::IEEE_T_MCOL::COUNT"],[29216,"imxrt_ral::enet::IEEE_T_OCTETS_OK"],[29217,"imxrt_ral::enet::IEEE_T_OCTETS_OK::COUNT"],[29222,"imxrt_ral::enet::IEEE_T_SQE"],[29223,"imxrt_ral::enet::IEEE_T_SQE::COUNT"],[29228,"imxrt_ral::enet::MIBC"],[29231,"imxrt_ral::enet::MIBC::MIB_CLEAR"],[29236,"imxrt_ral::enet::MIBC::MIB_CLEAR::RW"],[29238,"imxrt_ral::enet::MIBC::MIB_DIS"],[29243,"imxrt_ral::enet::MIBC::MIB_DIS::RW"],[29245,"imxrt_ral::enet::MIBC::MIB_IDLE"],[29250,"imxrt_ral::enet::MIBC::MIB_IDLE::RW"],[29252,"imxrt_ral::enet::MMFR"],[29258,"imxrt_ral::enet::MMFR::DATA"],[29263,"imxrt_ral::enet::MMFR::OP"],[29268,"imxrt_ral::enet::MMFR::PA"],[29273,"imxrt_ral::enet::MMFR::RA"],[29278,"imxrt_ral::enet::MMFR::ST"],[29283,"imxrt_ral::enet::MMFR::TA"],[29288,"imxrt_ral::enet::MRBR"],[29289,"imxrt_ral::enet::MRBR::R_BUF_SIZE"],[29294,"imxrt_ral::enet::MSCR"],[29297,"imxrt_ral::enet::MSCR::DIS_PRE"],[29302,"imxrt_ral::enet::MSCR::DIS_PRE::RW"],[29304,"imxrt_ral::enet::MSCR::HOLDTIME"],[29309,"imxrt_ral::enet::MSCR::HOLDTIME::RW"],[29313,"imxrt_ral::enet::MSCR::MII_SPEED"],[29318,"imxrt_ral::enet::OPD"],[29320,"imxrt_ral::enet::OPD::OPCODE"],[29325,"imxrt_ral::enet::OPD::PAUSE_DUR"],[29330,"imxrt_ral::enet::PALR"],[29331,"imxrt_ral::enet::PALR::PADDR1"],[29336,"imxrt_ral::enet::PAUR"],[29338,"imxrt_ral::enet::PAUR::PADDR2"],[29343,"imxrt_ral::enet::PAUR::TYPE"],[29348,"imxrt_ral::enet::RACC"],[29353,"imxrt_ral::enet::RACC::IPDIS"],[29358,"imxrt_ral::enet::RACC::IPDIS::RW"],[29360,"imxrt_ral::enet::RACC::LINEDIS"],[29365,"imxrt_ral::enet::RACC::LINEDIS::RW"],[29367,"imxrt_ral::enet::RACC::PADREM"],[29372,"imxrt_ral::enet::RACC::PADREM::RW"],[29374,"imxrt_ral::enet::RACC::PRODIS"],[29379,"imxrt_ral::enet::RACC::PRODIS::RW"],[29381,"imxrt_ral::enet::RACC::SHIFT16"],[29386,"imxrt_ral::enet::RACC::SHIFT16::RW"],[29388,"imxrt_ral::enet::RAEM"],[29389,"imxrt_ral::enet::RAEM::RX_ALMOST_EMPTY"],[29394,"imxrt_ral::enet::RAFL"],[29395,"imxrt_ral::enet::RAFL::RX_ALMOST_FULL"],[29400,"imxrt_ral::enet::RCR"],[29415,"imxrt_ral::enet::RCR::BC_REJ"],[29420,"imxrt_ral::enet::RCR::CFEN"],[29425,"imxrt_ral::enet::RCR::CFEN::RW"],[29427,"imxrt_ral::enet::RCR::CRCFWD"],[29432,"imxrt_ral::enet::RCR::CRCFWD::RW"],[29434,"imxrt_ral::enet::RCR::DRT"],[29439,"imxrt_ral::enet::RCR::DRT::RW"],[29441,"imxrt_ral::enet::RCR::FCE"],[29446,"imxrt_ral::enet::RCR::GRS"],[29451,"imxrt_ral::enet::RCR::LOOP"],[29456,"imxrt_ral::enet::RCR::LOOP::RW"],[29458,"imxrt_ral::enet::RCR::MAX_FL"],[29463,"imxrt_ral::enet::RCR::MII_MODE"],[29468,"imxrt_ral::enet::RCR::MII_MODE::RW"],[29469,"imxrt_ral::enet::RCR::NLC"],[29474,"imxrt_ral::enet::RCR::NLC::RW"],[29476,"imxrt_ral::enet::RCR::PADEN"],[29481,"imxrt_ral::enet::RCR::PADEN::RW"],[29483,"imxrt_ral::enet::RCR::PAUFWD"],[29488,"imxrt_ral::enet::RCR::PAUFWD::RW"],[29490,"imxrt_ral::enet::RCR::PROM"],[29495,"imxrt_ral::enet::RCR::PROM::RW"],[29497,"imxrt_ral::enet::RCR::RMII_10T"],[29502,"imxrt_ral::enet::RCR::RMII_10T::RW"],[29504,"imxrt_ral::enet::RCR::RMII_MODE"],[29509,"imxrt_ral::enet::RCR::RMII_MODE::RW"],[29511,"imxrt_ral::enet::RDAR"],[29512,"imxrt_ral::enet::RDAR::RDAR"],[29517,"imxrt_ral::enet::RDSR"],[29518,"imxrt_ral::enet::RDSR::R_DES_START"],[29523,"imxrt_ral::enet::RMON_R_BC_PKT"],[29524,"imxrt_ral::enet::RMON_R_BC_PKT::COUNT"],[29529,"imxrt_ral::enet::RMON_R_CRC_ALIGN"],[29530,"imxrt_ral::enet::RMON_R_CRC_ALIGN::COUNT"],[29535,"imxrt_ral::enet::RMON_R_FRAG"],[29536,"imxrt_ral::enet::RMON_R_FRAG::COUNT"],[29541,"imxrt_ral::enet::RMON_R_JAB"],[29542,"imxrt_ral::enet::RMON_R_JAB::COUNT"],[29547,"imxrt_ral::enet::RMON_R_MC_PKT"],[29548,"imxrt_ral::enet::RMON_R_MC_PKT::COUNT"],[29553,"imxrt_ral::enet::RMON_R_OCTETS"],[29554,"imxrt_ral::enet::RMON_R_OCTETS::COUNT"],[29559,"imxrt_ral::enet::RMON_R_OVERSIZE"],[29560,"imxrt_ral::enet::RMON_R_OVERSIZE::COUNT"],[29565,"imxrt_ral::enet::RMON_R_P1024TO2047"],[29566,"imxrt_ral::enet::RMON_R_P1024TO2047::COUNT"],[29571,"imxrt_ral::enet::RMON_R_P128TO255"],[29572,"imxrt_ral::enet::RMON_R_P128TO255::COUNT"],[29577,"imxrt_ral::enet::RMON_R_P256TO511"],[29578,"imxrt_ral::enet::RMON_R_P256TO511::COUNT"],[29583,"imxrt_ral::enet::RMON_R_P512TO1023"],[29584,"imxrt_ral::enet::RMON_R_P512TO1023::COUNT"],[29589,"imxrt_ral::enet::RMON_R_P64"],[29590,"imxrt_ral::enet::RMON_R_P64::COUNT"],[29595,"imxrt_ral::enet::RMON_R_P65TO127"],[29596,"imxrt_ral::enet::RMON_R_P65TO127::COUNT"],[29601,"imxrt_ral::enet::RMON_R_PACKETS"],[29602,"imxrt_ral::enet::RMON_R_PACKETS::COUNT"],[29607,"imxrt_ral::enet::RMON_R_P_GTE2048"],[29608,"imxrt_ral::enet::RMON_R_P_GTE2048::COUNT"],[29613,"imxrt_ral::enet::RMON_R_UNDERSIZE"],[29614,"imxrt_ral::enet::RMON_R_UNDERSIZE::COUNT"],[29619,"imxrt_ral::enet::RMON_T_BC_PKT"],[29620,"imxrt_ral::enet::RMON_T_BC_PKT::TXPKTS"],[29625,"imxrt_ral::enet::RMON_T_COL"],[29626,"imxrt_ral::enet::RMON_T_COL::TXPKTS"],[29631,"imxrt_ral::enet::RMON_T_CRC_ALIGN"],[29632,"imxrt_ral::enet::RMON_T_CRC_ALIGN::TXPKTS"],[29637,"imxrt_ral::enet::RMON_T_FRAG"],[29638,"imxrt_ral::enet::RMON_T_FRAG::TXPKTS"],[29643,"imxrt_ral::enet::RMON_T_JAB"],[29644,"imxrt_ral::enet::RMON_T_JAB::TXPKTS"],[29649,"imxrt_ral::enet::RMON_T_MC_PKT"],[29650,"imxrt_ral::enet::RMON_T_MC_PKT::TXPKTS"],[29655,"imxrt_ral::enet::RMON_T_OCTETS"],[29656,"imxrt_ral::enet::RMON_T_OCTETS::TXOCTS"],[29661,"imxrt_ral::enet::RMON_T_OVERSIZE"],[29662,"imxrt_ral::enet::RMON_T_OVERSIZE::TXPKTS"],[29667,"imxrt_ral::enet::RMON_T_P1024TO2047"],[29668,"imxrt_ral::enet::RMON_T_P1024TO2047::TXPKTS"],[29673,"imxrt_ral::enet::RMON_T_P128TO255"],[29674,"imxrt_ral::enet::RMON_T_P128TO255::TXPKTS"],[29679,"imxrt_ral::enet::RMON_T_P256TO511"],[29680,"imxrt_ral::enet::RMON_T_P256TO511::TXPKTS"],[29685,"imxrt_ral::enet::RMON_T_P512TO1023"],[29686,"imxrt_ral::enet::RMON_T_P512TO1023::TXPKTS"],[29691,"imxrt_ral::enet::RMON_T_P64"],[29692,"imxrt_ral::enet::RMON_T_P64::TXPKTS"],[29697,"imxrt_ral::enet::RMON_T_P65TO127"],[29698,"imxrt_ral::enet::RMON_T_P65TO127::TXPKTS"],[29703,"imxrt_ral::enet::RMON_T_PACKETS"],[29704,"imxrt_ral::enet::RMON_T_PACKETS::TXPKTS"],[29709,"imxrt_ral::enet::RMON_T_P_GTE2048"],[29710,"imxrt_ral::enet::RMON_T_P_GTE2048::TXPKTS"],[29715,"imxrt_ral::enet::RMON_T_UNDERSIZE"],[29716,"imxrt_ral::enet::RMON_T_UNDERSIZE::TXPKTS"],[29721,"imxrt_ral::enet::RSEM"],[29723,"imxrt_ral::enet::RSEM::RX_SECTION_EMPTY"],[29728,"imxrt_ral::enet::RSEM::STAT_SECTION_EMPTY"],[29733,"imxrt_ral::enet::RSFL"],[29734,"imxrt_ral::enet::RSFL::RX_SECTION_FULL"],[29739,"imxrt_ral::enet::RXIC"],[29743,"imxrt_ral::enet::RXIC::ICCS"],[29748,"imxrt_ral::enet::RXIC::ICCS::RW"],[29750,"imxrt_ral::enet::RXIC::ICEN"],[29755,"imxrt_ral::enet::RXIC::ICEN::RW"],[29757,"imxrt_ral::enet::RXIC::ICFT"],[29762,"imxrt_ral::enet::RXIC::ICTT"],[29767,"imxrt_ral::enet::TACC"],[29770,"imxrt_ral::enet::TACC::IPCHK"],[29775,"imxrt_ral::enet::TACC::IPCHK::RW"],[29777,"imxrt_ral::enet::TACC::PROCHK"],[29782,"imxrt_ral::enet::TACC::PROCHK::RW"],[29784,"imxrt_ral::enet::TACC::SHIFT16"],[29789,"imxrt_ral::enet::TACC::SHIFT16::RW"],[29791,"imxrt_ral::enet::TAEM"],[29792,"imxrt_ral::enet::TAEM::TX_ALMOST_EMPTY"],[29797,"imxrt_ral::enet::TAFL"],[29798,"imxrt_ral::enet::TAFL::TX_ALMOST_FULL"],[29803,"imxrt_ral::enet::TCCR0"],[29804,"imxrt_ral::enet::TCCR0::TCC"],[29809,"imxrt_ral::enet::TCCR1"],[29810,"imxrt_ral::enet::TCCR1::TCC"],[29815,"imxrt_ral::enet::TCCR2"],[29816,"imxrt_ral::enet::TCCR2::TCC"],[29821,"imxrt_ral::enet::TCCR3"],[29822,"imxrt_ral::enet::TCCR3::TCC"],[29827,"imxrt_ral::enet::TCR"],[29834,"imxrt_ral::enet::TCR::ADDINS"],[29839,"imxrt_ral::enet::TCR::ADDINS::RW"],[29841,"imxrt_ral::enet::TCR::ADDSEL"],[29846,"imxrt_ral::enet::TCR::ADDSEL::RW"],[29847,"imxrt_ral::enet::TCR::CRCFWD"],[29852,"imxrt_ral::enet::TCR::CRCFWD::RW"],[29854,"imxrt_ral::enet::TCR::FDEN"],[29859,"imxrt_ral::enet::TCR::GTS"],[29864,"imxrt_ral::enet::TCR::RFC_PAUSE"],[29869,"imxrt_ral::enet::TCR::TFC_PAUSE"],[29874,"imxrt_ral::enet::TCR::TFC_PAUSE::RW"],[29876,"imxrt_ral::enet::TCSR0"],[29881,"imxrt_ral::enet::TCSR0::TDRE"],[29886,"imxrt_ral::enet::TCSR0::TDRE::RW"],[29888,"imxrt_ral::enet::TCSR0::TF"],[29893,"imxrt_ral::enet::TCSR0::TF::RW"],[29895,"imxrt_ral::enet::TCSR0::TIE"],[29900,"imxrt_ral::enet::TCSR0::TIE::RW"],[29902,"imxrt_ral::enet::TCSR0::TMODE"],[29907,"imxrt_ral::enet::TCSR0::TMODE::RW"],[29919,"imxrt_ral::enet::TCSR0::TPWC"],[29924,"imxrt_ral::enet::TCSR0::TPWC::RW"],[29929,"imxrt_ral::enet::TCSR1"],[29934,"imxrt_ral::enet::TCSR1::TDRE"],[29939,"imxrt_ral::enet::TCSR1::TDRE::RW"],[29941,"imxrt_ral::enet::TCSR1::TF"],[29946,"imxrt_ral::enet::TCSR1::TF::RW"],[29948,"imxrt_ral::enet::TCSR1::TIE"],[29953,"imxrt_ral::enet::TCSR1::TIE::RW"],[29955,"imxrt_ral::enet::TCSR1::TMODE"],[29960,"imxrt_ral::enet::TCSR1::TMODE::RW"],[29972,"imxrt_ral::enet::TCSR1::TPWC"],[29977,"imxrt_ral::enet::TCSR1::TPWC::RW"],[29982,"imxrt_ral::enet::TCSR2"],[29987,"imxrt_ral::enet::TCSR2::TDRE"],[29992,"imxrt_ral::enet::TCSR2::TDRE::RW"],[29994,"imxrt_ral::enet::TCSR2::TF"],[29999,"imxrt_ral::enet::TCSR2::TF::RW"],[30001,"imxrt_ral::enet::TCSR2::TIE"],[30006,"imxrt_ral::enet::TCSR2::TIE::RW"],[30008,"imxrt_ral::enet::TCSR2::TMODE"],[30013,"imxrt_ral::enet::TCSR2::TMODE::RW"],[30025,"imxrt_ral::enet::TCSR2::TPWC"],[30030,"imxrt_ral::enet::TCSR2::TPWC::RW"],[30035,"imxrt_ral::enet::TCSR3"],[30040,"imxrt_ral::enet::TCSR3::TDRE"],[30045,"imxrt_ral::enet::TCSR3::TDRE::RW"],[30047,"imxrt_ral::enet::TCSR3::TF"],[30052,"imxrt_ral::enet::TCSR3::TF::RW"],[30054,"imxrt_ral::enet::TCSR3::TIE"],[30059,"imxrt_ral::enet::TCSR3::TIE::RW"],[30061,"imxrt_ral::enet::TCSR3::TMODE"],[30066,"imxrt_ral::enet::TCSR3::TMODE::RW"],[30078,"imxrt_ral::enet::TCSR3::TPWC"],[30083,"imxrt_ral::enet::TCSR3::TPWC::RW"],[30088,"imxrt_ral::enet::TDAR"],[30089,"imxrt_ral::enet::TDAR::TDAR"],[30094,"imxrt_ral::enet::TDSR"],[30095,"imxrt_ral::enet::TDSR::X_DES_START"],[30100,"imxrt_ral::enet::TFWR"],[30102,"imxrt_ral::enet::TFWR::STRFWD"],[30107,"imxrt_ral::enet::TFWR::STRFWD::RW"],[30109,"imxrt_ral::enet::TFWR::TFWR"],[30114,"imxrt_ral::enet::TFWR::TFWR::RW"],[30119,"imxrt_ral::enet::TGSR"],[30123,"imxrt_ral::enet::TGSR::TF0"],[30128,"imxrt_ral::enet::TGSR::TF0::RW"],[30130,"imxrt_ral::enet::TGSR::TF1"],[30135,"imxrt_ral::enet::TGSR::TF1::RW"],[30137,"imxrt_ral::enet::TGSR::TF2"],[30142,"imxrt_ral::enet::TGSR::TF2::RW"],[30144,"imxrt_ral::enet::TGSR::TF3"],[30149,"imxrt_ral::enet::TGSR::TF3::RW"],[30151,"imxrt_ral::enet::TIPG"],[30152,"imxrt_ral::enet::TIPG::IPG"],[30157,"imxrt_ral::enet::TSEM"],[30158,"imxrt_ral::enet::TSEM::TX_SECTION_EMPTY"],[30163,"imxrt_ral::enet::TXIC"],[30167,"imxrt_ral::enet::TXIC::ICCS"],[30172,"imxrt_ral::enet::TXIC::ICCS::RW"],[30174,"imxrt_ral::enet::TXIC::ICEN"],[30179,"imxrt_ral::enet::TXIC::ICEN::RW"],[30181,"imxrt_ral::enet::TXIC::ICFT"],[30186,"imxrt_ral::enet::TXIC::ICTT"],[30191,"imxrt_ral::ewm"],[30216,"imxrt_ral::ewm::CLKCTRL"],[30217,"imxrt_ral::ewm::CLKCTRL::CLKSEL"],[30222,"imxrt_ral::ewm::CLKPRESCALER"],[30223,"imxrt_ral::ewm::CLKPRESCALER::CLK_DIV"],[30228,"imxrt_ral::ewm::CMPH"],[30229,"imxrt_ral::ewm::CMPH::COMPAREH"],[30234,"imxrt_ral::ewm::CMPL"],[30235,"imxrt_ral::ewm::CMPL::COMPAREL"],[30240,"imxrt_ral::ewm::CTRL"],[30244,"imxrt_ral::ewm::CTRL::ASSIN"],[30249,"imxrt_ral::ewm::CTRL::EWMEN"],[30254,"imxrt_ral::ewm::CTRL::INEN"],[30259,"imxrt_ral::ewm::CTRL::INTEN"],[30264,"imxrt_ral::ewm::SERV"],[30265,"imxrt_ral::ewm::SERV::SERVICE"],[30270,"imxrt_ral::flexio"],[30337,"imxrt_ral::flexio::CTRL"],[30342,"imxrt_ral::flexio::CTRL::DBGE"],[30347,"imxrt_ral::flexio::CTRL::DBGE::RW"],[30349,"imxrt_ral::flexio::CTRL::DOZEN"],[30354,"imxrt_ral::flexio::CTRL::DOZEN::RW"],[30356,"imxrt_ral::flexio::CTRL::FASTACC"],[30361,"imxrt_ral::flexio::CTRL::FASTACC::RW"],[30363,"imxrt_ral::flexio::CTRL::FLEXEN"],[30368,"imxrt_ral::flexio::CTRL::FLEXEN::RW"],[30370,"imxrt_ral::flexio::CTRL::SWRST"],[30375,"imxrt_ral::flexio::CTRL::SWRST::RW"],[30377,"imxrt_ral::flexio::PARAM"],[30381,"imxrt_ral::flexio::PARAM::PIN"],[30386,"imxrt_ral::flexio::PARAM::SHIFTER"],[30391,"imxrt_ral::flexio::PARAM::TIMER"],[30396,"imxrt_ral::flexio::PARAM::TRIGGER"],[30401,"imxrt_ral::flexio::PIN"],[30402,"imxrt_ral::flexio::PIN::PDI"],[30407,"imxrt_ral::flexio::SHIFTBUF"],[30408,"imxrt_ral::flexio::SHIFTBUF::SHIFTBUF"],[30413,"imxrt_ral::flexio::SHIFTBUFBBS"],[30414,"imxrt_ral::flexio::SHIFTBUFBBS::SHIFTBUFBBS"],[30419,"imxrt_ral::flexio::SHIFTBUFBIS"],[30420,"imxrt_ral::flexio::SHIFTBUFBIS::SHIFTBUFBIS"],[30425,"imxrt_ral::flexio::SHIFTBUFBYS"],[30426,"imxrt_ral::flexio::SHIFTBUFBYS::SHIFTBUFBYS"],[30431,"imxrt_ral::flexio::SHIFTBUFHWS"],[30432,"imxrt_ral::flexio::SHIFTBUFHWS::SHIFTBUFHWS"],[30437,"imxrt_ral::flexio::SHIFTBUFNBS"],[30438,"imxrt_ral::flexio::SHIFTBUFNBS::SHIFTBUFNBS"],[30443,"imxrt_ral::flexio::SHIFTBUFNIS"],[30444,"imxrt_ral::flexio::SHIFTBUFNIS::SHIFTBUFNIS"],[30449,"imxrt_ral::flexio::SHIFTCFG"],[30453,"imxrt_ral::flexio::SHIFTCFG::INSRC"],[30458,"imxrt_ral::flexio::SHIFTCFG::INSRC::RW"],[30460,"imxrt_ral::flexio::SHIFTCFG::PWIDTH"],[30465,"imxrt_ral::flexio::SHIFTCFG::SSTART"],[30470,"imxrt_ral::flexio::SHIFTCFG::SSTART::RW"],[30474,"imxrt_ral::flexio::SHIFTCFG::SSTOP"],[30479,"imxrt_ral::flexio::SHIFTCFG::SSTOP::RW"],[30482,"imxrt_ral::flexio::SHIFTCTL"],[30488,"imxrt_ral::flexio::SHIFTCTL::PINCFG"],[30493,"imxrt_ral::flexio::SHIFTCTL::PINCFG::RW"],[30497,"imxrt_ral::flexio::SHIFTCTL::PINPOL"],[30502,"imxrt_ral::flexio::SHIFTCTL::PINPOL::RW"],[30504,"imxrt_ral::flexio::SHIFTCTL::PINSEL"],[30509,"imxrt_ral::flexio::SHIFTCTL::SMOD"],[30514,"imxrt_ral::flexio::SHIFTCTL::SMOD::RW"],[30521,"imxrt_ral::flexio::SHIFTCTL::TIMPOL"],[30526,"imxrt_ral::flexio::SHIFTCTL::TIMPOL::RW"],[30528,"imxrt_ral::flexio::SHIFTCTL::TIMSEL"],[30533,"imxrt_ral::flexio::SHIFTEIEN"],[30534,"imxrt_ral::flexio::SHIFTEIEN::SEIE"],[30539,"imxrt_ral::flexio::SHIFTERR"],[30540,"imxrt_ral::flexio::SHIFTERR::SEF"],[30545,"imxrt_ral::flexio::SHIFTSDEN"],[30546,"imxrt_ral::flexio::SHIFTSDEN::SSDE"],[30551,"imxrt_ral::flexio::SHIFTSIEN"],[30552,"imxrt_ral::flexio::SHIFTSIEN::SSIE"],[30557,"imxrt_ral::flexio::SHIFTSTAT"],[30558,"imxrt_ral::flexio::SHIFTSTAT::SSF"],[30563,"imxrt_ral::flexio::SHIFTSTATE"],[30564,"imxrt_ral::flexio::SHIFTSTATE::STATE"],[30569,"imxrt_ral::flexio::TIMCFG"],[30576,"imxrt_ral::flexio::TIMCFG::TIMDEC"],[30581,"imxrt_ral::flexio::TIMCFG::TIMDEC::RW"],[30585,"imxrt_ral::flexio::TIMCFG::TIMDIS"],[30590,"imxrt_ral::flexio::TIMCFG::TIMDIS::RW"],[30597,"imxrt_ral::flexio::TIMCFG::TIMENA"],[30602,"imxrt_ral::flexio::TIMCFG::TIMENA::RW"],[30610,"imxrt_ral::flexio::TIMCFG::TIMOUT"],[30615,"imxrt_ral::flexio::TIMCFG::TIMOUT::RW"],[30619,"imxrt_ral::flexio::TIMCFG::TIMRST"],[30624,"imxrt_ral::flexio::TIMCFG::TIMRST::RW"],[30630,"imxrt_ral::flexio::TIMCFG::TSTART"],[30635,"imxrt_ral::flexio::TIMCFG::TSTART::RW"],[30637,"imxrt_ral::flexio::TIMCFG::TSTOP"],[30642,"imxrt_ral::flexio::TIMCFG::TSTOP::RW"],[30646,"imxrt_ral::flexio::TIMCMP"],[30647,"imxrt_ral::flexio::TIMCMP::CMP"],[30652,"imxrt_ral::flexio::TIMCTL"],[30659,"imxrt_ral::flexio::TIMCTL::PINCFG"],[30664,"imxrt_ral::flexio::TIMCTL::PINCFG::RW"],[30668,"imxrt_ral::flexio::TIMCTL::PINPOL"],[30673,"imxrt_ral::flexio::TIMCTL::PINPOL::RW"],[30675,"imxrt_ral::flexio::TIMCTL::PINSEL"],[30680,"imxrt_ral::flexio::TIMCTL::TIMOD"],[30685,"imxrt_ral::flexio::TIMCTL::TIMOD::RW"],[30689,"imxrt_ral::flexio::TIMCTL::TRGPOL"],[30694,"imxrt_ral::flexio::TIMCTL::TRGPOL::RW"],[30696,"imxrt_ral::flexio::TIMCTL::TRGSEL"],[30701,"imxrt_ral::flexio::TIMCTL::TRGSRC"],[30706,"imxrt_ral::flexio::TIMCTL::TRGSRC::RW"],[30708,"imxrt_ral::flexio::TIMIEN"],[30709,"imxrt_ral::flexio::TIMIEN::TEIE"],[30714,"imxrt_ral::flexio::TIMSTAT"],[30715,"imxrt_ral::flexio::TIMSTAT::TSF"],[30720,"imxrt_ral::flexio::VERID"],[30723,"imxrt_ral::flexio::VERID::FEATURE"],[30728,"imxrt_ral::flexio::VERID::FEATURE::RW"],[30730,"imxrt_ral::flexio::VERID::MAJOR"],[30735,"imxrt_ral::flexio::VERID::MINOR"],[30740,"imxrt_ral::flexram"],[30761,"imxrt_ral::flexram::INT_SIG_EN"],[30764,"imxrt_ral::flexram::INT_SIG_EN::DTCM_ERR_SIG_EN"],[30769,"imxrt_ral::flexram::INT_SIG_EN::DTCM_ERR_SIG_EN::RW"],[30771,"imxrt_ral::flexram::INT_SIG_EN::ITCM_ERR_SIG_EN"],[30776,"imxrt_ral::flexram::INT_SIG_EN::ITCM_ERR_SIG_EN::RW"],[30778,"imxrt_ral::flexram::INT_SIG_EN::OCRAM_ERR_SIG_EN"],[30783,"imxrt_ral::flexram::INT_SIG_EN::OCRAM_ERR_SIG_EN::RW"],[30785,"imxrt_ral::flexram::INT_STATUS"],[30788,"imxrt_ral::flexram::INT_STATUS::DTCM_ERR_STATUS"],[30793,"imxrt_ral::flexram::INT_STATUS::DTCM_ERR_STATUS::RW"],[30795,"imxrt_ral::flexram::INT_STATUS::ITCM_ERR_STATUS"],[30800,"imxrt_ral::flexram::INT_STATUS::ITCM_ERR_STATUS::RW"],[30802,"imxrt_ral::flexram::INT_STATUS::OCRAM_ERR_STATUS"],[30807,"imxrt_ral::flexram::INT_STATUS::OCRAM_ERR_STATUS::RW"],[30809,"imxrt_ral::flexram::INT_STAT_EN"],[30812,"imxrt_ral::flexram::INT_STAT_EN::DTCM_ERR_STAT_EN"],[30817,"imxrt_ral::flexram::INT_STAT_EN::DTCM_ERR_STAT_EN::RW"],[30819,"imxrt_ral::flexram::INT_STAT_EN::ITCM_ERR_STAT_EN"],[30824,"imxrt_ral::flexram::INT_STAT_EN::ITCM_ERR_STAT_EN::RW"],[30826,"imxrt_ral::flexram::INT_STAT_EN::OCRAM_ERR_STAT_EN"],[30831,"imxrt_ral::flexram::INT_STAT_EN::OCRAM_ERR_STAT_EN::RW"],[30833,"imxrt_ral::flexram::TCM_CTRL"],[30836,"imxrt_ral::flexram::TCM_CTRL::FORCE_CLK_ON"],[30841,"imxrt_ral::flexram::TCM_CTRL::TCM_RWAIT_EN"],[30846,"imxrt_ral::flexram::TCM_CTRL::TCM_RWAIT_EN::RW"],[30848,"imxrt_ral::flexram::TCM_CTRL::TCM_WWAIT_EN"],[30853,"imxrt_ral::flexram::TCM_CTRL::TCM_WWAIT_EN::RW"],[30855,"imxrt_ral::flexspi"],[30939,"imxrt_ral::flexspi::AHBCR"],[30944,"imxrt_ral::flexspi::AHBCR::APAREN"],[30949,"imxrt_ral::flexspi::AHBCR::APAREN::RW"],[30951,"imxrt_ral::flexspi::AHBCR::BUFFERABLEEN"],[30956,"imxrt_ral::flexspi::AHBCR::BUFFERABLEEN::RW"],[30958,"imxrt_ral::flexspi::AHBCR::CACHABLEEN"],[30963,"imxrt_ral::flexspi::AHBCR::CACHABLEEN::RW"],[30965,"imxrt_ral::flexspi::AHBCR::PREFETCHEN"],[30970,"imxrt_ral::flexspi::AHBCR::READADDROPT"],[30975,"imxrt_ral::flexspi::AHBCR::READADDROPT::RW"],[30977,"imxrt_ral::flexspi::AHBRXBUF0CR0"],[30981,"imxrt_ral::flexspi::AHBRXBUF0CR0::BUFSZ"],[30986,"imxrt_ral::flexspi::AHBRXBUF0CR0::MSTRID"],[30991,"imxrt_ral::flexspi::AHBRXBUF0CR0::PREFETCHEN"],[30996,"imxrt_ral::flexspi::AHBRXBUF0CR0::PRIORITY"],[31001,"imxrt_ral::flexspi::AHBRXBUF1CR0"],[31005,"imxrt_ral::flexspi::AHBRXBUF1CR0::BUFSZ"],[31010,"imxrt_ral::flexspi::AHBRXBUF1CR0::MSTRID"],[31015,"imxrt_ral::flexspi::AHBRXBUF1CR0::PREFETCHEN"],[31020,"imxrt_ral::flexspi::AHBRXBUF1CR0::PRIORITY"],[31025,"imxrt_ral::flexspi::AHBRXBUF2CR0"],[31029,"imxrt_ral::flexspi::AHBRXBUF2CR0::BUFSZ"],[31034,"imxrt_ral::flexspi::AHBRXBUF2CR0::MSTRID"],[31039,"imxrt_ral::flexspi::AHBRXBUF2CR0::PREFETCHEN"],[31044,"imxrt_ral::flexspi::AHBRXBUF2CR0::PRIORITY"],[31049,"imxrt_ral::flexspi::AHBRXBUF3CR0"],[31053,"imxrt_ral::flexspi::AHBRXBUF3CR0::BUFSZ"],[31058,"imxrt_ral::flexspi::AHBRXBUF3CR0::MSTRID"],[31063,"imxrt_ral::flexspi::AHBRXBUF3CR0::PREFETCHEN"],[31068,"imxrt_ral::flexspi::AHBRXBUF3CR0::PRIORITY"],[31073,"imxrt_ral::flexspi::AHBSPNDSTS"],[31076,"imxrt_ral::flexspi::AHBSPNDSTS::ACTIVE"],[31081,"imxrt_ral::flexspi::AHBSPNDSTS::BUFID"],[31086,"imxrt_ral::flexspi::AHBSPNDSTS::DATLFT"],[31091,"imxrt_ral::flexspi::DLLCR"],[31096,"imxrt_ral::flexspi::DLLCR::DLLEN"],[31101,"imxrt_ral::flexspi::DLLCR::DLLRESET"],[31106,"imxrt_ral::flexspi::DLLCR::OVRDEN"],[31111,"imxrt_ral::flexspi::DLLCR::OVRDVAL"],[31116,"imxrt_ral::flexspi::DLLCR::SLVDLYTARGET"],[31121,"imxrt_ral::flexspi::FLSHA1CR0"],[31122,"imxrt_ral::flexspi::FLSHA1CR0::FLSHSZ"],[31127,"imxrt_ral::flexspi::FLSHA2CR0"],[31128,"imxrt_ral::flexspi::FLSHA2CR0::FLSHSZ"],[31133,"imxrt_ral::flexspi::FLSHB1CR0"],[31134,"imxrt_ral::flexspi::FLSHB1CR0::FLSHSZ"],[31139,"imxrt_ral::flexspi::FLSHB2CR0"],[31140,"imxrt_ral::flexspi::FLSHB2CR0::FLSHSZ"],[31145,"imxrt_ral::flexspi::FLSHCR1"],[31151,"imxrt_ral::flexspi::FLSHCR1::CAS"],[31156,"imxrt_ral::flexspi::FLSHCR1::CSINTERVAL"],[31161,"imxrt_ral::flexspi::FLSHCR1::CSINTERVALUNIT"],[31166,"imxrt_ral::flexspi::FLSHCR1::CSINTERVALUNIT::RW"],[31168,"imxrt_ral::flexspi::FLSHCR1::TCSH"],[31173,"imxrt_ral::flexspi::FLSHCR1::TCSS"],[31178,"imxrt_ral::flexspi::FLSHCR1::WA"],[31183,"imxrt_ral::flexspi::FLSHCR2"],[31190,"imxrt_ral::flexspi::FLSHCR2::ARDSEQID"],[31195,"imxrt_ral::flexspi::FLSHCR2::ARDSEQNUM"],[31200,"imxrt_ral::flexspi::FLSHCR2::AWRSEQID"],[31205,"imxrt_ral::flexspi::FLSHCR2::AWRSEQNUM"],[31210,"imxrt_ral::flexspi::FLSHCR2::AWRWAIT"],[31215,"imxrt_ral::flexspi::FLSHCR2::AWRWAITUNIT"],[31220,"imxrt_ral::flexspi::FLSHCR2::AWRWAITUNIT::RW"],[31228,"imxrt_ral::flexspi::FLSHCR2::CLRINSTRPTR"],[31233,"imxrt_ral::flexspi::FLSHCR4"],[31236,"imxrt_ral::flexspi::FLSHCR4::WMENA"],[31241,"imxrt_ral::flexspi::FLSHCR4::WMENA::RW"],[31243,"imxrt_ral::flexspi::FLSHCR4::WMENB"],[31248,"imxrt_ral::flexspi::FLSHCR4::WMENB::RW"],[31250,"imxrt_ral::flexspi::FLSHCR4::WMOPT1"],[31255,"imxrt_ral::flexspi::FLSHCR4::WMOPT1::RW"],[31257,"imxrt_ral::flexspi::INTEN"],[31268,"imxrt_ral::flexspi::INTEN::AHBBUSTIMEOUTEN"],[31273,"imxrt_ral::flexspi::INTEN::AHBCMDERREN"],[31278,"imxrt_ral::flexspi::INTEN::AHBCMDGEEN"],[31283,"imxrt_ral::flexspi::INTEN::IPCMDDONEEN"],[31288,"imxrt_ral::flexspi::INTEN::IPCMDERREN"],[31293,"imxrt_ral::flexspi::INTEN::IPCMDGEEN"],[31298,"imxrt_ral::flexspi::INTEN::IPRXWAEN"],[31303,"imxrt_ral::flexspi::INTEN::IPTXWEEN"],[31308,"imxrt_ral::flexspi::INTEN::SCKSTOPBYRDEN"],[31313,"imxrt_ral::flexspi::INTEN::SCKSTOPBYWREN"],[31318,"imxrt_ral::flexspi::INTEN::SEQTIMEOUTEN"],[31323,"imxrt_ral::flexspi::INTR"],[31334,"imxrt_ral::flexspi::INTR::AHBBUSTIMEOUT"],[31339,"imxrt_ral::flexspi::INTR::AHBCMDERR"],[31344,"imxrt_ral::flexspi::INTR::AHBCMDGE"],[31349,"imxrt_ral::flexspi::INTR::IPCMDDONE"],[31354,"imxrt_ral::flexspi::INTR::IPCMDERR"],[31359,"imxrt_ral::flexspi::INTR::IPCMDGE"],[31364,"imxrt_ral::flexspi::INTR::IPRXWA"],[31369,"imxrt_ral::flexspi::INTR::IPTXWE"],[31374,"imxrt_ral::flexspi::INTR::SCKSTOPBYRD"],[31379,"imxrt_ral::flexspi::INTR::SCKSTOPBYWR"],[31384,"imxrt_ral::flexspi::INTR::SEQTIMEOUT"],[31389,"imxrt_ral::flexspi::IPCMD"],[31390,"imxrt_ral::flexspi::IPCMD::TRG"],[31395,"imxrt_ral::flexspi::IPCR0"],[31396,"imxrt_ral::flexspi::IPCR0::SFAR"],[31401,"imxrt_ral::flexspi::IPCR1"],[31405,"imxrt_ral::flexspi::IPCR1::IDATSZ"],[31410,"imxrt_ral::flexspi::IPCR1::IPAREN"],[31415,"imxrt_ral::flexspi::IPCR1::IPAREN::RW"],[31417,"imxrt_ral::flexspi::IPCR1::ISEQID"],[31422,"imxrt_ral::flexspi::IPCR1::ISEQNUM"],[31427,"imxrt_ral::flexspi::IPRXFCR"],[31430,"imxrt_ral::flexspi::IPRXFCR::CLRIPRXF"],[31435,"imxrt_ral::flexspi::IPRXFCR::RXDMAEN"],[31440,"imxrt_ral::flexspi::IPRXFCR::RXDMAEN::RW"],[31442,"imxrt_ral::flexspi::IPRXFCR::RXWMRK"],[31447,"imxrt_ral::flexspi::IPRXFSTS"],[31449,"imxrt_ral::flexspi::IPRXFSTS::FILL"],[31454,"imxrt_ral::flexspi::IPRXFSTS::RDCNTR"],[31459,"imxrt_ral::flexspi::IPTXFCR"],[31462,"imxrt_ral::flexspi::IPTXFCR::CLRIPTXF"],[31467,"imxrt_ral::flexspi::IPTXFCR::TXDMAEN"],[31472,"imxrt_ral::flexspi::IPTXFCR::TXDMAEN::RW"],[31474,"imxrt_ral::flexspi::IPTXFCR::TXWMRK"],[31479,"imxrt_ral::flexspi::IPTXFSTS"],[31481,"imxrt_ral::flexspi::IPTXFSTS::FILL"],[31486,"imxrt_ral::flexspi::IPTXFSTS::WRCNTR"],[31491,"imxrt_ral::flexspi::LUT"],[31497,"imxrt_ral::flexspi::LUT::NUM_PADS0"],[31502,"imxrt_ral::flexspi::LUT::NUM_PADS1"],[31507,"imxrt_ral::flexspi::LUT::OPCODE0"],[31512,"imxrt_ral::flexspi::LUT::OPCODE1"],[31517,"imxrt_ral::flexspi::LUT::OPERAND0"],[31522,"imxrt_ral::flexspi::LUT::OPERAND1"],[31527,"imxrt_ral::flexspi::LUTCR"],[31529,"imxrt_ral::flexspi::LUTCR::LOCK"],[31534,"imxrt_ral::flexspi::LUTCR::UNLOCK"],[31539,"imxrt_ral::flexspi::LUTKEY"],[31540,"imxrt_ral::flexspi::LUTKEY::KEY"],[31545,"imxrt_ral::flexspi::MCR0"],[31557,"imxrt_ral::flexspi::MCR0::AHBGRANTWAIT"],[31562,"imxrt_ral::flexspi::MCR0::ARDFEN"],[31567,"imxrt_ral::flexspi::MCR0::ARDFEN::RW"],[31569,"imxrt_ral::flexspi::MCR0::ATDFEN"],[31574,"imxrt_ral::flexspi::MCR0::ATDFEN::RW"],[31576,"imxrt_ral::flexspi::MCR0::COMBINATIONEN"],[31581,"imxrt_ral::flexspi::MCR0::COMBINATIONEN::RW"],[31583,"imxrt_ral::flexspi::MCR0::DOZEEN"],[31588,"imxrt_ral::flexspi::MCR0::DOZEEN::RW"],[31590,"imxrt_ral::flexspi::MCR0::HSEN"],[31595,"imxrt_ral::flexspi::MCR0::HSEN::RW"],[31597,"imxrt_ral::flexspi::MCR0::IPGRANTWAIT"],[31602,"imxrt_ral::flexspi::MCR0::MDIS"],[31607,"imxrt_ral::flexspi::MCR0::RXCLKSRC"],[31612,"imxrt_ral::flexspi::MCR0::RXCLKSRC::RW"],[31615,"imxrt_ral::flexspi::MCR0::SCKFREERUNEN"],[31620,"imxrt_ral::flexspi::MCR0::SCKFREERUNEN::RW"],[31622,"imxrt_ral::flexspi::MCR0::SERCLKDIV"],[31627,"imxrt_ral::flexspi::MCR0::SERCLKDIV::RW"],[31635,"imxrt_ral::flexspi::MCR0::SWRESET"],[31640,"imxrt_ral::flexspi::MCR1"],[31642,"imxrt_ral::flexspi::MCR1::AHBBUSWAIT"],[31647,"imxrt_ral::flexspi::MCR1::SEQWAIT"],[31652,"imxrt_ral::flexspi::MCR2"],[31657,"imxrt_ral::flexspi::MCR2::CLRAHBBUFOPT"],[31662,"imxrt_ral::flexspi::MCR2::CLRAHBBUFOPT::RW"],[31664,"imxrt_ral::flexspi::MCR2::CLRLEARNPHASE"],[31669,"imxrt_ral::flexspi::MCR2::RESUMEWAIT"],[31674,"imxrt_ral::flexspi::MCR2::SAMEDEVICEEN"],[31679,"imxrt_ral::flexspi::MCR2::SAMEDEVICEEN::RW"],[31681,"imxrt_ral::flexspi::MCR2::SCKBDIFFOPT"],[31686,"imxrt_ral::flexspi::MCR2::SCKBDIFFOPT::RW"],[31688,"imxrt_ral::flexspi::RFDR"],[31689,"imxrt_ral::flexspi::RFDR::RXDATA"],[31694,"imxrt_ral::flexspi::STS0"],[31697,"imxrt_ral::flexspi::STS0::ARBCMDSRC"],[31702,"imxrt_ral::flexspi::STS0::ARBCMDSRC::RW"],[31706,"imxrt_ral::flexspi::STS0::ARBIDLE"],[31711,"imxrt_ral::flexspi::STS0::SEQIDLE"],[31716,"imxrt_ral::flexspi::STS1"],[31720,"imxrt_ral::flexspi::STS1::AHBCMDERRCODE"],[31725,"imxrt_ral::flexspi::STS1::AHBCMDERRCODE::RW"],[31731,"imxrt_ral::flexspi::STS1::AHBCMDERRID"],[31736,"imxrt_ral::flexspi::STS1::IPCMDERRCODE"],[31741,"imxrt_ral::flexspi::STS1::IPCMDERRCODE::RW"],[31749,"imxrt_ral::flexspi::STS1::IPCMDERRID"],[31754,"imxrt_ral::flexspi::STS2"],[31762,"imxrt_ral::flexspi::STS2::AREFLOCK"],[31767,"imxrt_ral::flexspi::STS2::AREFSEL"],[31772,"imxrt_ral::flexspi::STS2::ASLVLOCK"],[31777,"imxrt_ral::flexspi::STS2::ASLVSEL"],[31782,"imxrt_ral::flexspi::STS2::BREFLOCK"],[31787,"imxrt_ral::flexspi::STS2::BREFSEL"],[31792,"imxrt_ral::flexspi::STS2::BSLVLOCK"],[31797,"imxrt_ral::flexspi::STS2::BSLVSEL"],[31802,"imxrt_ral::flexspi::TFDR"],[31803,"imxrt_ral::flexspi::TFDR::TXDATA"],[31808,"imxrt_ral::gpc"],[31843,"imxrt_ral::gpc::CNTR"],[31846,"imxrt_ral::gpc::CNTR::MEGA_PDN_REQ"],[31851,"imxrt_ral::gpc::CNTR::MEGA_PDN_REQ::RW"],[31853,"imxrt_ral::gpc::CNTR::MEGA_PUP_REQ"],[31858,"imxrt_ral::gpc::CNTR::MEGA_PUP_REQ::RW"],[31860,"imxrt_ral::gpc::CNTR::PDRAM0_PGE"],[31865,"imxrt_ral::gpc::CNTR::PDRAM0_PGE::RW"],[31867,"imxrt_ral::gpc::IMR1"],[31868,"imxrt_ral::gpc::IMR1::IMR1"],[31873,"imxrt_ral::gpc::IMR2"],[31874,"imxrt_ral::gpc::IMR2::IMR2"],[31879,"imxrt_ral::gpc::IMR3"],[31880,"imxrt_ral::gpc::IMR3::IMR3"],[31885,"imxrt_ral::gpc::IMR4"],[31886,"imxrt_ral::gpc::IMR4::IMR4"],[31891,"imxrt_ral::gpc::IMR5"],[31892,"imxrt_ral::gpc::IMR5::IMR5"],[31897,"imxrt_ral::gpc::ISR1"],[31898,"imxrt_ral::gpc::ISR1::ISR1"],[31903,"imxrt_ral::gpc::ISR2"],[31904,"imxrt_ral::gpc::ISR2::ISR2"],[31909,"imxrt_ral::gpc::ISR3"],[31910,"imxrt_ral::gpc::ISR3::ISR3"],[31915,"imxrt_ral::gpc::ISR4"],[31916,"imxrt_ral::gpc::ISR4::ISR4"],[31921,"imxrt_ral::gpc::ISR5"],[31922,"imxrt_ral::gpc::ISR5::ISR4"],[31927,"imxrt_ral::gpio"],[31986,"imxrt_ral::gpio::DR"],[31987,"imxrt_ral::gpio::DR::DR"],[31992,"imxrt_ral::gpio::DR_CLEAR"],[31993,"imxrt_ral::gpio::DR_CLEAR::DR_CLEAR"],[31998,"imxrt_ral::gpio::DR_SET"],[31999,"imxrt_ral::gpio::DR_SET::DR_SET"],[32004,"imxrt_ral::gpio::DR_TOGGLE"],[32005,"imxrt_ral::gpio::DR_TOGGLE::DR_TOGGLE"],[32010,"imxrt_ral::gpio::EDGE_SEL"],[32011,"imxrt_ral::gpio::EDGE_SEL::GPIO_EDGE_SEL"],[32016,"imxrt_ral::gpio::GDIR"],[32017,"imxrt_ral::gpio::GDIR::GDIR"],[32022,"imxrt_ral::gpio::ICR1"],[32038,"imxrt_ral::gpio::ICR1::ICR0"],[32043,"imxrt_ral::gpio::ICR1::ICR0::RW"],[32047,"imxrt_ral::gpio::ICR1::ICR1"],[32052,"imxrt_ral::gpio::ICR1::ICR10"],[32057,"imxrt_ral::gpio::ICR1::ICR10::RW"],[32061,"imxrt_ral::gpio::ICR1::ICR11"],[32066,"imxrt_ral::gpio::ICR1::ICR11::RW"],[32070,"imxrt_ral::gpio::ICR1::ICR12"],[32075,"imxrt_ral::gpio::ICR1::ICR12::RW"],[32079,"imxrt_ral::gpio::ICR1::ICR13"],[32084,"imxrt_ral::gpio::ICR1::ICR13::RW"],[32088,"imxrt_ral::gpio::ICR1::ICR14"],[32093,"imxrt_ral::gpio::ICR1::ICR14::RW"],[32097,"imxrt_ral::gpio::ICR1::ICR15"],[32102,"imxrt_ral::gpio::ICR1::ICR15::RW"],[32106,"imxrt_ral::gpio::ICR1::ICR1::RW"],[32110,"imxrt_ral::gpio::ICR1::ICR2"],[32115,"imxrt_ral::gpio::ICR1::ICR2::RW"],[32119,"imxrt_ral::gpio::ICR1::ICR3"],[32124,"imxrt_ral::gpio::ICR1::ICR3::RW"],[32128,"imxrt_ral::gpio::ICR1::ICR4"],[32133,"imxrt_ral::gpio::ICR1::ICR4::RW"],[32137,"imxrt_ral::gpio::ICR1::ICR5"],[32142,"imxrt_ral::gpio::ICR1::ICR5::RW"],[32146,"imxrt_ral::gpio::ICR1::ICR6"],[32151,"imxrt_ral::gpio::ICR1::ICR6::RW"],[32155,"imxrt_ral::gpio::ICR1::ICR7"],[32160,"imxrt_ral::gpio::ICR1::ICR7::RW"],[32164,"imxrt_ral::gpio::ICR1::ICR8"],[32169,"imxrt_ral::gpio::ICR1::ICR8::RW"],[32173,"imxrt_ral::gpio::ICR1::ICR9"],[32178,"imxrt_ral::gpio::ICR1::ICR9::RW"],[32182,"imxrt_ral::gpio::ICR2"],[32198,"imxrt_ral::gpio::ICR2::ICR16"],[32203,"imxrt_ral::gpio::ICR2::ICR16::RW"],[32207,"imxrt_ral::gpio::ICR2::ICR17"],[32212,"imxrt_ral::gpio::ICR2::ICR17::RW"],[32216,"imxrt_ral::gpio::ICR2::ICR18"],[32221,"imxrt_ral::gpio::ICR2::ICR18::RW"],[32225,"imxrt_ral::gpio::ICR2::ICR19"],[32230,"imxrt_ral::gpio::ICR2::ICR19::RW"],[32234,"imxrt_ral::gpio::ICR2::ICR20"],[32239,"imxrt_ral::gpio::ICR2::ICR20::RW"],[32243,"imxrt_ral::gpio::ICR2::ICR21"],[32248,"imxrt_ral::gpio::ICR2::ICR21::RW"],[32252,"imxrt_ral::gpio::ICR2::ICR22"],[32257,"imxrt_ral::gpio::ICR2::ICR22::RW"],[32261,"imxrt_ral::gpio::ICR2::ICR23"],[32266,"imxrt_ral::gpio::ICR2::ICR23::RW"],[32270,"imxrt_ral::gpio::ICR2::ICR24"],[32275,"imxrt_ral::gpio::ICR2::ICR24::RW"],[32279,"imxrt_ral::gpio::ICR2::ICR25"],[32284,"imxrt_ral::gpio::ICR2::ICR25::RW"],[32288,"imxrt_ral::gpio::ICR2::ICR26"],[32293,"imxrt_ral::gpio::ICR2::ICR26::RW"],[32297,"imxrt_ral::gpio::ICR2::ICR27"],[32302,"imxrt_ral::gpio::ICR2::ICR27::RW"],[32306,"imxrt_ral::gpio::ICR2::ICR28"],[32311,"imxrt_ral::gpio::ICR2::ICR28::RW"],[32315,"imxrt_ral::gpio::ICR2::ICR29"],[32320,"imxrt_ral::gpio::ICR2::ICR29::RW"],[32324,"imxrt_ral::gpio::ICR2::ICR30"],[32329,"imxrt_ral::gpio::ICR2::ICR30::RW"],[32333,"imxrt_ral::gpio::ICR2::ICR31"],[32338,"imxrt_ral::gpio::ICR2::ICR31::RW"],[32342,"imxrt_ral::gpio::IMR"],[32343,"imxrt_ral::gpio::IMR::IMR"],[32348,"imxrt_ral::gpio::ISR"],[32349,"imxrt_ral::gpio::ISR::ISR"],[32354,"imxrt_ral::gpio::PSR"],[32355,"imxrt_ral::gpio::PSR::PSR"],[32360,"imxrt_ral::gpt"],[32390,"imxrt_ral::gpt::CNT"],[32391,"imxrt_ral::gpt::CNT::COUNT"],[32396,"imxrt_ral::gpt::CR"],[32414,"imxrt_ral::gpt::CR::CLKSRC"],[32419,"imxrt_ral::gpt::CR::CLKSRC::RW"],[32425,"imxrt_ral::gpt::CR::DBGEN"],[32430,"imxrt_ral::gpt::CR::DBGEN::RW"],[32432,"imxrt_ral::gpt::CR::DOZEEN"],[32437,"imxrt_ral::gpt::CR::DOZEEN::RW"],[32439,"imxrt_ral::gpt::CR::EN"],[32444,"imxrt_ral::gpt::CR::EN::RW"],[32446,"imxrt_ral::gpt::CR::ENMOD"],[32451,"imxrt_ral::gpt::CR::ENMOD::RW"],[32453,"imxrt_ral::gpt::CR::EN_24M"],[32458,"imxrt_ral::gpt::CR::EN_24M::RW"],[32460,"imxrt_ral::gpt::CR::FO1"],[32465,"imxrt_ral::gpt::CR::FO2"],[32470,"imxrt_ral::gpt::CR::FO3"],[32475,"imxrt_ral::gpt::CR::FRR"],[32480,"imxrt_ral::gpt::CR::FRR::RW"],[32482,"imxrt_ral::gpt::CR::IM1"],[32487,"imxrt_ral::gpt::CR::IM2"],[32492,"imxrt_ral::gpt::CR::OM1"],[32497,"imxrt_ral::gpt::CR::OM2"],[32502,"imxrt_ral::gpt::CR::OM3"],[32507,"imxrt_ral::gpt::CR::STOPEN"],[32512,"imxrt_ral::gpt::CR::STOPEN::RW"],[32514,"imxrt_ral::gpt::CR::SWR"],[32519,"imxrt_ral::gpt::CR::SWR::RW"],[32521,"imxrt_ral::gpt::CR::WAITEN"],[32526,"imxrt_ral::gpt::CR::WAITEN::RW"],[32528,"imxrt_ral::gpt::ICR"],[32529,"imxrt_ral::gpt::ICR::CAPT"],[32534,"imxrt_ral::gpt::IR"],[32540,"imxrt_ral::gpt::IR::IF1IE"],[32545,"imxrt_ral::gpt::IR::IF2IE"],[32550,"imxrt_ral::gpt::IR::OF1IE"],[32555,"imxrt_ral::gpt::IR::OF2IE"],[32560,"imxrt_ral::gpt::IR::OF3IE"],[32565,"imxrt_ral::gpt::IR::ROVIE"],[32570,"imxrt_ral::gpt::IR::ROVIE::RW"],[32572,"imxrt_ral::gpt::OCR"],[32573,"imxrt_ral::gpt::OCR::COMP"],[32578,"imxrt_ral::gpt::PR"],[32580,"imxrt_ral::gpt::PR::PRESCALER"],[32585,"imxrt_ral::gpt::PR::PRESCALER24M"],[32590,"imxrt_ral::gpt::PR::PRESCALER24M::RW"],[32593,"imxrt_ral::gpt::PR::PRESCALER::RW"],[32596,"imxrt_ral::gpt::SR"],[32602,"imxrt_ral::gpt::SR::IF1"],[32607,"imxrt_ral::gpt::SR::IF2"],[32612,"imxrt_ral::gpt::SR::OF1"],[32617,"imxrt_ral::gpt::SR::OF2"],[32622,"imxrt_ral::gpt::SR::OF3"],[32627,"imxrt_ral::gpt::SR::ROV"],[32632,"imxrt_ral::gpt::SR::ROV::RW"],[32634,"imxrt_ral::iomuxc"],[33605,"imxrt_ral::iomuxc::ANATOP_USB_OTG1_ID_SELECT_INPUT"],[33606,"imxrt_ral::iomuxc::ANATOP_USB_OTG1_ID_SELECT_INPUT::DAISY"],[33611,"imxrt_ral::iomuxc::ANATOP_USB_OTG1_ID_SELECT_INPUT::DAISY::RW"],[33613,"imxrt_ral::iomuxc::ANATOP_USB_OTG2_ID_SELECT_INPUT"],[33614,"imxrt_ral::iomuxc::ANATOP_USB_OTG2_ID_SELECT_INPUT::DAISY"],[33619,"imxrt_ral::iomuxc::ANATOP_USB_OTG2_ID_SELECT_INPUT::DAISY::RW"],[33621,"imxrt_ral::iomuxc::CANFD_IPP_IND_CANRX_SELECT_INPUT"],[33622,"imxrt_ral::iomuxc::CANFD_IPP_IND_CANRX_SELECT_INPUT::DAISY"],[33627,"imxrt_ral::iomuxc::CANFD_IPP_IND_CANRX_SELECT_INPUT::DAISY::RW"],[33630,"imxrt_ral::iomuxc::CCM_PMIC_READY_SELECT_INPUT"],[33631,"imxrt_ral::iomuxc::CCM_PMIC_READY_SELECT_INPUT::DAISY"],[33636,"imxrt_ral::iomuxc::CCM_PMIC_READY_SELECT_INPUT::DAISY::RW"],[33641,"imxrt_ral::iomuxc::CSI_DATA02_SELECT_INPUT"],[33642,"imxrt_ral::iomuxc::CSI_DATA02_SELECT_INPUT::DAISY"],[33647,"imxrt_ral::iomuxc::CSI_DATA02_SELECT_INPUT::DAISY::RW"],[33649,"imxrt_ral::iomuxc::CSI_DATA03_SELECT_INPUT"],[33650,"imxrt_ral::iomuxc::CSI_DATA03_SELECT_INPUT::DAISY"],[33655,"imxrt_ral::iomuxc::CSI_DATA03_SELECT_INPUT::DAISY::RW"],[33657,"imxrt_ral::iomuxc::CSI_DATA04_SELECT_INPUT"],[33658,"imxrt_ral::iomuxc::CSI_DATA04_SELECT_INPUT::DAISY"],[33663,"imxrt_ral::iomuxc::CSI_DATA04_SELECT_INPUT::DAISY::RW"],[33665,"imxrt_ral::iomuxc::CSI_DATA05_SELECT_INPUT"],[33666,"imxrt_ral::iomuxc::CSI_DATA05_SELECT_INPUT::DAISY"],[33671,"imxrt_ral::iomuxc::CSI_DATA05_SELECT_INPUT::DAISY::RW"],[33673,"imxrt_ral::iomuxc::CSI_DATA06_SELECT_INPUT"],[33674,"imxrt_ral::iomuxc::CSI_DATA06_SELECT_INPUT::DAISY"],[33679,"imxrt_ral::iomuxc::CSI_DATA06_SELECT_INPUT::DAISY::RW"],[33681,"imxrt_ral::iomuxc::CSI_DATA07_SELECT_INPUT"],[33682,"imxrt_ral::iomuxc::CSI_DATA07_SELECT_INPUT::DAISY"],[33687,"imxrt_ral::iomuxc::CSI_DATA07_SELECT_INPUT::DAISY::RW"],[33689,"imxrt_ral::iomuxc::CSI_DATA08_SELECT_INPUT"],[33690,"imxrt_ral::iomuxc::CSI_DATA08_SELECT_INPUT::DAISY"],[33695,"imxrt_ral::iomuxc::CSI_DATA08_SELECT_INPUT::DAISY::RW"],[33697,"imxrt_ral::iomuxc::CSI_DATA09_SELECT_INPUT"],[33698,"imxrt_ral::iomuxc::CSI_DATA09_SELECT_INPUT::DAISY"],[33703,"imxrt_ral::iomuxc::CSI_DATA09_SELECT_INPUT::DAISY::RW"],[33705,"imxrt_ral::iomuxc::CSI_HSYNC_SELECT_INPUT"],[33706,"imxrt_ral::iomuxc::CSI_HSYNC_SELECT_INPUT::DAISY"],[33711,"imxrt_ral::iomuxc::CSI_HSYNC_SELECT_INPUT::DAISY::RW"],[33714,"imxrt_ral::iomuxc::CSI_PIXCLK_SELECT_INPUT"],[33715,"imxrt_ral::iomuxc::CSI_PIXCLK_SELECT_INPUT::DAISY"],[33720,"imxrt_ral::iomuxc::CSI_PIXCLK_SELECT_INPUT::DAISY::RW"],[33722,"imxrt_ral::iomuxc::CSI_VSYNC_SELECT_INPUT"],[33723,"imxrt_ral::iomuxc::CSI_VSYNC_SELECT_INPUT::DAISY"],[33728,"imxrt_ral::iomuxc::CSI_VSYNC_SELECT_INPUT::DAISY::RW"],[33731,"imxrt_ral::iomuxc::ENET0_RXDATA_SELECT_INPUT"],[33732,"imxrt_ral::iomuxc::ENET0_RXDATA_SELECT_INPUT::DAISY"],[33737,"imxrt_ral::iomuxc::ENET0_RXDATA_SELECT_INPUT::DAISY::RW"],[33739,"imxrt_ral::iomuxc::ENET0_TIMER_SELECT_INPUT"],[33740,"imxrt_ral::iomuxc::ENET0_TIMER_SELECT_INPUT::DAISY"],[33745,"imxrt_ral::iomuxc::ENET0_TIMER_SELECT_INPUT::DAISY::RW"],[33748,"imxrt_ral::iomuxc::ENET1_RXDATA_SELECT_INPUT"],[33749,"imxrt_ral::iomuxc::ENET1_RXDATA_SELECT_INPUT::DAISY"],[33754,"imxrt_ral::iomuxc::ENET1_RXDATA_SELECT_INPUT::DAISY::RW"],[33756,"imxrt_ral::iomuxc::ENET2_IPG_CLK_RMII_SELECT_INPUT"],[33757,"imxrt_ral::iomuxc::ENET2_IPG_CLK_RMII_SELECT_INPUT::DAISY"],[33762,"imxrt_ral::iomuxc::ENET2_IPG_CLK_RMII_SELECT_INPUT::DAISY::RW"],[33765,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT"],[33766,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT::DAISY"],[33771,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT::DAISY::RW"],[33773,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0"],[33774,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0::DAISY"],[33779,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0::DAISY::RW"],[33782,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1"],[33783,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1::DAISY"],[33788,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1::DAISY::RW"],[33791,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT"],[33792,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT::DAISY"],[33797,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT::DAISY::RW"],[33800,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT"],[33801,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT::DAISY"],[33806,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT::DAISY::RW"],[33809,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0"],[33810,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0::DAISY"],[33815,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0::DAISY::RW"],[33817,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT"],[33818,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT::DAISY"],[33823,"imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT::DAISY::RW"],[33826,"imxrt_ral::iomuxc::ENET_IPG_CLK_RMII_SELECT_INPUT"],[33827,"imxrt_ral::iomuxc::ENET_IPG_CLK_RMII_SELECT_INPUT::DAISY"],[33832,"imxrt_ral::iomuxc::ENET_IPG_CLK_RMII_SELECT_INPUT::DAISY::RW"],[33834,"imxrt_ral::iomuxc::ENET_MDIO_SELECT_INPUT"],[33835,"imxrt_ral::iomuxc::ENET_MDIO_SELECT_INPUT::DAISY"],[33840,"imxrt_ral::iomuxc::ENET_MDIO_SELECT_INPUT::DAISY::RW"],[33843,"imxrt_ral::iomuxc::ENET_RXEN_SELECT_INPUT"],[33844,"imxrt_ral::iomuxc::ENET_RXEN_SELECT_INPUT::DAISY"],[33849,"imxrt_ral::iomuxc::ENET_RXEN_SELECT_INPUT::DAISY::RW"],[33851,"imxrt_ral::iomuxc::ENET_RXERR_SELECT_INPUT"],[33852,"imxrt_ral::iomuxc::ENET_RXERR_SELECT_INPUT::DAISY"],[33857,"imxrt_ral::iomuxc::ENET_RXERR_SELECT_INPUT::DAISY::RW"],[33859,"imxrt_ral::iomuxc::ENET_TXCLK_SELECT_INPUT"],[33860,"imxrt_ral::iomuxc::ENET_TXCLK_SELECT_INPUT::DAISY"],[33865,"imxrt_ral::iomuxc::ENET_TXCLK_SELECT_INPUT::DAISY::RW"],[33867,"imxrt_ral::iomuxc::FLEXCAN1_RX_SELECT_INPUT"],[33868,"imxrt_ral::iomuxc::FLEXCAN1_RX_SELECT_INPUT::DAISY"],[33873,"imxrt_ral::iomuxc::FLEXCAN1_RX_SELECT_INPUT::DAISY::RW"],[33877,"imxrt_ral::iomuxc::FLEXCAN2_RX_SELECT_INPUT"],[33878,"imxrt_ral::iomuxc::FLEXCAN2_RX_SELECT_INPUT::DAISY"],[33883,"imxrt_ral::iomuxc::FLEXCAN2_RX_SELECT_INPUT::DAISY::RW"],[33887,"imxrt_ral::iomuxc::FLEXPWM1_PWMA0_SELECT_INPUT"],[33888,"imxrt_ral::iomuxc::FLEXPWM1_PWMA0_SELECT_INPUT::DAISY"],[33893,"imxrt_ral::iomuxc::FLEXPWM1_PWMA0_SELECT_INPUT::DAISY::RW"],[33895,"imxrt_ral::iomuxc::FLEXPWM1_PWMA1_SELECT_INPUT"],[33896,"imxrt_ral::iomuxc::FLEXPWM1_PWMA1_SELECT_INPUT::DAISY"],[33901,"imxrt_ral::iomuxc::FLEXPWM1_PWMA1_SELECT_INPUT::DAISY::RW"],[33903,"imxrt_ral::iomuxc::FLEXPWM1_PWMA2_SELECT_INPUT"],[33904,"imxrt_ral::iomuxc::FLEXPWM1_PWMA2_SELECT_INPUT::DAISY"],[33909,"imxrt_ral::iomuxc::FLEXPWM1_PWMA2_SELECT_INPUT::DAISY::RW"],[33911,"imxrt_ral::iomuxc::FLEXPWM1_PWMA3_SELECT_INPUT"],[33912,"imxrt_ral::iomuxc::FLEXPWM1_PWMA3_SELECT_INPUT::DAISY"],[33917,"imxrt_ral::iomuxc::FLEXPWM1_PWMA3_SELECT_INPUT::DAISY::RW"],[33922,"imxrt_ral::iomuxc::FLEXPWM1_PWMB0_SELECT_INPUT"],[33923,"imxrt_ral::iomuxc::FLEXPWM1_PWMB0_SELECT_INPUT::DAISY"],[33928,"imxrt_ral::iomuxc::FLEXPWM1_PWMB0_SELECT_INPUT::DAISY::RW"],[33930,"imxrt_ral::iomuxc::FLEXPWM1_PWMB1_SELECT_INPUT"],[33931,"imxrt_ral::iomuxc::FLEXPWM1_PWMB1_SELECT_INPUT::DAISY"],[33936,"imxrt_ral::iomuxc::FLEXPWM1_PWMB1_SELECT_INPUT::DAISY::RW"],[33938,"imxrt_ral::iomuxc::FLEXPWM1_PWMB2_SELECT_INPUT"],[33939,"imxrt_ral::iomuxc::FLEXPWM1_PWMB2_SELECT_INPUT::DAISY"],[33944,"imxrt_ral::iomuxc::FLEXPWM1_PWMB2_SELECT_INPUT::DAISY::RW"],[33946,"imxrt_ral::iomuxc::FLEXPWM1_PWMB3_SELECT_INPUT"],[33947,"imxrt_ral::iomuxc::FLEXPWM1_PWMB3_SELECT_INPUT::DAISY"],[33952,"imxrt_ral::iomuxc::FLEXPWM1_PWMB3_SELECT_INPUT::DAISY::RW"],[33957,"imxrt_ral::iomuxc::FLEXPWM2_PWMA0_SELECT_INPUT"],[33958,"imxrt_ral::iomuxc::FLEXPWM2_PWMA0_SELECT_INPUT::DAISY"],[33963,"imxrt_ral::iomuxc::FLEXPWM2_PWMA0_SELECT_INPUT::DAISY::RW"],[33965,"imxrt_ral::iomuxc::FLEXPWM2_PWMA1_SELECT_INPUT"],[33966,"imxrt_ral::iomuxc::FLEXPWM2_PWMA1_SELECT_INPUT::DAISY"],[33971,"imxrt_ral::iomuxc::FLEXPWM2_PWMA1_SELECT_INPUT::DAISY::RW"],[33973,"imxrt_ral::iomuxc::FLEXPWM2_PWMA2_SELECT_INPUT"],[33974,"imxrt_ral::iomuxc::FLEXPWM2_PWMA2_SELECT_INPUT::DAISY"],[33979,"imxrt_ral::iomuxc::FLEXPWM2_PWMA2_SELECT_INPUT::DAISY::RW"],[33981,"imxrt_ral::iomuxc::FLEXPWM2_PWMA3_SELECT_INPUT"],[33982,"imxrt_ral::iomuxc::FLEXPWM2_PWMA3_SELECT_INPUT::DAISY"],[33987,"imxrt_ral::iomuxc::FLEXPWM2_PWMA3_SELECT_INPUT::DAISY::RW"],[33992,"imxrt_ral::iomuxc::FLEXPWM2_PWMB0_SELECT_INPUT"],[33993,"imxrt_ral::iomuxc::FLEXPWM2_PWMB0_SELECT_INPUT::DAISY"],[33998,"imxrt_ral::iomuxc::FLEXPWM2_PWMB0_SELECT_INPUT::DAISY::RW"],[34000,"imxrt_ral::iomuxc::FLEXPWM2_PWMB1_SELECT_INPUT"],[34001,"imxrt_ral::iomuxc::FLEXPWM2_PWMB1_SELECT_INPUT::DAISY"],[34006,"imxrt_ral::iomuxc::FLEXPWM2_PWMB1_SELECT_INPUT::DAISY::RW"],[34008,"imxrt_ral::iomuxc::FLEXPWM2_PWMB2_SELECT_INPUT"],[34009,"imxrt_ral::iomuxc::FLEXPWM2_PWMB2_SELECT_INPUT::DAISY"],[34014,"imxrt_ral::iomuxc::FLEXPWM2_PWMB2_SELECT_INPUT::DAISY::RW"],[34016,"imxrt_ral::iomuxc::FLEXPWM2_PWMB3_SELECT_INPUT"],[34017,"imxrt_ral::iomuxc::FLEXPWM2_PWMB3_SELECT_INPUT::DAISY"],[34022,"imxrt_ral::iomuxc::FLEXPWM2_PWMB3_SELECT_INPUT::DAISY::RW"],[34026,"imxrt_ral::iomuxc::FLEXPWM4_PWMA0_SELECT_INPUT"],[34027,"imxrt_ral::iomuxc::FLEXPWM4_PWMA0_SELECT_INPUT::DAISY"],[34032,"imxrt_ral::iomuxc::FLEXPWM4_PWMA0_SELECT_INPUT::DAISY::RW"],[34034,"imxrt_ral::iomuxc::FLEXPWM4_PWMA1_SELECT_INPUT"],[34035,"imxrt_ral::iomuxc::FLEXPWM4_PWMA1_SELECT_INPUT::DAISY"],[34040,"imxrt_ral::iomuxc::FLEXPWM4_PWMA1_SELECT_INPUT::DAISY::RW"],[34042,"imxrt_ral::iomuxc::FLEXPWM4_PWMA2_SELECT_INPUT"],[34043,"imxrt_ral::iomuxc::FLEXPWM4_PWMA2_SELECT_INPUT::DAISY"],[34048,"imxrt_ral::iomuxc::FLEXPWM4_PWMA2_SELECT_INPUT::DAISY::RW"],[34050,"imxrt_ral::iomuxc::FLEXPWM4_PWMA3_SELECT_INPUT"],[34051,"imxrt_ral::iomuxc::FLEXPWM4_PWMA3_SELECT_INPUT::DAISY"],[34056,"imxrt_ral::iomuxc::FLEXPWM4_PWMA3_SELECT_INPUT::DAISY::RW"],[34058,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT"],[34059,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT::DAISY"],[34064,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT::DAISY::RW"],[34067,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT"],[34068,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT::DAISY"],[34073,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT::DAISY::RW"],[34076,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT"],[34077,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT::DAISY"],[34082,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT::DAISY::RW"],[34085,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT"],[34086,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT::DAISY"],[34091,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT::DAISY::RW"],[34094,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT"],[34095,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT::DAISY"],[34100,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT::DAISY::RW"],[34103,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT"],[34104,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT::DAISY"],[34109,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT::DAISY::RW"],[34111,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT"],[34112,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT::DAISY"],[34117,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT::DAISY::RW"],[34119,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT"],[34120,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT::DAISY"],[34125,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT::DAISY::RW"],[34127,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT"],[34128,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT::DAISY"],[34133,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT::DAISY::RW"],[34135,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT"],[34136,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT::DAISY"],[34141,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT::DAISY::RW"],[34144,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT"],[34145,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT::DAISY"],[34150,"imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT::DAISY::RW"],[34152,"imxrt_ral::iomuxc::FLEXSPIA_DATA0_SELECT_INPUT"],[34153,"imxrt_ral::iomuxc::FLEXSPIA_DATA0_SELECT_INPUT::DAISY"],[34158,"imxrt_ral::iomuxc::FLEXSPIA_DATA0_SELECT_INPUT::DAISY::RW"],[34160,"imxrt_ral::iomuxc::FLEXSPIA_DATA1_SELECT_INPUT"],[34161,"imxrt_ral::iomuxc::FLEXSPIA_DATA1_SELECT_INPUT::DAISY"],[34166,"imxrt_ral::iomuxc::FLEXSPIA_DATA1_SELECT_INPUT::DAISY::RW"],[34168,"imxrt_ral::iomuxc::FLEXSPIA_DATA2_SELECT_INPUT"],[34169,"imxrt_ral::iomuxc::FLEXSPIA_DATA2_SELECT_INPUT::DAISY"],[34174,"imxrt_ral::iomuxc::FLEXSPIA_DATA2_SELECT_INPUT::DAISY::RW"],[34176,"imxrt_ral::iomuxc::FLEXSPIA_DATA3_SELECT_INPUT"],[34177,"imxrt_ral::iomuxc::FLEXSPIA_DATA3_SELECT_INPUT::DAISY"],[34182,"imxrt_ral::iomuxc::FLEXSPIA_DATA3_SELECT_INPUT::DAISY::RW"],[34184,"imxrt_ral::iomuxc::FLEXSPIA_DQS_SELECT_INPUT"],[34185,"imxrt_ral::iomuxc::FLEXSPIA_DQS_SELECT_INPUT::DAISY"],[34190,"imxrt_ral::iomuxc::FLEXSPIA_DQS_SELECT_INPUT::DAISY::RW"],[34192,"imxrt_ral::iomuxc::FLEXSPIA_SCK_SELECT_INPUT"],[34193,"imxrt_ral::iomuxc::FLEXSPIA_SCK_SELECT_INPUT::DAISY"],[34198,"imxrt_ral::iomuxc::FLEXSPIA_SCK_SELECT_INPUT::DAISY::RW"],[34200,"imxrt_ral::iomuxc::FLEXSPIB_DATA0_SELECT_INPUT"],[34201,"imxrt_ral::iomuxc::FLEXSPIB_DATA0_SELECT_INPUT::DAISY"],[34206,"imxrt_ral::iomuxc::FLEXSPIB_DATA0_SELECT_INPUT::DAISY::RW"],[34208,"imxrt_ral::iomuxc::FLEXSPIB_DATA1_SELECT_INPUT"],[34209,"imxrt_ral::iomuxc::FLEXSPIB_DATA1_SELECT_INPUT::DAISY"],[34214,"imxrt_ral::iomuxc::FLEXSPIB_DATA1_SELECT_INPUT::DAISY::RW"],[34216,"imxrt_ral::iomuxc::FLEXSPIB_DATA2_SELECT_INPUT"],[34217,"imxrt_ral::iomuxc::FLEXSPIB_DATA2_SELECT_INPUT::DAISY"],[34222,"imxrt_ral::iomuxc::FLEXSPIB_DATA2_SELECT_INPUT::DAISY::RW"],[34224,"imxrt_ral::iomuxc::FLEXSPIB_DATA3_SELECT_INPUT"],[34225,"imxrt_ral::iomuxc::FLEXSPIB_DATA3_SELECT_INPUT::DAISY"],[34230,"imxrt_ral::iomuxc::FLEXSPIB_DATA3_SELECT_INPUT::DAISY::RW"],[34232,"imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN1_SELECT_INPUT"],[34233,"imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN1_SELECT_INPUT::DAISY"],[34238,"imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN1_SELECT_INPUT::DAISY::RW"],[34240,"imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN2_SELECT_INPUT"],[34241,"imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN2_SELECT_INPUT::DAISY"],[34246,"imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN2_SELECT_INPUT::DAISY::RW"],[34248,"imxrt_ral::iomuxc::GPT1_IPP_IND_CLKIN_SELECT_INPUT"],[34249,"imxrt_ral::iomuxc::GPT1_IPP_IND_CLKIN_SELECT_INPUT::DAISY"],[34254,"imxrt_ral::iomuxc::GPT1_IPP_IND_CLKIN_SELECT_INPUT::DAISY::RW"],[34256,"imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN1_SELECT_INPUT"],[34257,"imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN1_SELECT_INPUT::DAISY"],[34262,"imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN1_SELECT_INPUT::DAISY::RW"],[34264,"imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN2_SELECT_INPUT"],[34265,"imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN2_SELECT_INPUT::DAISY"],[34270,"imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN2_SELECT_INPUT::DAISY::RW"],[34272,"imxrt_ral::iomuxc::GPT2_IPP_IND_CLKIN_SELECT_INPUT"],[34273,"imxrt_ral::iomuxc::GPT2_IPP_IND_CLKIN_SELECT_INPUT::DAISY"],[34278,"imxrt_ral::iomuxc::GPT2_IPP_IND_CLKIN_SELECT_INPUT::DAISY::RW"],[34280,"imxrt_ral::iomuxc::LPI2C1_SCL_SELECT_INPUT"],[34281,"imxrt_ral::iomuxc::LPI2C1_SCL_SELECT_INPUT::DAISY"],[34286,"imxrt_ral::iomuxc::LPI2C1_SCL_SELECT_INPUT::DAISY::RW"],[34288,"imxrt_ral::iomuxc::LPI2C1_SDA_SELECT_INPUT"],[34289,"imxrt_ral::iomuxc::LPI2C1_SDA_SELECT_INPUT::DAISY"],[34294,"imxrt_ral::iomuxc::LPI2C1_SDA_SELECT_INPUT::DAISY::RW"],[34296,"imxrt_ral::iomuxc::LPI2C2_SCL_SELECT_INPUT"],[34297,"imxrt_ral::iomuxc::LPI2C2_SCL_SELECT_INPUT::DAISY"],[34302,"imxrt_ral::iomuxc::LPI2C2_SCL_SELECT_INPUT::DAISY::RW"],[34304,"imxrt_ral::iomuxc::LPI2C2_SDA_SELECT_INPUT"],[34305,"imxrt_ral::iomuxc::LPI2C2_SDA_SELECT_INPUT::DAISY"],[34310,"imxrt_ral::iomuxc::LPI2C2_SDA_SELECT_INPUT::DAISY::RW"],[34312,"imxrt_ral::iomuxc::LPI2C3_SCL_SELECT_INPUT"],[34313,"imxrt_ral::iomuxc::LPI2C3_SCL_SELECT_INPUT::DAISY"],[34318,"imxrt_ral::iomuxc::LPI2C3_SCL_SELECT_INPUT::DAISY::RW"],[34321,"imxrt_ral::iomuxc::LPI2C3_SDA_SELECT_INPUT"],[34322,"imxrt_ral::iomuxc::LPI2C3_SDA_SELECT_INPUT::DAISY"],[34327,"imxrt_ral::iomuxc::LPI2C3_SDA_SELECT_INPUT::DAISY::RW"],[34330,"imxrt_ral::iomuxc::LPI2C4_SCL_SELECT_INPUT"],[34331,"imxrt_ral::iomuxc::LPI2C4_SCL_SELECT_INPUT::DAISY"],[34336,"imxrt_ral::iomuxc::LPI2C4_SCL_SELECT_INPUT::DAISY::RW"],[34338,"imxrt_ral::iomuxc::LPI2C4_SDA_SELECT_INPUT"],[34339,"imxrt_ral::iomuxc::LPI2C4_SDA_SELECT_INPUT::DAISY"],[34344,"imxrt_ral::iomuxc::LPI2C4_SDA_SELECT_INPUT::DAISY::RW"],[34346,"imxrt_ral::iomuxc::LPSPI1_PCS0_SELECT_INPUT"],[34347,"imxrt_ral::iomuxc::LPSPI1_PCS0_SELECT_INPUT::DAISY"],[34352,"imxrt_ral::iomuxc::LPSPI1_PCS0_SELECT_INPUT::DAISY::RW"],[34354,"imxrt_ral::iomuxc::LPSPI1_SCK_SELECT_INPUT"],[34355,"imxrt_ral::iomuxc::LPSPI1_SCK_SELECT_INPUT::DAISY"],[34360,"imxrt_ral::iomuxc::LPSPI1_SCK_SELECT_INPUT::DAISY::RW"],[34362,"imxrt_ral::iomuxc::LPSPI1_SDI_SELECT_INPUT"],[34363,"imxrt_ral::iomuxc::LPSPI1_SDI_SELECT_INPUT::DAISY"],[34368,"imxrt_ral::iomuxc::LPSPI1_SDI_SELECT_INPUT::DAISY::RW"],[34370,"imxrt_ral::iomuxc::LPSPI1_SDO_SELECT_INPUT"],[34371,"imxrt_ral::iomuxc::LPSPI1_SDO_SELECT_INPUT::DAISY"],[34376,"imxrt_ral::iomuxc::LPSPI1_SDO_SELECT_INPUT::DAISY::RW"],[34378,"imxrt_ral::iomuxc::LPSPI2_PCS0_SELECT_INPUT"],[34379,"imxrt_ral::iomuxc::LPSPI2_PCS0_SELECT_INPUT::DAISY"],[34384,"imxrt_ral::iomuxc::LPSPI2_PCS0_SELECT_INPUT::DAISY::RW"],[34386,"imxrt_ral::iomuxc::LPSPI2_SCK_SELECT_INPUT"],[34387,"imxrt_ral::iomuxc::LPSPI2_SCK_SELECT_INPUT::DAISY"],[34392,"imxrt_ral::iomuxc::LPSPI2_SCK_SELECT_INPUT::DAISY::RW"],[34394,"imxrt_ral::iomuxc::LPSPI2_SDI_SELECT_INPUT"],[34395,"imxrt_ral::iomuxc::LPSPI2_SDI_SELECT_INPUT::DAISY"],[34400,"imxrt_ral::iomuxc::LPSPI2_SDI_SELECT_INPUT::DAISY::RW"],[34402,"imxrt_ral::iomuxc::LPSPI2_SDO_SELECT_INPUT"],[34403,"imxrt_ral::iomuxc::LPSPI2_SDO_SELECT_INPUT::DAISY"],[34408,"imxrt_ral::iomuxc::LPSPI2_SDO_SELECT_INPUT::DAISY::RW"],[34410,"imxrt_ral::iomuxc::LPSPI3_PCS0_SELECT_INPUT"],[34411,"imxrt_ral::iomuxc::LPSPI3_PCS0_SELECT_INPUT::DAISY"],[34416,"imxrt_ral::iomuxc::LPSPI3_PCS0_SELECT_INPUT::DAISY::RW"],[34418,"imxrt_ral::iomuxc::LPSPI3_SCK_SELECT_INPUT"],[34419,"imxrt_ral::iomuxc::LPSPI3_SCK_SELECT_INPUT::DAISY"],[34424,"imxrt_ral::iomuxc::LPSPI3_SCK_SELECT_INPUT::DAISY::RW"],[34426,"imxrt_ral::iomuxc::LPSPI3_SDI_SELECT_INPUT"],[34427,"imxrt_ral::iomuxc::LPSPI3_SDI_SELECT_INPUT::DAISY"],[34432,"imxrt_ral::iomuxc::LPSPI3_SDI_SELECT_INPUT::DAISY::RW"],[34434,"imxrt_ral::iomuxc::LPSPI3_SDO_SELECT_INPUT"],[34435,"imxrt_ral::iomuxc::LPSPI3_SDO_SELECT_INPUT::DAISY"],[34440,"imxrt_ral::iomuxc::LPSPI3_SDO_SELECT_INPUT::DAISY::RW"],[34442,"imxrt_ral::iomuxc::LPSPI4_PCS0_SELECT_INPUT"],[34443,"imxrt_ral::iomuxc::LPSPI4_PCS0_SELECT_INPUT::DAISY"],[34448,"imxrt_ral::iomuxc::LPSPI4_PCS0_SELECT_INPUT::DAISY::RW"],[34450,"imxrt_ral::iomuxc::LPSPI4_SCK_SELECT_INPUT"],[34451,"imxrt_ral::iomuxc::LPSPI4_SCK_SELECT_INPUT::DAISY"],[34456,"imxrt_ral::iomuxc::LPSPI4_SCK_SELECT_INPUT::DAISY::RW"],[34458,"imxrt_ral::iomuxc::LPSPI4_SDI_SELECT_INPUT"],[34459,"imxrt_ral::iomuxc::LPSPI4_SDI_SELECT_INPUT::DAISY"],[34464,"imxrt_ral::iomuxc::LPSPI4_SDI_SELECT_INPUT::DAISY::RW"],[34466,"imxrt_ral::iomuxc::LPSPI4_SDO_SELECT_INPUT"],[34467,"imxrt_ral::iomuxc::LPSPI4_SDO_SELECT_INPUT::DAISY"],[34472,"imxrt_ral::iomuxc::LPSPI4_SDO_SELECT_INPUT::DAISY::RW"],[34474,"imxrt_ral::iomuxc::LPUART2_RX_SELECT_INPUT"],[34475,"imxrt_ral::iomuxc::LPUART2_RX_SELECT_INPUT::DAISY"],[34480,"imxrt_ral::iomuxc::LPUART2_RX_SELECT_INPUT::DAISY::RW"],[34482,"imxrt_ral::iomuxc::LPUART2_TX_SELECT_INPUT"],[34483,"imxrt_ral::iomuxc::LPUART2_TX_SELECT_INPUT::DAISY"],[34488,"imxrt_ral::iomuxc::LPUART2_TX_SELECT_INPUT::DAISY::RW"],[34490,"imxrt_ral::iomuxc::LPUART3_CTS_B_SELECT_INPUT"],[34491,"imxrt_ral::iomuxc::LPUART3_CTS_B_SELECT_INPUT::DAISY"],[34496,"imxrt_ral::iomuxc::LPUART3_CTS_B_SELECT_INPUT::DAISY::RW"],[34498,"imxrt_ral::iomuxc::LPUART3_RX_SELECT_INPUT"],[34499,"imxrt_ral::iomuxc::LPUART3_RX_SELECT_INPUT::DAISY"],[34504,"imxrt_ral::iomuxc::LPUART3_RX_SELECT_INPUT::DAISY::RW"],[34507,"imxrt_ral::iomuxc::LPUART3_TX_SELECT_INPUT"],[34508,"imxrt_ral::iomuxc::LPUART3_TX_SELECT_INPUT::DAISY"],[34513,"imxrt_ral::iomuxc::LPUART3_TX_SELECT_INPUT::DAISY::RW"],[34516,"imxrt_ral::iomuxc::LPUART4_RX_SELECT_INPUT"],[34517,"imxrt_ral::iomuxc::LPUART4_RX_SELECT_INPUT::DAISY"],[34522,"imxrt_ral::iomuxc::LPUART4_RX_SELECT_INPUT::DAISY::RW"],[34525,"imxrt_ral::iomuxc::LPUART4_TX_SELECT_INPUT"],[34526,"imxrt_ral::iomuxc::LPUART4_TX_SELECT_INPUT::DAISY"],[34531,"imxrt_ral::iomuxc::LPUART4_TX_SELECT_INPUT::DAISY::RW"],[34534,"imxrt_ral::iomuxc::LPUART5_RX_SELECT_INPUT"],[34535,"imxrt_ral::iomuxc::LPUART5_RX_SELECT_INPUT::DAISY"],[34540,"imxrt_ral::iomuxc::LPUART5_RX_SELECT_INPUT::DAISY::RW"],[34542,"imxrt_ral::iomuxc::LPUART5_TX_SELECT_INPUT"],[34543,"imxrt_ral::iomuxc::LPUART5_TX_SELECT_INPUT::DAISY"],[34548,"imxrt_ral::iomuxc::LPUART5_TX_SELECT_INPUT::DAISY::RW"],[34550,"imxrt_ral::iomuxc::LPUART6_RX_SELECT_INPUT"],[34551,"imxrt_ral::iomuxc::LPUART6_RX_SELECT_INPUT::DAISY"],[34556,"imxrt_ral::iomuxc::LPUART6_RX_SELECT_INPUT::DAISY::RW"],[34558,"imxrt_ral::iomuxc::LPUART6_TX_SELECT_INPUT"],[34559,"imxrt_ral::iomuxc::LPUART6_TX_SELECT_INPUT::DAISY"],[34564,"imxrt_ral::iomuxc::LPUART6_TX_SELECT_INPUT::DAISY::RW"],[34566,"imxrt_ral::iomuxc::LPUART7_RX_SELECT_INPUT"],[34567,"imxrt_ral::iomuxc::LPUART7_RX_SELECT_INPUT::DAISY"],[34572,"imxrt_ral::iomuxc::LPUART7_RX_SELECT_INPUT::DAISY::RW"],[34574,"imxrt_ral::iomuxc::LPUART7_TX_SELECT_INPUT"],[34575,"imxrt_ral::iomuxc::LPUART7_TX_SELECT_INPUT::DAISY"],[34580,"imxrt_ral::iomuxc::LPUART7_TX_SELECT_INPUT::DAISY::RW"],[34582,"imxrt_ral::iomuxc::LPUART8_RX_SELECT_INPUT"],[34583,"imxrt_ral::iomuxc::LPUART8_RX_SELECT_INPUT::DAISY"],[34588,"imxrt_ral::iomuxc::LPUART8_RX_SELECT_INPUT::DAISY::RW"],[34591,"imxrt_ral::iomuxc::LPUART8_TX_SELECT_INPUT"],[34592,"imxrt_ral::iomuxc::LPUART8_TX_SELECT_INPUT::DAISY"],[34597,"imxrt_ral::iomuxc::LPUART8_TX_SELECT_INPUT::DAISY::RW"],[34600,"imxrt_ral::iomuxc::NMI_SELECT_INPUT"],[34601,"imxrt_ral::iomuxc::NMI_SELECT_INPUT::DAISY"],[34606,"imxrt_ral::iomuxc::NMI_SELECT_INPUT::DAISY::RW"],[34608,"imxrt_ral::iomuxc::QTIMER2_TIMER0_SELECT_INPUT"],[34609,"imxrt_ral::iomuxc::QTIMER2_TIMER0_SELECT_INPUT::DAISY"],[34614,"imxrt_ral::iomuxc::QTIMER2_TIMER0_SELECT_INPUT::DAISY::RW"],[34616,"imxrt_ral::iomuxc::QTIMER2_TIMER1_SELECT_INPUT"],[34617,"imxrt_ral::iomuxc::QTIMER2_TIMER1_SELECT_INPUT::DAISY"],[34622,"imxrt_ral::iomuxc::QTIMER2_TIMER1_SELECT_INPUT::DAISY::RW"],[34624,"imxrt_ral::iomuxc::QTIMER2_TIMER2_SELECT_INPUT"],[34625,"imxrt_ral::iomuxc::QTIMER2_TIMER2_SELECT_INPUT::DAISY"],[34630,"imxrt_ral::iomuxc::QTIMER2_TIMER2_SELECT_INPUT::DAISY::RW"],[34632,"imxrt_ral::iomuxc::QTIMER2_TIMER3_SELECT_INPUT"],[34633,"imxrt_ral::iomuxc::QTIMER2_TIMER3_SELECT_INPUT::DAISY"],[34638,"imxrt_ral::iomuxc::QTIMER2_TIMER3_SELECT_INPUT::DAISY::RW"],[34640,"imxrt_ral::iomuxc::QTIMER3_TIMER0_SELECT_INPUT"],[34641,"imxrt_ral::iomuxc::QTIMER3_TIMER0_SELECT_INPUT::DAISY"],[34646,"imxrt_ral::iomuxc::QTIMER3_TIMER0_SELECT_INPUT::DAISY::RW"],[34649,"imxrt_ral::iomuxc::QTIMER3_TIMER1_SELECT_INPUT"],[34650,"imxrt_ral::iomuxc::QTIMER3_TIMER1_SELECT_INPUT::DAISY"],[34655,"imxrt_ral::iomuxc::QTIMER3_TIMER1_SELECT_INPUT::DAISY::RW"],[34658,"imxrt_ral::iomuxc::QTIMER3_TIMER2_SELECT_INPUT"],[34659,"imxrt_ral::iomuxc::QTIMER3_TIMER2_SELECT_INPUT::DAISY"],[34664,"imxrt_ral::iomuxc::QTIMER3_TIMER2_SELECT_INPUT::DAISY::RW"],[34667,"imxrt_ral::iomuxc::QTIMER3_TIMER3_SELECT_INPUT"],[34668,"imxrt_ral::iomuxc::QTIMER3_TIMER3_SELECT_INPUT::DAISY"],[34673,"imxrt_ral::iomuxc::QTIMER3_TIMER3_SELECT_INPUT::DAISY::RW"],[34676,"imxrt_ral::iomuxc::SAI1_MCLK2_SELECT_INPUT"],[34677,"imxrt_ral::iomuxc::SAI1_MCLK2_SELECT_INPUT::DAISY"],[34682,"imxrt_ral::iomuxc::SAI1_MCLK2_SELECT_INPUT::DAISY::RW"],[34685,"imxrt_ral::iomuxc::SAI1_RX_BCLK_SELECT_INPUT"],[34686,"imxrt_ral::iomuxc::SAI1_RX_BCLK_SELECT_INPUT::DAISY"],[34691,"imxrt_ral::iomuxc::SAI1_RX_BCLK_SELECT_INPUT::DAISY::RW"],[34694,"imxrt_ral::iomuxc::SAI1_RX_DATA0_SELECT_INPUT"],[34695,"imxrt_ral::iomuxc::SAI1_RX_DATA0_SELECT_INPUT::DAISY"],[34700,"imxrt_ral::iomuxc::SAI1_RX_DATA0_SELECT_INPUT::DAISY::RW"],[34703,"imxrt_ral::iomuxc::SAI1_RX_DATA1_SELECT_INPUT"],[34704,"imxrt_ral::iomuxc::SAI1_RX_DATA1_SELECT_INPUT::DAISY"],[34709,"imxrt_ral::iomuxc::SAI1_RX_DATA1_SELECT_INPUT::DAISY::RW"],[34711,"imxrt_ral::iomuxc::SAI1_RX_DATA2_SELECT_INPUT"],[34712,"imxrt_ral::iomuxc::SAI1_RX_DATA2_SELECT_INPUT::DAISY"],[34717,"imxrt_ral::iomuxc::SAI1_RX_DATA2_SELECT_INPUT::DAISY::RW"],[34719,"imxrt_ral::iomuxc::SAI1_RX_DATA3_SELECT_INPUT"],[34720,"imxrt_ral::iomuxc::SAI1_RX_DATA3_SELECT_INPUT::DAISY"],[34725,"imxrt_ral::iomuxc::SAI1_RX_DATA3_SELECT_INPUT::DAISY::RW"],[34727,"imxrt_ral::iomuxc::SAI1_RX_SYNC_SELECT_INPUT"],[34728,"imxrt_ral::iomuxc::SAI1_RX_SYNC_SELECT_INPUT::DAISY"],[34733,"imxrt_ral::iomuxc::SAI1_RX_SYNC_SELECT_INPUT::DAISY::RW"],[34736,"imxrt_ral::iomuxc::SAI1_TX_BCLK_SELECT_INPUT"],[34737,"imxrt_ral::iomuxc::SAI1_TX_BCLK_SELECT_INPUT::DAISY"],[34742,"imxrt_ral::iomuxc::SAI1_TX_BCLK_SELECT_INPUT::DAISY::RW"],[34745,"imxrt_ral::iomuxc::SAI1_TX_SYNC_SELECT_INPUT"],[34746,"imxrt_ral::iomuxc::SAI1_TX_SYNC_SELECT_INPUT::DAISY"],[34751,"imxrt_ral::iomuxc::SAI1_TX_SYNC_SELECT_INPUT::DAISY::RW"],[34754,"imxrt_ral::iomuxc::SAI2_MCLK2_SELECT_INPUT"],[34755,"imxrt_ral::iomuxc::SAI2_MCLK2_SELECT_INPUT::DAISY"],[34760,"imxrt_ral::iomuxc::SAI2_MCLK2_SELECT_INPUT::DAISY::RW"],[34762,"imxrt_ral::iomuxc::SAI2_RX_BCLK_SELECT_INPUT"],[34763,"imxrt_ral::iomuxc::SAI2_RX_BCLK_SELECT_INPUT::DAISY"],[34768,"imxrt_ral::iomuxc::SAI2_RX_BCLK_SELECT_INPUT::DAISY::RW"],[34770,"imxrt_ral::iomuxc::SAI2_RX_DATA0_SELECT_INPUT"],[34771,"imxrt_ral::iomuxc::SAI2_RX_DATA0_SELECT_INPUT::DAISY"],[34776,"imxrt_ral::iomuxc::SAI2_RX_DATA0_SELECT_INPUT::DAISY::RW"],[34778,"imxrt_ral::iomuxc::SAI2_RX_SYNC_SELECT_INPUT"],[34779,"imxrt_ral::iomuxc::SAI2_RX_SYNC_SELECT_INPUT::DAISY"],[34784,"imxrt_ral::iomuxc::SAI2_RX_SYNC_SELECT_INPUT::DAISY::RW"],[34786,"imxrt_ral::iomuxc::SAI2_TX_BCLK_SELECT_INPUT"],[34787,"imxrt_ral::iomuxc::SAI2_TX_BCLK_SELECT_INPUT::DAISY"],[34792,"imxrt_ral::iomuxc::SAI2_TX_BCLK_SELECT_INPUT::DAISY::RW"],[34794,"imxrt_ral::iomuxc::SAI2_TX_SYNC_SELECT_INPUT"],[34795,"imxrt_ral::iomuxc::SAI2_TX_SYNC_SELECT_INPUT::DAISY"],[34800,"imxrt_ral::iomuxc::SAI2_TX_SYNC_SELECT_INPUT::DAISY::RW"],[34802,"imxrt_ral::iomuxc::SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2"],[34803,"imxrt_ral::iomuxc::SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2::DAISY"],[34808,"imxrt_ral::iomuxc::SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2::DAISY::RW"],[34810,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT"],[34811,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT::DAISY"],[34816,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT::DAISY::RW"],[34818,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0"],[34819,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0::DAISY"],[34824,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0::DAISY::RW"],[34826,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT"],[34827,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT::DAISY"],[34832,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT::DAISY::RW"],[34834,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT"],[34835,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT::DAISY"],[34840,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT::DAISY::RW"],[34842,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT"],[34843,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT::DAISY"],[34848,"imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT::DAISY::RW"],[34850,"imxrt_ral::iomuxc::SEMC_I_IPP_IND_DQS4_SELECT_INPUT"],[34851,"imxrt_ral::iomuxc::SEMC_I_IPP_IND_DQS4_SELECT_INPUT::DAISY"],[34856,"imxrt_ral::iomuxc::SEMC_I_IPP_IND_DQS4_SELECT_INPUT::DAISY::RW"],[34860,"imxrt_ral::iomuxc::SPDIF_IN_SELECT_INPUT"],[34861,"imxrt_ral::iomuxc::SPDIF_IN_SELECT_INPUT::DAISY"],[34866,"imxrt_ral::iomuxc::SPDIF_IN_SELECT_INPUT::DAISY::RW"],[34868,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_00"],[34870,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_00::MUX_MODE"],[34875,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_00::MUX_MODE::RW"],[34883,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_00::SION"],[34888,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_00::SION::RW"],[34890,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_01"],[34892,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_01::MUX_MODE"],[34897,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_01::MUX_MODE::RW"],[34905,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_01::SION"],[34910,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_01::SION::RW"],[34912,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_02"],[34914,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_02::MUX_MODE"],[34919,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_02::MUX_MODE::RW"],[34927,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_02::SION"],[34932,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_02::SION::RW"],[34934,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_03"],[34936,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_03::MUX_MODE"],[34941,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_03::MUX_MODE::RW"],[34949,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_03::SION"],[34954,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_03::SION::RW"],[34956,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_04"],[34958,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_04::MUX_MODE"],[34963,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_04::MUX_MODE::RW"],[34971,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_04::SION"],[34976,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_04::SION::RW"],[34978,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_05"],[34980,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_05::MUX_MODE"],[34985,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_05::MUX_MODE::RW"],[34993,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_05::SION"],[34998,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_05::SION::RW"],[35000,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_06"],[35002,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_06::MUX_MODE"],[35007,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_06::MUX_MODE::RW"],[35015,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_06::SION"],[35020,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_06::SION::RW"],[35022,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_07"],[35024,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_07::MUX_MODE"],[35029,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_07::MUX_MODE::RW"],[35037,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_07::SION"],[35042,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_07::SION::RW"],[35044,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_08"],[35046,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_08::MUX_MODE"],[35051,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_08::MUX_MODE::RW"],[35059,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_08::SION"],[35064,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_08::SION::RW"],[35066,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_09"],[35068,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_09::MUX_MODE"],[35073,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_09::MUX_MODE::RW"],[35082,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_09::SION"],[35087,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_09::SION::RW"],[35089,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_10"],[35091,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_10::MUX_MODE"],[35096,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_10::MUX_MODE::RW"],[35106,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_10::SION"],[35111,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_10::SION::RW"],[35113,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_11"],[35115,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_11::MUX_MODE"],[35120,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_11::MUX_MODE::RW"],[35130,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_11::SION"],[35135,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_11::SION::RW"],[35137,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_12"],[35139,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_12::MUX_MODE"],[35144,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_12::MUX_MODE::RW"],[35152,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_12::SION"],[35157,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_12::SION::RW"],[35159,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_13"],[35161,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_13::MUX_MODE"],[35166,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_13::MUX_MODE::RW"],[35174,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_13::SION"],[35179,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_13::SION::RW"],[35181,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_14"],[35183,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_14::MUX_MODE"],[35188,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_14::MUX_MODE::RW"],[35196,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_14::SION"],[35201,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_14::SION::RW"],[35203,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_15"],[35205,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_15::MUX_MODE"],[35210,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_15::MUX_MODE::RW"],[35219,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_15::SION"],[35224,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_15::SION::RW"],[35226,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_00"],[35228,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_00::MUX_MODE"],[35233,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_00::MUX_MODE::RW"],[35243,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_00::SION"],[35248,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_00::SION::RW"],[35250,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_01"],[35252,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_01::MUX_MODE"],[35257,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_01::MUX_MODE::RW"],[35267,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_01::SION"],[35272,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_01::SION::RW"],[35274,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_02"],[35276,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_02::MUX_MODE"],[35281,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_02::MUX_MODE::RW"],[35291,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_02::SION"],[35296,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_02::SION::RW"],[35298,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_03"],[35300,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_03::MUX_MODE"],[35305,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_03::MUX_MODE::RW"],[35315,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_03::SION"],[35320,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_03::SION::RW"],[35322,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_04"],[35324,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_04::MUX_MODE"],[35329,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_04::MUX_MODE::RW"],[35339,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_04::SION"],[35344,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_04::SION::RW"],[35346,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_05"],[35348,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_05::MUX_MODE"],[35353,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_05::MUX_MODE::RW"],[35363,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_05::SION"],[35368,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_05::SION::RW"],[35370,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_06"],[35372,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_06::MUX_MODE"],[35377,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_06::MUX_MODE::RW"],[35387,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_06::SION"],[35392,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_06::SION::RW"],[35394,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_07"],[35396,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_07::MUX_MODE"],[35401,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_07::MUX_MODE::RW"],[35411,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_07::SION"],[35416,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_07::SION::RW"],[35418,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_08"],[35420,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_08::MUX_MODE"],[35425,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_08::MUX_MODE::RW"],[35434,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_08::SION"],[35439,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_08::SION::RW"],[35441,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_09"],[35443,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_09::MUX_MODE"],[35448,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_09::MUX_MODE::RW"],[35457,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_09::SION"],[35462,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_09::SION::RW"],[35464,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_10"],[35466,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_10::MUX_MODE"],[35471,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_10::MUX_MODE::RW"],[35481,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_10::SION"],[35486,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_10::SION::RW"],[35488,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_11"],[35490,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_11::MUX_MODE"],[35495,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_11::MUX_MODE::RW"],[35505,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_11::SION"],[35510,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_11::SION::RW"],[35512,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_12"],[35514,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_12::MUX_MODE"],[35519,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_12::MUX_MODE::RW"],[35529,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_12::SION"],[35534,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_12::SION::RW"],[35536,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_13"],[35538,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_13::MUX_MODE"],[35543,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_13::MUX_MODE::RW"],[35553,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_13::SION"],[35558,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_13::SION::RW"],[35560,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_14"],[35562,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_14::MUX_MODE"],[35567,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_14::MUX_MODE::RW"],[35577,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_14::SION"],[35582,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_14::SION::RW"],[35584,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_15"],[35586,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_15::MUX_MODE"],[35591,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_15::MUX_MODE::RW"],[35601,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_15::SION"],[35606,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_15::SION::RW"],[35608,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_00"],[35610,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_00::MUX_MODE"],[35615,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_00::MUX_MODE::RW"],[35623,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_00::SION"],[35628,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_00::SION::RW"],[35630,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_01"],[35632,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_01::MUX_MODE"],[35637,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_01::MUX_MODE::RW"],[35645,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_01::SION"],[35650,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_01::SION::RW"],[35652,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_02"],[35654,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_02::MUX_MODE"],[35659,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_02::MUX_MODE::RW"],[35667,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_02::SION"],[35672,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_02::SION::RW"],[35674,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_03"],[35676,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_03::MUX_MODE"],[35681,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_03::MUX_MODE::RW"],[35689,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_03::SION"],[35694,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_03::SION::RW"],[35696,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_04"],[35698,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_04::MUX_MODE"],[35703,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_04::MUX_MODE::RW"],[35711,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_04::SION"],[35716,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_04::SION::RW"],[35718,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_05"],[35720,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_05::MUX_MODE"],[35725,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_05::MUX_MODE::RW"],[35733,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_05::SION"],[35738,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_05::SION::RW"],[35740,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_06"],[35742,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_06::MUX_MODE"],[35747,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_06::MUX_MODE::RW"],[35755,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_06::SION"],[35760,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_06::SION::RW"],[35762,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_07"],[35764,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_07::MUX_MODE"],[35769,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_07::MUX_MODE::RW"],[35777,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_07::SION"],[35782,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_07::SION::RW"],[35784,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_08"],[35786,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_08::MUX_MODE"],[35791,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_08::MUX_MODE::RW"],[35799,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_08::SION"],[35804,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_08::SION::RW"],[35806,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_09"],[35808,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_09::MUX_MODE"],[35813,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_09::MUX_MODE::RW"],[35821,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_09::SION"],[35826,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_09::SION::RW"],[35828,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_10"],[35830,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_10::MUX_MODE"],[35835,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_10::MUX_MODE::RW"],[35843,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_10::SION"],[35848,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_10::SION::RW"],[35850,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_11"],[35852,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_11::MUX_MODE"],[35857,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_11::MUX_MODE::RW"],[35865,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_11::SION"],[35870,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_11::SION::RW"],[35872,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_12"],[35874,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_12::MUX_MODE"],[35879,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_12::MUX_MODE::RW"],[35887,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_12::SION"],[35892,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_12::SION::RW"],[35894,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_13"],[35896,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_13::MUX_MODE"],[35901,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_13::MUX_MODE::RW"],[35909,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_13::SION"],[35914,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_13::SION::RW"],[35916,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_14"],[35918,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_14::MUX_MODE"],[35923,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_14::MUX_MODE::RW"],[35931,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_14::SION"],[35936,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_14::SION::RW"],[35938,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_15"],[35940,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_15::MUX_MODE"],[35945,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_15::MUX_MODE::RW"],[35954,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_15::SION"],[35959,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_15::SION::RW"],[35961,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_00"],[35963,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_00::MUX_MODE"],[35968,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_00::MUX_MODE::RW"],[35977,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_00::SION"],[35982,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_00::SION::RW"],[35984,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_01"],[35986,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_01::MUX_MODE"],[35991,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_01::MUX_MODE::RW"],[36000,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_01::SION"],[36005,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_01::SION::RW"],[36007,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_02"],[36009,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_02::MUX_MODE"],[36014,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_02::MUX_MODE::RW"],[36023,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_02::SION"],[36028,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_02::SION::RW"],[36030,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_03"],[36032,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_03::MUX_MODE"],[36037,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_03::MUX_MODE::RW"],[36046,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_03::SION"],[36051,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_03::SION::RW"],[36053,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_04"],[36055,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_04::MUX_MODE"],[36060,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_04::MUX_MODE::RW"],[36068,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_04::SION"],[36073,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_04::SION::RW"],[36075,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_05"],[36077,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_05::MUX_MODE"],[36082,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_05::MUX_MODE::RW"],[36090,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_05::SION"],[36095,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_05::SION::RW"],[36097,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_06"],[36099,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_06::MUX_MODE"],[36104,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_06::MUX_MODE::RW"],[36112,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_06::SION"],[36117,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_06::SION::RW"],[36119,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_07"],[36121,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_07::MUX_MODE"],[36126,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_07::MUX_MODE::RW"],[36134,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_07::SION"],[36139,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_07::SION::RW"],[36141,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_08"],[36143,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_08::MUX_MODE"],[36148,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_08::MUX_MODE::RW"],[36157,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_08::SION"],[36162,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_08::SION::RW"],[36164,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_09"],[36166,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_09::MUX_MODE"],[36171,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_09::MUX_MODE::RW"],[36180,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_09::SION"],[36185,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_09::SION::RW"],[36187,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_10"],[36189,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_10::MUX_MODE"],[36194,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_10::MUX_MODE::RW"],[36202,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_10::SION"],[36207,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_10::SION::RW"],[36209,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_11"],[36211,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_11::MUX_MODE"],[36216,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_11::MUX_MODE::RW"],[36224,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_11::SION"],[36229,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_11::SION::RW"],[36231,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_12"],[36233,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_12::MUX_MODE"],[36238,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_12::MUX_MODE::RW"],[36245,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_12::SION"],[36250,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_12::SION::RW"],[36252,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_13"],[36254,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_13::MUX_MODE"],[36259,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_13::MUX_MODE::RW"],[36268,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_13::SION"],[36273,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_13::SION::RW"],[36275,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_14"],[36277,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_14::MUX_MODE"],[36282,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_14::MUX_MODE::RW"],[36291,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_14::SION"],[36296,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_14::SION::RW"],[36298,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_15"],[36300,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_15::MUX_MODE"],[36305,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_15::MUX_MODE::RW"],[36314,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_15::SION"],[36319,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_15::SION::RW"],[36321,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_00"],[36323,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_00::MUX_MODE"],[36328,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_00::MUX_MODE::RW"],[36334,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_00::SION"],[36339,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_00::SION::RW"],[36341,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_01"],[36343,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_01::MUX_MODE"],[36348,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_01::MUX_MODE::RW"],[36354,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_01::SION"],[36359,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_01::SION::RW"],[36361,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_02"],[36363,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_02::MUX_MODE"],[36368,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_02::MUX_MODE::RW"],[36374,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_02::SION"],[36379,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_02::SION::RW"],[36381,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_03"],[36383,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_03::MUX_MODE"],[36388,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_03::MUX_MODE::RW"],[36394,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_03::SION"],[36399,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_03::SION::RW"],[36401,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_04"],[36403,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_04::MUX_MODE"],[36408,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_04::MUX_MODE::RW"],[36414,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_04::SION"],[36419,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_04::SION::RW"],[36421,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_05"],[36423,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_05::MUX_MODE"],[36428,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_05::MUX_MODE::RW"],[36434,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_05::SION"],[36439,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_05::SION::RW"],[36441,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_06"],[36443,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_06::MUX_MODE"],[36448,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_06::MUX_MODE::RW"],[36454,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_06::SION"],[36459,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_06::SION::RW"],[36461,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_07"],[36463,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_07::MUX_MODE"],[36468,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_07::MUX_MODE::RW"],[36474,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_07::SION"],[36479,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_07::SION::RW"],[36481,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_08"],[36483,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_08::MUX_MODE"],[36488,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_08::MUX_MODE::RW"],[36494,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_08::SION"],[36499,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_08::SION::RW"],[36501,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_09"],[36503,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_09::MUX_MODE"],[36508,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_09::MUX_MODE::RW"],[36515,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_09::SION"],[36520,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_09::SION::RW"],[36522,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_10"],[36524,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_10::MUX_MODE"],[36529,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_10::MUX_MODE::RW"],[36536,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_10::SION"],[36541,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_10::SION::RW"],[36543,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_11"],[36545,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_11::MUX_MODE"],[36550,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_11::MUX_MODE::RW"],[36557,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_11::SION"],[36562,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_11::SION::RW"],[36564,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_12"],[36566,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_12::MUX_MODE"],[36571,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_12::MUX_MODE::RW"],[36578,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_12::SION"],[36583,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_12::SION::RW"],[36585,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_13"],[36587,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_13::MUX_MODE"],[36592,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_13::MUX_MODE::RW"],[36599,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_13::SION"],[36604,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_13::SION::RW"],[36606,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_14"],[36608,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_14::MUX_MODE"],[36613,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_14::MUX_MODE::RW"],[36620,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_14::SION"],[36625,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_14::SION::RW"],[36627,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_15"],[36629,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_15::MUX_MODE"],[36634,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_15::MUX_MODE::RW"],[36641,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_15::SION"],[36646,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_15::SION::RW"],[36648,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_16"],[36650,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_16::MUX_MODE"],[36655,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_16::MUX_MODE::RW"],[36662,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_16::SION"],[36667,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_16::SION::RW"],[36669,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_17"],[36671,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_17::MUX_MODE"],[36676,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_17::MUX_MODE::RW"],[36682,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_17::SION"],[36687,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_17::SION::RW"],[36689,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_18"],[36691,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_18::MUX_MODE"],[36696,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_18::MUX_MODE::RW"],[36703,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_18::SION"],[36708,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_18::SION::RW"],[36710,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_19"],[36712,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_19::MUX_MODE"],[36717,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_19::MUX_MODE::RW"],[36724,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_19::SION"],[36729,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_19::SION::RW"],[36731,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_20"],[36733,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_20::MUX_MODE"],[36738,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_20::MUX_MODE::RW"],[36744,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_20::SION"],[36749,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_20::SION::RW"],[36751,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_21"],[36753,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_21::MUX_MODE"],[36758,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_21::MUX_MODE::RW"],[36764,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_21::SION"],[36769,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_21::SION::RW"],[36771,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_22"],[36773,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_22::MUX_MODE"],[36778,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_22::MUX_MODE::RW"],[36785,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_22::SION"],[36790,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_22::SION::RW"],[36792,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_23"],[36794,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_23::MUX_MODE"],[36799,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_23::MUX_MODE::RW"],[36806,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_23::SION"],[36811,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_23::SION::RW"],[36813,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_24"],[36815,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_24::MUX_MODE"],[36820,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_24::MUX_MODE::RW"],[36827,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_24::SION"],[36832,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_24::SION::RW"],[36834,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_25"],[36836,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_25::MUX_MODE"],[36841,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_25::MUX_MODE::RW"],[36848,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_25::SION"],[36853,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_25::SION::RW"],[36855,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_26"],[36857,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_26::MUX_MODE"],[36862,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_26::MUX_MODE::RW"],[36869,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_26::SION"],[36874,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_26::SION::RW"],[36876,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_27"],[36878,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_27::MUX_MODE"],[36883,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_27::MUX_MODE::RW"],[36890,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_27::SION"],[36895,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_27::SION::RW"],[36897,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_28"],[36899,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_28::MUX_MODE"],[36904,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_28::MUX_MODE::RW"],[36911,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_28::SION"],[36916,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_28::SION::RW"],[36918,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_29"],[36920,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_29::MUX_MODE"],[36925,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_29::MUX_MODE::RW"],[36932,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_29::SION"],[36937,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_29::SION::RW"],[36939,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_30"],[36941,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_30::MUX_MODE"],[36946,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_30::MUX_MODE::RW"],[36953,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_30::SION"],[36958,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_30::SION::RW"],[36960,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_31"],[36962,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_31::MUX_MODE"],[36967,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_31::MUX_MODE::RW"],[36974,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_31::SION"],[36979,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_31::SION::RW"],[36981,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_32"],[36983,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_32::MUX_MODE"],[36988,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_32::MUX_MODE::RW"],[36995,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_32::SION"],[37000,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_32::SION::RW"],[37002,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_33"],[37004,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_33::MUX_MODE"],[37009,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_33::MUX_MODE::RW"],[37017,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_33::SION"],[37022,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_33::SION::RW"],[37024,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_34"],[37026,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_34::MUX_MODE"],[37031,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_34::MUX_MODE::RW"],[37038,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_34::SION"],[37043,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_34::SION::RW"],[37045,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_35"],[37047,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_35::MUX_MODE"],[37052,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_35::MUX_MODE::RW"],[37060,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_35::SION"],[37065,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_35::SION::RW"],[37067,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_36"],[37069,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_36::MUX_MODE"],[37074,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_36::MUX_MODE::RW"],[37083,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_36::SION"],[37088,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_36::SION::RW"],[37090,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_37"],[37092,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_37::MUX_MODE"],[37097,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_37::MUX_MODE::RW"],[37106,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_37::SION"],[37111,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_37::SION::RW"],[37113,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_38"],[37115,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_38::MUX_MODE"],[37120,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_38::MUX_MODE::RW"],[37128,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_38::SION"],[37133,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_38::SION::RW"],[37135,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_39"],[37137,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_39::MUX_MODE"],[37142,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_39::MUX_MODE::RW"],[37151,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_39::SION"],[37156,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_39::SION::RW"],[37158,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_40"],[37160,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_40::MUX_MODE"],[37165,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_40::MUX_MODE::RW"],[37173,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_40::SION"],[37178,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_40::SION::RW"],[37180,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_41"],[37182,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_41::MUX_MODE"],[37187,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_41::MUX_MODE::RW"],[37194,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_41::SION"],[37199,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_41::SION::RW"],[37201,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_00"],[37203,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_00::MUX_MODE"],[37208,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_00::MUX_MODE::RW"],[37217,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_00::SION"],[37222,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_00::SION::RW"],[37224,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_01"],[37226,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_01::MUX_MODE"],[37231,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_01::MUX_MODE::RW"],[37240,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_01::SION"],[37245,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_01::SION::RW"],[37247,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_02"],[37249,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_02::MUX_MODE"],[37254,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_02::MUX_MODE::RW"],[37262,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_02::SION"],[37267,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_02::SION::RW"],[37269,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_03"],[37271,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_03::MUX_MODE"],[37276,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_03::MUX_MODE::RW"],[37284,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_03::SION"],[37289,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_03::SION::RW"],[37291,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_04"],[37293,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_04::MUX_MODE"],[37298,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_04::MUX_MODE::RW"],[37306,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_04::SION"],[37311,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_04::SION::RW"],[37313,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_05"],[37315,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_05::MUX_MODE"],[37320,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_05::MUX_MODE::RW"],[37328,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_05::SION"],[37333,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_05::SION::RW"],[37335,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_00"],[37337,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_00::MUX_MODE"],[37342,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_00::MUX_MODE::RW"],[37349,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_00::SION"],[37354,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_00::SION::RW"],[37356,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_01"],[37358,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_01::MUX_MODE"],[37363,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_01::MUX_MODE::RW"],[37370,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_01::SION"],[37375,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_01::SION::RW"],[37377,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_02"],[37379,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_02::MUX_MODE"],[37384,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_02::MUX_MODE::RW"],[37392,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_02::SION"],[37397,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_02::SION::RW"],[37399,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_03"],[37401,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_03::MUX_MODE"],[37406,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_03::MUX_MODE::RW"],[37414,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_03::SION"],[37419,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_03::SION::RW"],[37421,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_04"],[37423,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_04::MUX_MODE"],[37428,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_04::MUX_MODE::RW"],[37436,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_04::SION"],[37441,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_04::SION::RW"],[37443,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_05"],[37445,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_05::MUX_MODE"],[37450,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_05::MUX_MODE::RW"],[37457,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_05::SION"],[37462,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_05::SION::RW"],[37464,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_06"],[37466,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_06::MUX_MODE"],[37471,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_06::MUX_MODE::RW"],[37478,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_06::SION"],[37483,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_06::SION::RW"],[37485,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_07"],[37487,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_07::MUX_MODE"],[37492,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_07::MUX_MODE::RW"],[37498,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_07::SION"],[37503,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_07::SION::RW"],[37505,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_08"],[37507,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_08::MUX_MODE"],[37512,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_08::MUX_MODE::RW"],[37519,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_08::SION"],[37524,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_08::SION::RW"],[37526,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_09"],[37528,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_09::MUX_MODE"],[37533,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_09::MUX_MODE::RW"],[37539,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_09::SION"],[37544,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_09::SION::RW"],[37546,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_10"],[37548,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_10::MUX_MODE"],[37553,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_10::MUX_MODE::RW"],[37559,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_10::SION"],[37564,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_10::SION::RW"],[37566,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_11"],[37568,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_11::MUX_MODE"],[37573,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_11::MUX_MODE::RW"],[37579,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_11::SION"],[37584,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_11::SION::RW"],[37586,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_00"],[37587,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_00::SION"],[37592,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_00::SION::RW"],[37594,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_01"],[37596,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_01::MUX_MODE"],[37601,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_01::MUX_MODE::RW"],[37602,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_01::SION"],[37607,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_01::SION::RW"],[37609,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_02"],[37611,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_02::MUX_MODE"],[37616,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_02::MUX_MODE::RW"],[37617,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_02::SION"],[37622,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_02::SION::RW"],[37624,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_03"],[37626,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_03::MUX_MODE"],[37631,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_03::MUX_MODE::RW"],[37632,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_03::SION"],[37637,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_03::SION::RW"],[37639,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_04"],[37641,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_04::MUX_MODE"],[37646,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_04::MUX_MODE::RW"],[37647,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_04::SION"],[37652,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_04::SION::RW"],[37654,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_05"],[37656,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_05::MUX_MODE"],[37661,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_05::MUX_MODE::RW"],[37662,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_05::SION"],[37667,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_05::SION::RW"],[37669,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_06"],[37671,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_06::MUX_MODE"],[37676,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_06::MUX_MODE::RW"],[37677,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_06::SION"],[37682,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_06::SION::RW"],[37684,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_07"],[37686,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_07::MUX_MODE"],[37691,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_07::MUX_MODE::RW"],[37692,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_07::SION"],[37697,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_07::SION::RW"],[37699,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_08"],[37701,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_08::MUX_MODE"],[37706,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_08::MUX_MODE::RW"],[37707,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_08::SION"],[37712,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_08::SION::RW"],[37714,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_09"],[37716,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_09::MUX_MODE"],[37721,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_09::MUX_MODE::RW"],[37722,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_09::SION"],[37727,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_09::SION::RW"],[37729,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_10"],[37731,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_10::MUX_MODE"],[37736,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_10::MUX_MODE::RW"],[37737,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_10::SION"],[37742,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_10::SION::RW"],[37744,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_11"],[37746,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_11::MUX_MODE"],[37751,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_11::MUX_MODE::RW"],[37752,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_11::SION"],[37757,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_11::SION::RW"],[37759,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_12"],[37761,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_12::MUX_MODE"],[37766,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_12::MUX_MODE::RW"],[37767,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_12::SION"],[37772,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_12::SION::RW"],[37774,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_13"],[37775,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_13::SION"],[37780,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_13::SION::RW"],[37782,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_00"],[37784,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_00::MUX_MODE"],[37789,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_00::MUX_MODE::RW"],[37790,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_00::SION"],[37795,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_00::SION::RW"],[37797,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_01"],[37799,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_01::MUX_MODE"],[37804,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_01::MUX_MODE::RW"],[37805,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_01::SION"],[37810,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_01::SION::RW"],[37812,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_02"],[37814,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_02::MUX_MODE"],[37819,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_02::MUX_MODE::RW"],[37820,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_02::SION"],[37825,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_02::SION::RW"],[37827,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_03"],[37829,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_03::MUX_MODE"],[37834,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_03::MUX_MODE::RW"],[37835,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_03::SION"],[37840,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_03::SION::RW"],[37842,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_04"],[37844,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_04::MUX_MODE"],[37849,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_04::MUX_MODE::RW"],[37850,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_04::SION"],[37855,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_04::SION::RW"],[37857,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_05"],[37859,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_05::MUX_MODE"],[37864,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_05::MUX_MODE::RW"],[37865,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_05::SION"],[37870,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_05::SION::RW"],[37872,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_06"],[37874,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_06::MUX_MODE"],[37879,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_06::MUX_MODE::RW"],[37880,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_06::SION"],[37885,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_06::SION::RW"],[37887,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_07"],[37888,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_07::SION"],[37893,"imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_07::SION::RW"],[37895,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00"],[37903,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::DSE"],[37908,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::DSE::RW"],[37916,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::HYS"],[37921,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::HYS::RW"],[37923,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::ODE"],[37928,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::ODE::RW"],[37930,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::PKE"],[37935,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::PKE::RW"],[37937,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::PUE"],[37942,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::PUE::RW"],[37944,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::PUS"],[37949,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::PUS::RW"],[37953,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::SPEED"],[37958,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::SPEED::RW"],[37962,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::SRE"],[37967,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00::SRE::RW"],[37969,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01"],[37977,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::DSE"],[37982,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::DSE::RW"],[37990,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::HYS"],[37995,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::HYS::RW"],[37997,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::ODE"],[38002,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::ODE::RW"],[38004,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::PKE"],[38009,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::PKE::RW"],[38011,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::PUE"],[38016,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::PUE::RW"],[38018,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::PUS"],[38023,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::PUS::RW"],[38027,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::SPEED"],[38032,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::SPEED::RW"],[38036,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::SRE"],[38041,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01::SRE::RW"],[38043,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02"],[38051,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::DSE"],[38056,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::DSE::RW"],[38064,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::HYS"],[38069,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::HYS::RW"],[38071,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::ODE"],[38076,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::ODE::RW"],[38078,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::PKE"],[38083,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::PKE::RW"],[38085,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::PUE"],[38090,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::PUE::RW"],[38092,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::PUS"],[38097,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::PUS::RW"],[38101,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::SPEED"],[38106,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::SPEED::RW"],[38110,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::SRE"],[38115,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02::SRE::RW"],[38117,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03"],[38125,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::DSE"],[38130,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::DSE::RW"],[38138,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::HYS"],[38143,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::HYS::RW"],[38145,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::ODE"],[38150,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::ODE::RW"],[38152,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::PKE"],[38157,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::PKE::RW"],[38159,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::PUE"],[38164,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::PUE::RW"],[38166,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::PUS"],[38171,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::PUS::RW"],[38175,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::SPEED"],[38180,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::SPEED::RW"],[38184,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::SRE"],[38189,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03::SRE::RW"],[38191,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04"],[38199,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::DSE"],[38204,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::DSE::RW"],[38212,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::HYS"],[38217,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::HYS::RW"],[38219,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::ODE"],[38224,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::ODE::RW"],[38226,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::PKE"],[38231,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::PKE::RW"],[38233,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::PUE"],[38238,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::PUE::RW"],[38240,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::PUS"],[38245,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::PUS::RW"],[38249,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::SPEED"],[38254,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::SPEED::RW"],[38258,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::SRE"],[38263,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04::SRE::RW"],[38265,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05"],[38273,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::DSE"],[38278,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::DSE::RW"],[38286,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::HYS"],[38291,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::HYS::RW"],[38293,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::ODE"],[38298,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::ODE::RW"],[38300,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::PKE"],[38305,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::PKE::RW"],[38307,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::PUE"],[38312,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::PUE::RW"],[38314,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::PUS"],[38319,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::PUS::RW"],[38323,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::SPEED"],[38328,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::SPEED::RW"],[38332,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::SRE"],[38337,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05::SRE::RW"],[38339,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06"],[38347,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::DSE"],[38352,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::DSE::RW"],[38360,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::HYS"],[38365,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::HYS::RW"],[38367,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::ODE"],[38372,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::ODE::RW"],[38374,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::PKE"],[38379,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::PKE::RW"],[38381,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::PUE"],[38386,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::PUE::RW"],[38388,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::PUS"],[38393,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::PUS::RW"],[38397,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::SPEED"],[38402,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::SPEED::RW"],[38406,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::SRE"],[38411,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06::SRE::RW"],[38413,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07"],[38421,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::DSE"],[38426,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::DSE::RW"],[38434,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::HYS"],[38439,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::HYS::RW"],[38441,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::ODE"],[38446,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::ODE::RW"],[38448,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::PKE"],[38453,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::PKE::RW"],[38455,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::PUE"],[38460,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::PUE::RW"],[38462,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::PUS"],[38467,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::PUS::RW"],[38471,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::SPEED"],[38476,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::SPEED::RW"],[38480,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::SRE"],[38485,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07::SRE::RW"],[38487,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08"],[38495,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::DSE"],[38500,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::DSE::RW"],[38508,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::HYS"],[38513,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::HYS::RW"],[38515,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::ODE"],[38520,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::ODE::RW"],[38522,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::PKE"],[38527,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::PKE::RW"],[38529,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::PUE"],[38534,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::PUE::RW"],[38536,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::PUS"],[38541,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::PUS::RW"],[38545,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::SPEED"],[38550,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::SPEED::RW"],[38554,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::SRE"],[38559,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08::SRE::RW"],[38561,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09"],[38569,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::DSE"],[38574,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::DSE::RW"],[38582,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::HYS"],[38587,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::HYS::RW"],[38589,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::ODE"],[38594,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::ODE::RW"],[38596,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::PKE"],[38601,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::PKE::RW"],[38603,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::PUE"],[38608,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::PUE::RW"],[38610,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::PUS"],[38615,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::PUS::RW"],[38619,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::SPEED"],[38624,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::SPEED::RW"],[38628,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::SRE"],[38633,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09::SRE::RW"],[38635,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10"],[38643,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::DSE"],[38648,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::DSE::RW"],[38656,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::HYS"],[38661,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::HYS::RW"],[38663,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::ODE"],[38668,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::ODE::RW"],[38670,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::PKE"],[38675,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::PKE::RW"],[38677,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::PUE"],[38682,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::PUE::RW"],[38684,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::PUS"],[38689,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::PUS::RW"],[38693,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::SPEED"],[38698,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::SPEED::RW"],[38702,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::SRE"],[38707,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10::SRE::RW"],[38709,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11"],[38717,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::DSE"],[38722,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::DSE::RW"],[38730,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::HYS"],[38735,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::HYS::RW"],[38737,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::ODE"],[38742,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::ODE::RW"],[38744,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::PKE"],[38749,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::PKE::RW"],[38751,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::PUE"],[38756,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::PUE::RW"],[38758,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::PUS"],[38763,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::PUS::RW"],[38767,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::SPEED"],[38772,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::SPEED::RW"],[38776,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::SRE"],[38781,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11::SRE::RW"],[38783,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12"],[38791,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::DSE"],[38796,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::DSE::RW"],[38804,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::HYS"],[38809,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::HYS::RW"],[38811,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::ODE"],[38816,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::ODE::RW"],[38818,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::PKE"],[38823,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::PKE::RW"],[38825,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::PUE"],[38830,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::PUE::RW"],[38832,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::PUS"],[38837,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::PUS::RW"],[38841,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::SPEED"],[38846,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::SPEED::RW"],[38850,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::SRE"],[38855,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12::SRE::RW"],[38857,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13"],[38865,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::DSE"],[38870,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::DSE::RW"],[38878,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::HYS"],[38883,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::HYS::RW"],[38885,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::ODE"],[38890,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::ODE::RW"],[38892,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::PKE"],[38897,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::PKE::RW"],[38899,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::PUE"],[38904,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::PUE::RW"],[38906,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::PUS"],[38911,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::PUS::RW"],[38915,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::SPEED"],[38920,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::SPEED::RW"],[38924,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::SRE"],[38929,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13::SRE::RW"],[38931,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14"],[38939,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::DSE"],[38944,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::DSE::RW"],[38952,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::HYS"],[38957,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::HYS::RW"],[38959,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::ODE"],[38964,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::ODE::RW"],[38966,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::PKE"],[38971,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::PKE::RW"],[38973,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::PUE"],[38978,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::PUE::RW"],[38980,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::PUS"],[38985,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::PUS::RW"],[38989,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::SPEED"],[38994,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::SPEED::RW"],[38998,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::SRE"],[39003,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14::SRE::RW"],[39005,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15"],[39013,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::DSE"],[39018,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::DSE::RW"],[39026,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::HYS"],[39031,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::HYS::RW"],[39033,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::ODE"],[39038,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::ODE::RW"],[39040,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::PKE"],[39045,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::PKE::RW"],[39047,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::PUE"],[39052,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::PUE::RW"],[39054,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::PUS"],[39059,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::PUS::RW"],[39063,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::SPEED"],[39068,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::SPEED::RW"],[39072,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::SRE"],[39077,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15::SRE::RW"],[39079,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00"],[39087,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::DSE"],[39092,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::DSE::RW"],[39100,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::HYS"],[39105,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::HYS::RW"],[39107,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::ODE"],[39112,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::ODE::RW"],[39114,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::PKE"],[39119,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::PKE::RW"],[39121,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::PUE"],[39126,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::PUE::RW"],[39128,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::PUS"],[39133,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::PUS::RW"],[39137,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::SPEED"],[39142,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::SPEED::RW"],[39146,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::SRE"],[39151,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00::SRE::RW"],[39153,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01"],[39161,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::DSE"],[39166,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::DSE::RW"],[39174,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::HYS"],[39179,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::HYS::RW"],[39181,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::ODE"],[39186,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::ODE::RW"],[39188,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::PKE"],[39193,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::PKE::RW"],[39195,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::PUE"],[39200,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::PUE::RW"],[39202,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::PUS"],[39207,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::PUS::RW"],[39211,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::SPEED"],[39216,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::SPEED::RW"],[39220,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::SRE"],[39225,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01::SRE::RW"],[39227,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02"],[39235,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::DSE"],[39240,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::DSE::RW"],[39248,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::HYS"],[39253,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::HYS::RW"],[39255,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::ODE"],[39260,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::ODE::RW"],[39262,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::PKE"],[39267,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::PKE::RW"],[39269,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::PUE"],[39274,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::PUE::RW"],[39276,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::PUS"],[39281,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::PUS::RW"],[39285,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::SPEED"],[39290,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::SPEED::RW"],[39294,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::SRE"],[39299,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02::SRE::RW"],[39301,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03"],[39309,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::DSE"],[39314,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::DSE::RW"],[39322,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::HYS"],[39327,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::HYS::RW"],[39329,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::ODE"],[39334,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::ODE::RW"],[39336,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::PKE"],[39341,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::PKE::RW"],[39343,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::PUE"],[39348,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::PUE::RW"],[39350,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::PUS"],[39355,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::PUS::RW"],[39359,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::SPEED"],[39364,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::SPEED::RW"],[39368,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::SRE"],[39373,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03::SRE::RW"],[39375,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04"],[39383,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::DSE"],[39388,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::DSE::RW"],[39396,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::HYS"],[39401,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::HYS::RW"],[39403,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::ODE"],[39408,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::ODE::RW"],[39410,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::PKE"],[39415,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::PKE::RW"],[39417,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::PUE"],[39422,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::PUE::RW"],[39424,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::PUS"],[39429,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::PUS::RW"],[39433,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::SPEED"],[39438,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::SPEED::RW"],[39442,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::SRE"],[39447,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04::SRE::RW"],[39449,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05"],[39457,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::DSE"],[39462,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::DSE::RW"],[39470,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::HYS"],[39475,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::HYS::RW"],[39477,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::ODE"],[39482,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::ODE::RW"],[39484,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::PKE"],[39489,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::PKE::RW"],[39491,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::PUE"],[39496,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::PUE::RW"],[39498,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::PUS"],[39503,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::PUS::RW"],[39507,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::SPEED"],[39512,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::SPEED::RW"],[39516,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::SRE"],[39521,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05::SRE::RW"],[39523,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06"],[39531,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::DSE"],[39536,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::DSE::RW"],[39544,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::HYS"],[39549,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::HYS::RW"],[39551,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::ODE"],[39556,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::ODE::RW"],[39558,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::PKE"],[39563,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::PKE::RW"],[39565,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::PUE"],[39570,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::PUE::RW"],[39572,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::PUS"],[39577,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::PUS::RW"],[39581,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::SPEED"],[39586,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::SPEED::RW"],[39590,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::SRE"],[39595,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06::SRE::RW"],[39597,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07"],[39605,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::DSE"],[39610,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::DSE::RW"],[39618,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::HYS"],[39623,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::HYS::RW"],[39625,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::ODE"],[39630,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::ODE::RW"],[39632,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::PKE"],[39637,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::PKE::RW"],[39639,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::PUE"],[39644,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::PUE::RW"],[39646,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::PUS"],[39651,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::PUS::RW"],[39655,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::SPEED"],[39660,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::SPEED::RW"],[39664,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::SRE"],[39669,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07::SRE::RW"],[39671,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08"],[39679,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::DSE"],[39684,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::DSE::RW"],[39692,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::HYS"],[39697,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::HYS::RW"],[39699,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::ODE"],[39704,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::ODE::RW"],[39706,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::PKE"],[39711,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::PKE::RW"],[39713,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::PUE"],[39718,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::PUE::RW"],[39720,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::PUS"],[39725,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::PUS::RW"],[39729,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::SPEED"],[39734,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::SPEED::RW"],[39738,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::SRE"],[39743,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08::SRE::RW"],[39745,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09"],[39753,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::DSE"],[39758,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::DSE::RW"],[39766,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::HYS"],[39771,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::HYS::RW"],[39773,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::ODE"],[39778,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::ODE::RW"],[39780,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::PKE"],[39785,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::PKE::RW"],[39787,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::PUE"],[39792,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::PUE::RW"],[39794,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::PUS"],[39799,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::PUS::RW"],[39803,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::SPEED"],[39808,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::SPEED::RW"],[39812,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::SRE"],[39817,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09::SRE::RW"],[39819,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10"],[39827,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::DSE"],[39832,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::DSE::RW"],[39840,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::HYS"],[39845,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::HYS::RW"],[39847,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::ODE"],[39852,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::ODE::RW"],[39854,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::PKE"],[39859,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::PKE::RW"],[39861,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::PUE"],[39866,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::PUE::RW"],[39868,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::PUS"],[39873,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::PUS::RW"],[39877,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::SPEED"],[39882,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::SPEED::RW"],[39886,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::SRE"],[39891,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10::SRE::RW"],[39893,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11"],[39901,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::DSE"],[39906,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::DSE::RW"],[39914,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::HYS"],[39919,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::HYS::RW"],[39921,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::ODE"],[39926,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::ODE::RW"],[39928,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::PKE"],[39933,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::PKE::RW"],[39935,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::PUE"],[39940,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::PUE::RW"],[39942,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::PUS"],[39947,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::PUS::RW"],[39951,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::SPEED"],[39956,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::SPEED::RW"],[39960,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::SRE"],[39965,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11::SRE::RW"],[39967,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12"],[39975,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::DSE"],[39980,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::DSE::RW"],[39988,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::HYS"],[39993,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::HYS::RW"],[39995,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::ODE"],[40000,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::ODE::RW"],[40002,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::PKE"],[40007,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::PKE::RW"],[40009,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::PUE"],[40014,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::PUE::RW"],[40016,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::PUS"],[40021,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::PUS::RW"],[40025,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::SPEED"],[40030,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::SPEED::RW"],[40034,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::SRE"],[40039,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12::SRE::RW"],[40041,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13"],[40049,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::DSE"],[40054,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::DSE::RW"],[40062,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::HYS"],[40067,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::HYS::RW"],[40069,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::ODE"],[40074,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::ODE::RW"],[40076,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::PKE"],[40081,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::PKE::RW"],[40083,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::PUE"],[40088,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::PUE::RW"],[40090,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::PUS"],[40095,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::PUS::RW"],[40099,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::SPEED"],[40104,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::SPEED::RW"],[40108,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::SRE"],[40113,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13::SRE::RW"],[40115,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14"],[40123,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::DSE"],[40128,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::DSE::RW"],[40136,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::HYS"],[40141,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::HYS::RW"],[40143,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::ODE"],[40148,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::ODE::RW"],[40150,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::PKE"],[40155,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::PKE::RW"],[40157,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::PUE"],[40162,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::PUE::RW"],[40164,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::PUS"],[40169,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::PUS::RW"],[40173,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::SPEED"],[40178,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::SPEED::RW"],[40182,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::SRE"],[40187,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14::SRE::RW"],[40189,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15"],[40197,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::DSE"],[40202,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::DSE::RW"],[40210,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::HYS"],[40215,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::HYS::RW"],[40217,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::ODE"],[40222,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::ODE::RW"],[40224,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::PKE"],[40229,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::PKE::RW"],[40231,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::PUE"],[40236,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::PUE::RW"],[40238,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::PUS"],[40243,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::PUS::RW"],[40247,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::SPEED"],[40252,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::SPEED::RW"],[40256,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::SRE"],[40261,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15::SRE::RW"],[40263,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00"],[40271,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::DSE"],[40276,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::DSE::RW"],[40284,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::HYS"],[40289,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::HYS::RW"],[40291,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::ODE"],[40296,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::ODE::RW"],[40298,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::PKE"],[40303,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::PKE::RW"],[40305,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::PUE"],[40310,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::PUE::RW"],[40312,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::PUS"],[40317,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::PUS::RW"],[40321,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::SPEED"],[40326,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::SPEED::RW"],[40330,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::SRE"],[40335,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00::SRE::RW"],[40337,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01"],[40345,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::DSE"],[40350,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::DSE::RW"],[40358,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::HYS"],[40363,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::HYS::RW"],[40365,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::ODE"],[40370,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::ODE::RW"],[40372,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::PKE"],[40377,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::PKE::RW"],[40379,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::PUE"],[40384,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::PUE::RW"],[40386,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::PUS"],[40391,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::PUS::RW"],[40395,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::SPEED"],[40400,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::SPEED::RW"],[40404,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::SRE"],[40409,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01::SRE::RW"],[40411,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02"],[40419,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::DSE"],[40424,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::DSE::RW"],[40432,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::HYS"],[40437,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::HYS::RW"],[40439,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::ODE"],[40444,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::ODE::RW"],[40446,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::PKE"],[40451,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::PKE::RW"],[40453,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::PUE"],[40458,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::PUE::RW"],[40460,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::PUS"],[40465,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::PUS::RW"],[40469,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::SPEED"],[40474,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::SPEED::RW"],[40478,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::SRE"],[40483,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02::SRE::RW"],[40485,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03"],[40493,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::DSE"],[40498,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::DSE::RW"],[40506,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::HYS"],[40511,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::HYS::RW"],[40513,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::ODE"],[40518,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::ODE::RW"],[40520,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::PKE"],[40525,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::PKE::RW"],[40527,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::PUE"],[40532,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::PUE::RW"],[40534,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::PUS"],[40539,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::PUS::RW"],[40543,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::SPEED"],[40548,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::SPEED::RW"],[40552,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::SRE"],[40557,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03::SRE::RW"],[40559,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04"],[40567,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::DSE"],[40572,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::DSE::RW"],[40580,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::HYS"],[40585,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::HYS::RW"],[40587,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::ODE"],[40592,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::ODE::RW"],[40594,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::PKE"],[40599,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::PKE::RW"],[40601,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::PUE"],[40606,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::PUE::RW"],[40608,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::PUS"],[40613,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::PUS::RW"],[40617,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::SPEED"],[40622,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::SPEED::RW"],[40626,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::SRE"],[40631,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04::SRE::RW"],[40633,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05"],[40641,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::DSE"],[40646,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::DSE::RW"],[40654,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::HYS"],[40659,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::HYS::RW"],[40661,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::ODE"],[40666,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::ODE::RW"],[40668,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::PKE"],[40673,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::PKE::RW"],[40675,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::PUE"],[40680,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::PUE::RW"],[40682,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::PUS"],[40687,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::PUS::RW"],[40691,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::SPEED"],[40696,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::SPEED::RW"],[40700,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::SRE"],[40705,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05::SRE::RW"],[40707,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06"],[40715,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::DSE"],[40720,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::DSE::RW"],[40728,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::HYS"],[40733,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::HYS::RW"],[40735,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::ODE"],[40740,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::ODE::RW"],[40742,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::PKE"],[40747,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::PKE::RW"],[40749,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::PUE"],[40754,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::PUE::RW"],[40756,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::PUS"],[40761,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::PUS::RW"],[40765,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::SPEED"],[40770,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::SPEED::RW"],[40774,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::SRE"],[40779,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06::SRE::RW"],[40781,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07"],[40789,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::DSE"],[40794,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::DSE::RW"],[40802,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::HYS"],[40807,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::HYS::RW"],[40809,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::ODE"],[40814,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::ODE::RW"],[40816,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::PKE"],[40821,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::PKE::RW"],[40823,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::PUE"],[40828,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::PUE::RW"],[40830,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::PUS"],[40835,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::PUS::RW"],[40839,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::SPEED"],[40844,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::SPEED::RW"],[40848,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::SRE"],[40853,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07::SRE::RW"],[40855,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08"],[40863,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::DSE"],[40868,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::DSE::RW"],[40876,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::HYS"],[40881,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::HYS::RW"],[40883,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::ODE"],[40888,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::ODE::RW"],[40890,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::PKE"],[40895,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::PKE::RW"],[40897,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::PUE"],[40902,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::PUE::RW"],[40904,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::PUS"],[40909,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::PUS::RW"],[40913,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::SPEED"],[40918,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::SPEED::RW"],[40922,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::SRE"],[40927,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08::SRE::RW"],[40929,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09"],[40937,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::DSE"],[40942,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::DSE::RW"],[40950,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::HYS"],[40955,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::HYS::RW"],[40957,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::ODE"],[40962,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::ODE::RW"],[40964,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::PKE"],[40969,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::PKE::RW"],[40971,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::PUE"],[40976,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::PUE::RW"],[40978,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::PUS"],[40983,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::PUS::RW"],[40987,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::SPEED"],[40992,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::SPEED::RW"],[40996,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::SRE"],[41001,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09::SRE::RW"],[41003,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10"],[41011,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::DSE"],[41016,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::DSE::RW"],[41024,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::HYS"],[41029,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::HYS::RW"],[41031,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::ODE"],[41036,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::ODE::RW"],[41038,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::PKE"],[41043,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::PKE::RW"],[41045,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::PUE"],[41050,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::PUE::RW"],[41052,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::PUS"],[41057,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::PUS::RW"],[41061,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::SPEED"],[41066,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::SPEED::RW"],[41070,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::SRE"],[41075,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10::SRE::RW"],[41077,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11"],[41085,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::DSE"],[41090,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::DSE::RW"],[41098,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::HYS"],[41103,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::HYS::RW"],[41105,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::ODE"],[41110,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::ODE::RW"],[41112,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::PKE"],[41117,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::PKE::RW"],[41119,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::PUE"],[41124,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::PUE::RW"],[41126,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::PUS"],[41131,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::PUS::RW"],[41135,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::SPEED"],[41140,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::SPEED::RW"],[41144,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::SRE"],[41149,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11::SRE::RW"],[41151,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12"],[41159,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::DSE"],[41164,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::DSE::RW"],[41172,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::HYS"],[41177,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::HYS::RW"],[41179,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::ODE"],[41184,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::ODE::RW"],[41186,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::PKE"],[41191,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::PKE::RW"],[41193,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::PUE"],[41198,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::PUE::RW"],[41200,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::PUS"],[41205,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::PUS::RW"],[41209,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::SPEED"],[41214,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::SPEED::RW"],[41218,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::SRE"],[41223,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12::SRE::RW"],[41225,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13"],[41233,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::DSE"],[41238,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::DSE::RW"],[41246,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::HYS"],[41251,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::HYS::RW"],[41253,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::ODE"],[41258,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::ODE::RW"],[41260,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::PKE"],[41265,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::PKE::RW"],[41267,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::PUE"],[41272,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::PUE::RW"],[41274,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::PUS"],[41279,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::PUS::RW"],[41283,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::SPEED"],[41288,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::SPEED::RW"],[41292,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::SRE"],[41297,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13::SRE::RW"],[41299,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14"],[41307,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::DSE"],[41312,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::DSE::RW"],[41320,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::HYS"],[41325,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::HYS::RW"],[41327,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::ODE"],[41332,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::ODE::RW"],[41334,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::PKE"],[41339,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::PKE::RW"],[41341,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::PUE"],[41346,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::PUE::RW"],[41348,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::PUS"],[41353,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::PUS::RW"],[41357,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::SPEED"],[41362,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::SPEED::RW"],[41366,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::SRE"],[41371,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14::SRE::RW"],[41373,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15"],[41381,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::DSE"],[41386,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::DSE::RW"],[41394,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::HYS"],[41399,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::HYS::RW"],[41401,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::ODE"],[41406,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::ODE::RW"],[41408,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::PKE"],[41413,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::PKE::RW"],[41415,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::PUE"],[41420,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::PUE::RW"],[41422,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::PUS"],[41427,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::PUS::RW"],[41431,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::SPEED"],[41436,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::SPEED::RW"],[41440,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::SRE"],[41445,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15::SRE::RW"],[41447,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00"],[41455,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::DSE"],[41460,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::DSE::RW"],[41468,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::HYS"],[41473,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::HYS::RW"],[41475,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::ODE"],[41480,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::ODE::RW"],[41482,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::PKE"],[41487,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::PKE::RW"],[41489,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::PUE"],[41494,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::PUE::RW"],[41496,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::PUS"],[41501,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::PUS::RW"],[41505,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::SPEED"],[41510,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::SPEED::RW"],[41514,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::SRE"],[41519,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00::SRE::RW"],[41521,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01"],[41529,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::DSE"],[41534,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::DSE::RW"],[41542,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::HYS"],[41547,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::HYS::RW"],[41549,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::ODE"],[41554,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::ODE::RW"],[41556,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::PKE"],[41561,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::PKE::RW"],[41563,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::PUE"],[41568,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::PUE::RW"],[41570,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::PUS"],[41575,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::PUS::RW"],[41579,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::SPEED"],[41584,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::SPEED::RW"],[41588,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::SRE"],[41593,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01::SRE::RW"],[41595,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02"],[41603,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::DSE"],[41608,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::DSE::RW"],[41616,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::HYS"],[41621,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::HYS::RW"],[41623,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::ODE"],[41628,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::ODE::RW"],[41630,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::PKE"],[41635,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::PKE::RW"],[41637,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::PUE"],[41642,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::PUE::RW"],[41644,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::PUS"],[41649,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::PUS::RW"],[41653,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::SPEED"],[41658,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::SPEED::RW"],[41662,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::SRE"],[41667,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02::SRE::RW"],[41669,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03"],[41677,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::DSE"],[41682,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::DSE::RW"],[41690,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::HYS"],[41695,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::HYS::RW"],[41697,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::ODE"],[41702,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::ODE::RW"],[41704,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::PKE"],[41709,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::PKE::RW"],[41711,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::PUE"],[41716,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::PUE::RW"],[41718,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::PUS"],[41723,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::PUS::RW"],[41727,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::SPEED"],[41732,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::SPEED::RW"],[41736,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::SRE"],[41741,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03::SRE::RW"],[41743,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04"],[41751,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::DSE"],[41756,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::DSE::RW"],[41764,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::HYS"],[41769,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::HYS::RW"],[41771,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::ODE"],[41776,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::ODE::RW"],[41778,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::PKE"],[41783,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::PKE::RW"],[41785,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::PUE"],[41790,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::PUE::RW"],[41792,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::PUS"],[41797,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::PUS::RW"],[41801,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::SPEED"],[41806,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::SPEED::RW"],[41810,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::SRE"],[41815,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04::SRE::RW"],[41817,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05"],[41825,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::DSE"],[41830,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::DSE::RW"],[41838,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::HYS"],[41843,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::HYS::RW"],[41845,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::ODE"],[41850,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::ODE::RW"],[41852,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::PKE"],[41857,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::PKE::RW"],[41859,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::PUE"],[41864,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::PUE::RW"],[41866,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::PUS"],[41871,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::PUS::RW"],[41875,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::SPEED"],[41880,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::SPEED::RW"],[41884,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::SRE"],[41889,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05::SRE::RW"],[41891,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06"],[41899,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::DSE"],[41904,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::DSE::RW"],[41912,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::HYS"],[41917,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::HYS::RW"],[41919,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::ODE"],[41924,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::ODE::RW"],[41926,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::PKE"],[41931,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::PKE::RW"],[41933,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::PUE"],[41938,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::PUE::RW"],[41940,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::PUS"],[41945,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::PUS::RW"],[41949,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::SPEED"],[41954,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::SPEED::RW"],[41958,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::SRE"],[41963,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06::SRE::RW"],[41965,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07"],[41973,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::DSE"],[41978,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::DSE::RW"],[41986,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::HYS"],[41991,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::HYS::RW"],[41993,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::ODE"],[41998,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::ODE::RW"],[42000,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::PKE"],[42005,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::PKE::RW"],[42007,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::PUE"],[42012,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::PUE::RW"],[42014,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::PUS"],[42019,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::PUS::RW"],[42023,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::SPEED"],[42028,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::SPEED::RW"],[42032,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::SRE"],[42037,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07::SRE::RW"],[42039,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08"],[42047,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::DSE"],[42052,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::DSE::RW"],[42060,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::HYS"],[42065,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::HYS::RW"],[42067,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::ODE"],[42072,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::ODE::RW"],[42074,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::PKE"],[42079,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::PKE::RW"],[42081,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::PUE"],[42086,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::PUE::RW"],[42088,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::PUS"],[42093,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::PUS::RW"],[42097,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::SPEED"],[42102,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::SPEED::RW"],[42106,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::SRE"],[42111,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08::SRE::RW"],[42113,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09"],[42121,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::DSE"],[42126,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::DSE::RW"],[42134,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::HYS"],[42139,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::HYS::RW"],[42141,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::ODE"],[42146,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::ODE::RW"],[42148,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::PKE"],[42153,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::PKE::RW"],[42155,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::PUE"],[42160,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::PUE::RW"],[42162,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::PUS"],[42167,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::PUS::RW"],[42171,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::SPEED"],[42176,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::SPEED::RW"],[42180,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::SRE"],[42185,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09::SRE::RW"],[42187,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10"],[42195,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::DSE"],[42200,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::DSE::RW"],[42208,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::HYS"],[42213,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::HYS::RW"],[42215,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::ODE"],[42220,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::ODE::RW"],[42222,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::PKE"],[42227,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::PKE::RW"],[42229,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::PUE"],[42234,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::PUE::RW"],[42236,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::PUS"],[42241,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::PUS::RW"],[42245,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::SPEED"],[42250,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::SPEED::RW"],[42254,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::SRE"],[42259,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10::SRE::RW"],[42261,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11"],[42269,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::DSE"],[42274,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::DSE::RW"],[42282,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::HYS"],[42287,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::HYS::RW"],[42289,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::ODE"],[42294,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::ODE::RW"],[42296,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::PKE"],[42301,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::PKE::RW"],[42303,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::PUE"],[42308,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::PUE::RW"],[42310,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::PUS"],[42315,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::PUS::RW"],[42319,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::SPEED"],[42324,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::SPEED::RW"],[42328,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::SRE"],[42333,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11::SRE::RW"],[42335,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12"],[42343,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::DSE"],[42348,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::DSE::RW"],[42356,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::HYS"],[42361,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::HYS::RW"],[42363,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::ODE"],[42368,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::ODE::RW"],[42370,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::PKE"],[42375,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::PKE::RW"],[42377,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::PUE"],[42382,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::PUE::RW"],[42384,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::PUS"],[42389,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::PUS::RW"],[42393,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::SPEED"],[42398,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::SPEED::RW"],[42402,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::SRE"],[42407,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12::SRE::RW"],[42409,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13"],[42417,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::DSE"],[42422,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::DSE::RW"],[42430,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::HYS"],[42435,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::HYS::RW"],[42437,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::ODE"],[42442,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::ODE::RW"],[42444,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::PKE"],[42449,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::PKE::RW"],[42451,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::PUE"],[42456,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::PUE::RW"],[42458,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::PUS"],[42463,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::PUS::RW"],[42467,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::SPEED"],[42472,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::SPEED::RW"],[42476,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::SRE"],[42481,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13::SRE::RW"],[42483,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14"],[42491,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::DSE"],[42496,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::DSE::RW"],[42504,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::HYS"],[42509,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::HYS::RW"],[42511,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::ODE"],[42516,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::ODE::RW"],[42518,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::PKE"],[42523,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::PKE::RW"],[42525,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::PUE"],[42530,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::PUE::RW"],[42532,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::PUS"],[42537,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::PUS::RW"],[42541,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::SPEED"],[42546,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::SPEED::RW"],[42550,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::SRE"],[42555,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14::SRE::RW"],[42557,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15"],[42565,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::DSE"],[42570,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::DSE::RW"],[42578,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::HYS"],[42583,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::HYS::RW"],[42585,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::ODE"],[42590,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::ODE::RW"],[42592,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::PKE"],[42597,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::PKE::RW"],[42599,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::PUE"],[42604,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::PUE::RW"],[42606,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::PUS"],[42611,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::PUS::RW"],[42615,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::SPEED"],[42620,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::SPEED::RW"],[42624,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::SRE"],[42629,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15::SRE::RW"],[42631,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00"],[42639,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::DSE"],[42644,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::DSE::RW"],[42652,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::HYS"],[42657,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::HYS::RW"],[42659,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::ODE"],[42664,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::ODE::RW"],[42666,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::PKE"],[42671,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::PKE::RW"],[42673,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::PUE"],[42678,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::PUE::RW"],[42680,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::PUS"],[42685,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::PUS::RW"],[42689,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::SPEED"],[42694,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::SPEED::RW"],[42698,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::SRE"],[42703,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00::SRE::RW"],[42705,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01"],[42713,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::DSE"],[42718,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::DSE::RW"],[42726,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::HYS"],[42731,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::HYS::RW"],[42733,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::ODE"],[42738,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::ODE::RW"],[42740,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::PKE"],[42745,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::PKE::RW"],[42747,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::PUE"],[42752,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::PUE::RW"],[42754,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::PUS"],[42759,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::PUS::RW"],[42763,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::SPEED"],[42768,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::SPEED::RW"],[42772,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::SRE"],[42777,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01::SRE::RW"],[42779,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02"],[42787,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::DSE"],[42792,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::DSE::RW"],[42800,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::HYS"],[42805,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::HYS::RW"],[42807,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::ODE"],[42812,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::ODE::RW"],[42814,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::PKE"],[42819,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::PKE::RW"],[42821,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::PUE"],[42826,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::PUE::RW"],[42828,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::PUS"],[42833,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::PUS::RW"],[42837,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::SPEED"],[42842,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::SPEED::RW"],[42846,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::SRE"],[42851,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02::SRE::RW"],[42853,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03"],[42861,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::DSE"],[42866,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::DSE::RW"],[42874,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::HYS"],[42879,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::HYS::RW"],[42881,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::ODE"],[42886,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::ODE::RW"],[42888,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::PKE"],[42893,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::PKE::RW"],[42895,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::PUE"],[42900,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::PUE::RW"],[42902,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::PUS"],[42907,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::PUS::RW"],[42911,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::SPEED"],[42916,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::SPEED::RW"],[42920,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::SRE"],[42925,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03::SRE::RW"],[42927,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04"],[42935,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::DSE"],[42940,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::DSE::RW"],[42948,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::HYS"],[42953,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::HYS::RW"],[42955,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::ODE"],[42960,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::ODE::RW"],[42962,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::PKE"],[42967,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::PKE::RW"],[42969,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::PUE"],[42974,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::PUE::RW"],[42976,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::PUS"],[42981,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::PUS::RW"],[42985,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::SPEED"],[42990,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::SPEED::RW"],[42994,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::SRE"],[42999,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04::SRE::RW"],[43001,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05"],[43009,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::DSE"],[43014,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::DSE::RW"],[43022,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::HYS"],[43027,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::HYS::RW"],[43029,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::ODE"],[43034,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::ODE::RW"],[43036,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::PKE"],[43041,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::PKE::RW"],[43043,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::PUE"],[43048,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::PUE::RW"],[43050,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::PUS"],[43055,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::PUS::RW"],[43059,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::SPEED"],[43064,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::SPEED::RW"],[43068,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::SRE"],[43073,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05::SRE::RW"],[43075,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06"],[43083,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::DSE"],[43088,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::DSE::RW"],[43096,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::HYS"],[43101,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::HYS::RW"],[43103,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::ODE"],[43108,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::ODE::RW"],[43110,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::PKE"],[43115,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::PKE::RW"],[43117,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::PUE"],[43122,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::PUE::RW"],[43124,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::PUS"],[43129,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::PUS::RW"],[43133,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::SPEED"],[43138,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::SPEED::RW"],[43142,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::SRE"],[43147,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06::SRE::RW"],[43149,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07"],[43157,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::DSE"],[43162,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::DSE::RW"],[43170,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::HYS"],[43175,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::HYS::RW"],[43177,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::ODE"],[43182,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::ODE::RW"],[43184,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::PKE"],[43189,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::PKE::RW"],[43191,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::PUE"],[43196,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::PUE::RW"],[43198,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::PUS"],[43203,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::PUS::RW"],[43207,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::SPEED"],[43212,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::SPEED::RW"],[43216,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::SRE"],[43221,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07::SRE::RW"],[43223,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08"],[43231,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::DSE"],[43236,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::DSE::RW"],[43244,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::HYS"],[43249,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::HYS::RW"],[43251,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::ODE"],[43256,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::ODE::RW"],[43258,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::PKE"],[43263,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::PKE::RW"],[43265,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::PUE"],[43270,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::PUE::RW"],[43272,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::PUS"],[43277,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::PUS::RW"],[43281,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::SPEED"],[43286,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::SPEED::RW"],[43290,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::SRE"],[43295,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08::SRE::RW"],[43297,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09"],[43305,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::DSE"],[43310,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::DSE::RW"],[43318,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::HYS"],[43323,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::HYS::RW"],[43325,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::ODE"],[43330,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::ODE::RW"],[43332,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::PKE"],[43337,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::PKE::RW"],[43339,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::PUE"],[43344,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::PUE::RW"],[43346,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::PUS"],[43351,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::PUS::RW"],[43355,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::SPEED"],[43360,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::SPEED::RW"],[43364,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::SRE"],[43369,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09::SRE::RW"],[43371,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10"],[43379,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::DSE"],[43384,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::DSE::RW"],[43392,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::HYS"],[43397,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::HYS::RW"],[43399,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::ODE"],[43404,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::ODE::RW"],[43406,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::PKE"],[43411,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::PKE::RW"],[43413,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::PUE"],[43418,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::PUE::RW"],[43420,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::PUS"],[43425,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::PUS::RW"],[43429,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::SPEED"],[43434,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::SPEED::RW"],[43438,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::SRE"],[43443,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10::SRE::RW"],[43445,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11"],[43453,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::DSE"],[43458,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::DSE::RW"],[43466,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::HYS"],[43471,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::HYS::RW"],[43473,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::ODE"],[43478,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::ODE::RW"],[43480,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::PKE"],[43485,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::PKE::RW"],[43487,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::PUE"],[43492,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::PUE::RW"],[43494,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::PUS"],[43499,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::PUS::RW"],[43503,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::SPEED"],[43508,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::SPEED::RW"],[43512,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::SRE"],[43517,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11::SRE::RW"],[43519,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12"],[43527,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::DSE"],[43532,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::DSE::RW"],[43540,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::HYS"],[43545,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::HYS::RW"],[43547,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::ODE"],[43552,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::ODE::RW"],[43554,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::PKE"],[43559,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::PKE::RW"],[43561,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::PUE"],[43566,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::PUE::RW"],[43568,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::PUS"],[43573,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::PUS::RW"],[43577,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::SPEED"],[43582,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::SPEED::RW"],[43586,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::SRE"],[43591,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12::SRE::RW"],[43593,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13"],[43601,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::DSE"],[43606,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::DSE::RW"],[43614,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::HYS"],[43619,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::HYS::RW"],[43621,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::ODE"],[43626,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::ODE::RW"],[43628,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::PKE"],[43633,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::PKE::RW"],[43635,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::PUE"],[43640,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::PUE::RW"],[43642,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::PUS"],[43647,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::PUS::RW"],[43651,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::SPEED"],[43656,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::SPEED::RW"],[43660,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::SRE"],[43665,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13::SRE::RW"],[43667,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14"],[43675,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::DSE"],[43680,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::DSE::RW"],[43688,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::HYS"],[43693,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::HYS::RW"],[43695,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::ODE"],[43700,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::ODE::RW"],[43702,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::PKE"],[43707,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::PKE::RW"],[43709,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::PUE"],[43714,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::PUE::RW"],[43716,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::PUS"],[43721,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::PUS::RW"],[43725,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::SPEED"],[43730,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::SPEED::RW"],[43734,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::SRE"],[43739,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14::SRE::RW"],[43741,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15"],[43749,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::DSE"],[43754,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::DSE::RW"],[43762,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::HYS"],[43767,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::HYS::RW"],[43769,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::ODE"],[43774,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::ODE::RW"],[43776,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::PKE"],[43781,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::PKE::RW"],[43783,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::PUE"],[43788,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::PUE::RW"],[43790,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::PUS"],[43795,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::PUS::RW"],[43799,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::SPEED"],[43804,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::SPEED::RW"],[43808,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::SRE"],[43813,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15::SRE::RW"],[43815,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16"],[43823,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::DSE"],[43828,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::DSE::RW"],[43836,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::HYS"],[43841,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::HYS::RW"],[43843,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::ODE"],[43848,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::ODE::RW"],[43850,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::PKE"],[43855,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::PKE::RW"],[43857,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::PUE"],[43862,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::PUE::RW"],[43864,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::PUS"],[43869,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::PUS::RW"],[43873,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::SPEED"],[43878,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::SPEED::RW"],[43882,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::SRE"],[43887,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16::SRE::RW"],[43889,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17"],[43897,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::DSE"],[43902,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::DSE::RW"],[43910,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::HYS"],[43915,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::HYS::RW"],[43917,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::ODE"],[43922,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::ODE::RW"],[43924,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::PKE"],[43929,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::PKE::RW"],[43931,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::PUE"],[43936,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::PUE::RW"],[43938,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::PUS"],[43943,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::PUS::RW"],[43947,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::SPEED"],[43952,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::SPEED::RW"],[43956,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::SRE"],[43961,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17::SRE::RW"],[43963,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18"],[43971,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::DSE"],[43976,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::DSE::RW"],[43984,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::HYS"],[43989,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::HYS::RW"],[43991,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::ODE"],[43996,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::ODE::RW"],[43998,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::PKE"],[44003,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::PKE::RW"],[44005,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::PUE"],[44010,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::PUE::RW"],[44012,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::PUS"],[44017,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::PUS::RW"],[44021,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::SPEED"],[44026,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::SPEED::RW"],[44030,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::SRE"],[44035,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18::SRE::RW"],[44037,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19"],[44045,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::DSE"],[44050,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::DSE::RW"],[44058,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::HYS"],[44063,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::HYS::RW"],[44065,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::ODE"],[44070,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::ODE::RW"],[44072,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::PKE"],[44077,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::PKE::RW"],[44079,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::PUE"],[44084,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::PUE::RW"],[44086,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::PUS"],[44091,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::PUS::RW"],[44095,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::SPEED"],[44100,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::SPEED::RW"],[44104,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::SRE"],[44109,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19::SRE::RW"],[44111,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20"],[44119,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::DSE"],[44124,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::DSE::RW"],[44132,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::HYS"],[44137,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::HYS::RW"],[44139,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::ODE"],[44144,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::ODE::RW"],[44146,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::PKE"],[44151,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::PKE::RW"],[44153,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::PUE"],[44158,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::PUE::RW"],[44160,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::PUS"],[44165,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::PUS::RW"],[44169,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::SPEED"],[44174,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::SPEED::RW"],[44178,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::SRE"],[44183,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20::SRE::RW"],[44185,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21"],[44193,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::DSE"],[44198,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::DSE::RW"],[44206,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::HYS"],[44211,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::HYS::RW"],[44213,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::ODE"],[44218,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::ODE::RW"],[44220,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::PKE"],[44225,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::PKE::RW"],[44227,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::PUE"],[44232,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::PUE::RW"],[44234,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::PUS"],[44239,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::PUS::RW"],[44243,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::SPEED"],[44248,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::SPEED::RW"],[44252,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::SRE"],[44257,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21::SRE::RW"],[44259,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22"],[44267,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::DSE"],[44272,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::DSE::RW"],[44280,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::HYS"],[44285,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::HYS::RW"],[44287,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::ODE"],[44292,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::ODE::RW"],[44294,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::PKE"],[44299,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::PKE::RW"],[44301,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::PUE"],[44306,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::PUE::RW"],[44308,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::PUS"],[44313,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::PUS::RW"],[44317,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::SPEED"],[44322,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::SPEED::RW"],[44326,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::SRE"],[44331,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22::SRE::RW"],[44333,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23"],[44341,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::DSE"],[44346,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::DSE::RW"],[44354,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::HYS"],[44359,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::HYS::RW"],[44361,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::ODE"],[44366,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::ODE::RW"],[44368,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::PKE"],[44373,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::PKE::RW"],[44375,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::PUE"],[44380,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::PUE::RW"],[44382,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::PUS"],[44387,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::PUS::RW"],[44391,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::SPEED"],[44396,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::SPEED::RW"],[44400,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::SRE"],[44405,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23::SRE::RW"],[44407,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24"],[44415,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::DSE"],[44420,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::DSE::RW"],[44428,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::HYS"],[44433,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::HYS::RW"],[44435,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::ODE"],[44440,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::ODE::RW"],[44442,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::PKE"],[44447,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::PKE::RW"],[44449,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::PUE"],[44454,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::PUE::RW"],[44456,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::PUS"],[44461,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::PUS::RW"],[44465,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::SPEED"],[44470,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::SPEED::RW"],[44474,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::SRE"],[44479,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24::SRE::RW"],[44481,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25"],[44489,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::DSE"],[44494,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::DSE::RW"],[44502,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::HYS"],[44507,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::HYS::RW"],[44509,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::ODE"],[44514,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::ODE::RW"],[44516,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::PKE"],[44521,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::PKE::RW"],[44523,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::PUE"],[44528,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::PUE::RW"],[44530,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::PUS"],[44535,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::PUS::RW"],[44539,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::SPEED"],[44544,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::SPEED::RW"],[44548,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::SRE"],[44553,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25::SRE::RW"],[44555,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26"],[44563,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::DSE"],[44568,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::DSE::RW"],[44576,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::HYS"],[44581,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::HYS::RW"],[44583,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::ODE"],[44588,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::ODE::RW"],[44590,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::PKE"],[44595,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::PKE::RW"],[44597,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::PUE"],[44602,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::PUE::RW"],[44604,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::PUS"],[44609,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::PUS::RW"],[44613,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::SPEED"],[44618,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::SPEED::RW"],[44622,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::SRE"],[44627,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26::SRE::RW"],[44629,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27"],[44637,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::DSE"],[44642,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::DSE::RW"],[44650,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::HYS"],[44655,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::HYS::RW"],[44657,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::ODE"],[44662,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::ODE::RW"],[44664,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::PKE"],[44669,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::PKE::RW"],[44671,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::PUE"],[44676,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::PUE::RW"],[44678,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::PUS"],[44683,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::PUS::RW"],[44687,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::SPEED"],[44692,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::SPEED::RW"],[44696,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::SRE"],[44701,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27::SRE::RW"],[44703,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28"],[44711,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::DSE"],[44716,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::DSE::RW"],[44724,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::HYS"],[44729,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::HYS::RW"],[44731,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::ODE"],[44736,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::ODE::RW"],[44738,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::PKE"],[44743,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::PKE::RW"],[44745,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::PUE"],[44750,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::PUE::RW"],[44752,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::PUS"],[44757,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::PUS::RW"],[44761,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::SPEED"],[44766,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::SPEED::RW"],[44770,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::SRE"],[44775,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28::SRE::RW"],[44777,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29"],[44785,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::DSE"],[44790,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::DSE::RW"],[44798,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::HYS"],[44803,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::HYS::RW"],[44805,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::ODE"],[44810,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::ODE::RW"],[44812,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::PKE"],[44817,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::PKE::RW"],[44819,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::PUE"],[44824,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::PUE::RW"],[44826,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::PUS"],[44831,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::PUS::RW"],[44835,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::SPEED"],[44840,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::SPEED::RW"],[44844,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::SRE"],[44849,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29::SRE::RW"],[44851,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30"],[44859,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::DSE"],[44864,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::DSE::RW"],[44872,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::HYS"],[44877,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::HYS::RW"],[44879,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::ODE"],[44884,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::ODE::RW"],[44886,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::PKE"],[44891,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::PKE::RW"],[44893,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::PUE"],[44898,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::PUE::RW"],[44900,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::PUS"],[44905,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::PUS::RW"],[44909,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::SPEED"],[44914,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::SPEED::RW"],[44918,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::SRE"],[44923,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30::SRE::RW"],[44925,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31"],[44933,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::DSE"],[44938,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::DSE::RW"],[44946,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::HYS"],[44951,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::HYS::RW"],[44953,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::ODE"],[44958,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::ODE::RW"],[44960,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::PKE"],[44965,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::PKE::RW"],[44967,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::PUE"],[44972,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::PUE::RW"],[44974,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::PUS"],[44979,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::PUS::RW"],[44983,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::SPEED"],[44988,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::SPEED::RW"],[44992,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::SRE"],[44997,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31::SRE::RW"],[44999,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32"],[45007,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::DSE"],[45012,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::DSE::RW"],[45020,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::HYS"],[45025,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::HYS::RW"],[45027,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::ODE"],[45032,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::ODE::RW"],[45034,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::PKE"],[45039,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::PKE::RW"],[45041,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::PUE"],[45046,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::PUE::RW"],[45048,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::PUS"],[45053,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::PUS::RW"],[45057,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::SPEED"],[45062,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::SPEED::RW"],[45066,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::SRE"],[45071,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32::SRE::RW"],[45073,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33"],[45081,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::DSE"],[45086,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::DSE::RW"],[45094,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::HYS"],[45099,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::HYS::RW"],[45101,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::ODE"],[45106,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::ODE::RW"],[45108,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::PKE"],[45113,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::PKE::RW"],[45115,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::PUE"],[45120,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::PUE::RW"],[45122,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::PUS"],[45127,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::PUS::RW"],[45131,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::SPEED"],[45136,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::SPEED::RW"],[45140,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::SRE"],[45145,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33::SRE::RW"],[45147,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34"],[45155,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::DSE"],[45160,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::DSE::RW"],[45168,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::HYS"],[45173,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::HYS::RW"],[45175,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::ODE"],[45180,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::ODE::RW"],[45182,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::PKE"],[45187,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::PKE::RW"],[45189,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::PUE"],[45194,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::PUE::RW"],[45196,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::PUS"],[45201,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::PUS::RW"],[45205,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::SPEED"],[45210,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::SPEED::RW"],[45214,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::SRE"],[45219,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34::SRE::RW"],[45221,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35"],[45229,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::DSE"],[45234,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::DSE::RW"],[45242,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::HYS"],[45247,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::HYS::RW"],[45249,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::ODE"],[45254,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::ODE::RW"],[45256,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::PKE"],[45261,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::PKE::RW"],[45263,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::PUE"],[45268,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::PUE::RW"],[45270,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::PUS"],[45275,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::PUS::RW"],[45279,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::SPEED"],[45284,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::SPEED::RW"],[45288,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::SRE"],[45293,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35::SRE::RW"],[45295,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36"],[45303,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::DSE"],[45308,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::DSE::RW"],[45316,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::HYS"],[45321,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::HYS::RW"],[45323,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::ODE"],[45328,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::ODE::RW"],[45330,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::PKE"],[45335,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::PKE::RW"],[45337,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::PUE"],[45342,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::PUE::RW"],[45344,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::PUS"],[45349,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::PUS::RW"],[45353,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::SPEED"],[45358,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::SPEED::RW"],[45362,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::SRE"],[45367,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36::SRE::RW"],[45369,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37"],[45377,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::DSE"],[45382,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::DSE::RW"],[45390,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::HYS"],[45395,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::HYS::RW"],[45397,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::ODE"],[45402,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::ODE::RW"],[45404,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::PKE"],[45409,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::PKE::RW"],[45411,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::PUE"],[45416,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::PUE::RW"],[45418,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::PUS"],[45423,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::PUS::RW"],[45427,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::SPEED"],[45432,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::SPEED::RW"],[45436,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::SRE"],[45441,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37::SRE::RW"],[45443,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38"],[45451,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::DSE"],[45456,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::DSE::RW"],[45464,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::HYS"],[45469,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::HYS::RW"],[45471,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::ODE"],[45476,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::ODE::RW"],[45478,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::PKE"],[45483,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::PKE::RW"],[45485,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::PUE"],[45490,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::PUE::RW"],[45492,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::PUS"],[45497,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::PUS::RW"],[45501,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::SPEED"],[45506,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::SPEED::RW"],[45510,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::SRE"],[45515,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38::SRE::RW"],[45517,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39"],[45525,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::DSE"],[45530,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::DSE::RW"],[45538,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::HYS"],[45543,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::HYS::RW"],[45545,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::ODE"],[45550,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::ODE::RW"],[45552,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::PKE"],[45557,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::PKE::RW"],[45559,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::PUE"],[45564,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::PUE::RW"],[45566,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::PUS"],[45571,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::PUS::RW"],[45575,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::SPEED"],[45580,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::SPEED::RW"],[45584,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::SRE"],[45589,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39::SRE::RW"],[45591,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40"],[45599,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::DSE"],[45604,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::DSE::RW"],[45612,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::HYS"],[45617,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::HYS::RW"],[45619,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::ODE"],[45624,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::ODE::RW"],[45626,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::PKE"],[45631,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::PKE::RW"],[45633,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::PUE"],[45638,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::PUE::RW"],[45640,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::PUS"],[45645,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::PUS::RW"],[45649,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::SPEED"],[45654,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::SPEED::RW"],[45658,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::SRE"],[45663,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40::SRE::RW"],[45665,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41"],[45673,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::DSE"],[45678,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::DSE::RW"],[45686,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::HYS"],[45691,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::HYS::RW"],[45693,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::ODE"],[45698,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::ODE::RW"],[45700,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::PKE"],[45705,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::PKE::RW"],[45707,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::PUE"],[45712,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::PUE::RW"],[45714,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::PUS"],[45719,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::PUS::RW"],[45723,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::SPEED"],[45728,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::SPEED::RW"],[45732,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::SRE"],[45737,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41::SRE::RW"],[45739,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00"],[45747,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::DSE"],[45752,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::DSE::RW"],[45760,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::HYS"],[45765,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::HYS::RW"],[45767,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::ODE"],[45772,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::ODE::RW"],[45774,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::PKE"],[45779,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::PKE::RW"],[45781,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::PUE"],[45786,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::PUE::RW"],[45788,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::PUS"],[45793,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::PUS::RW"],[45797,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::SPEED"],[45802,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::SPEED::RW"],[45806,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::SRE"],[45811,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00::SRE::RW"],[45813,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01"],[45821,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::DSE"],[45826,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::DSE::RW"],[45834,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::HYS"],[45839,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::HYS::RW"],[45841,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::ODE"],[45846,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::ODE::RW"],[45848,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::PKE"],[45853,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::PKE::RW"],[45855,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::PUE"],[45860,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::PUE::RW"],[45862,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::PUS"],[45867,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::PUS::RW"],[45871,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::SPEED"],[45876,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::SPEED::RW"],[45880,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::SRE"],[45885,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01::SRE::RW"],[45887,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02"],[45895,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::DSE"],[45900,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::DSE::RW"],[45908,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::HYS"],[45913,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::HYS::RW"],[45915,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::ODE"],[45920,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::ODE::RW"],[45922,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::PKE"],[45927,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::PKE::RW"],[45929,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::PUE"],[45934,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::PUE::RW"],[45936,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::PUS"],[45941,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::PUS::RW"],[45945,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::SPEED"],[45950,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::SPEED::RW"],[45954,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::SRE"],[45959,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02::SRE::RW"],[45961,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03"],[45969,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::DSE"],[45974,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::DSE::RW"],[45982,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::HYS"],[45987,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::HYS::RW"],[45989,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::ODE"],[45994,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::ODE::RW"],[45996,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::PKE"],[46001,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::PKE::RW"],[46003,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::PUE"],[46008,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::PUE::RW"],[46010,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::PUS"],[46015,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::PUS::RW"],[46019,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::SPEED"],[46024,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::SPEED::RW"],[46028,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::SRE"],[46033,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03::SRE::RW"],[46035,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04"],[46043,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::DSE"],[46048,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::DSE::RW"],[46056,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::HYS"],[46061,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::HYS::RW"],[46063,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::ODE"],[46068,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::ODE::RW"],[46070,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::PKE"],[46075,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::PKE::RW"],[46077,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::PUE"],[46082,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::PUE::RW"],[46084,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::PUS"],[46089,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::PUS::RW"],[46093,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::SPEED"],[46098,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::SPEED::RW"],[46102,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::SRE"],[46107,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04::SRE::RW"],[46109,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05"],[46117,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::DSE"],[46122,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::DSE::RW"],[46130,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::HYS"],[46135,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::HYS::RW"],[46137,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::ODE"],[46142,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::ODE::RW"],[46144,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::PKE"],[46149,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::PKE::RW"],[46151,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::PUE"],[46156,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::PUE::RW"],[46158,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::PUS"],[46163,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::PUS::RW"],[46167,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::SPEED"],[46172,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::SPEED::RW"],[46176,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::SRE"],[46181,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05::SRE::RW"],[46183,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00"],[46191,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::DSE"],[46196,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::DSE::RW"],[46204,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::HYS"],[46209,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::HYS::RW"],[46211,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::ODE"],[46216,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::ODE::RW"],[46218,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::PKE"],[46223,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::PKE::RW"],[46225,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::PUE"],[46230,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::PUE::RW"],[46232,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::PUS"],[46237,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::PUS::RW"],[46241,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::SPEED"],[46246,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::SPEED::RW"],[46250,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::SRE"],[46255,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00::SRE::RW"],[46257,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01"],[46265,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::DSE"],[46270,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::DSE::RW"],[46278,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::HYS"],[46283,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::HYS::RW"],[46285,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::ODE"],[46290,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::ODE::RW"],[46292,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::PKE"],[46297,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::PKE::RW"],[46299,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::PUE"],[46304,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::PUE::RW"],[46306,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::PUS"],[46311,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::PUS::RW"],[46315,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::SPEED"],[46320,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::SPEED::RW"],[46324,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::SRE"],[46329,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01::SRE::RW"],[46331,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02"],[46339,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::DSE"],[46344,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::DSE::RW"],[46352,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::HYS"],[46357,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::HYS::RW"],[46359,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::ODE"],[46364,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::ODE::RW"],[46366,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::PKE"],[46371,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::PKE::RW"],[46373,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::PUE"],[46378,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::PUE::RW"],[46380,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::PUS"],[46385,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::PUS::RW"],[46389,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::SPEED"],[46394,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::SPEED::RW"],[46398,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::SRE"],[46403,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02::SRE::RW"],[46405,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03"],[46413,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::DSE"],[46418,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::DSE::RW"],[46426,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::HYS"],[46431,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::HYS::RW"],[46433,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::ODE"],[46438,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::ODE::RW"],[46440,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::PKE"],[46445,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::PKE::RW"],[46447,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::PUE"],[46452,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::PUE::RW"],[46454,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::PUS"],[46459,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::PUS::RW"],[46463,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::SPEED"],[46468,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::SPEED::RW"],[46472,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::SRE"],[46477,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03::SRE::RW"],[46479,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04"],[46487,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::DSE"],[46492,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::DSE::RW"],[46500,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::HYS"],[46505,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::HYS::RW"],[46507,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::ODE"],[46512,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::ODE::RW"],[46514,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::PKE"],[46519,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::PKE::RW"],[46521,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::PUE"],[46526,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::PUE::RW"],[46528,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::PUS"],[46533,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::PUS::RW"],[46537,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::SPEED"],[46542,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::SPEED::RW"],[46546,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::SRE"],[46551,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04::SRE::RW"],[46553,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05"],[46561,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::DSE"],[46566,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::DSE::RW"],[46574,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::HYS"],[46579,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::HYS::RW"],[46581,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::ODE"],[46586,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::ODE::RW"],[46588,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::PKE"],[46593,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::PKE::RW"],[46595,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::PUE"],[46600,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::PUE::RW"],[46602,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::PUS"],[46607,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::PUS::RW"],[46611,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::SPEED"],[46616,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::SPEED::RW"],[46620,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::SRE"],[46625,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05::SRE::RW"],[46627,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06"],[46635,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::DSE"],[46640,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::DSE::RW"],[46648,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::HYS"],[46653,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::HYS::RW"],[46655,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::ODE"],[46660,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::ODE::RW"],[46662,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::PKE"],[46667,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::PKE::RW"],[46669,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::PUE"],[46674,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::PUE::RW"],[46676,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::PUS"],[46681,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::PUS::RW"],[46685,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::SPEED"],[46690,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::SPEED::RW"],[46694,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::SRE"],[46699,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06::SRE::RW"],[46701,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07"],[46709,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::DSE"],[46714,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::DSE::RW"],[46722,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::HYS"],[46727,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::HYS::RW"],[46729,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::ODE"],[46734,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::ODE::RW"],[46736,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::PKE"],[46741,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::PKE::RW"],[46743,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::PUE"],[46748,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::PUE::RW"],[46750,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::PUS"],[46755,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::PUS::RW"],[46759,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::SPEED"],[46764,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::SPEED::RW"],[46768,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::SRE"],[46773,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07::SRE::RW"],[46775,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08"],[46783,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::DSE"],[46788,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::DSE::RW"],[46796,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::HYS"],[46801,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::HYS::RW"],[46803,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::ODE"],[46808,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::ODE::RW"],[46810,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::PKE"],[46815,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::PKE::RW"],[46817,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::PUE"],[46822,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::PUE::RW"],[46824,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::PUS"],[46829,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::PUS::RW"],[46833,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::SPEED"],[46838,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::SPEED::RW"],[46842,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::SRE"],[46847,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08::SRE::RW"],[46849,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09"],[46857,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::DSE"],[46862,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::DSE::RW"],[46870,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::HYS"],[46875,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::HYS::RW"],[46877,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::ODE"],[46882,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::ODE::RW"],[46884,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::PKE"],[46889,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::PKE::RW"],[46891,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::PUE"],[46896,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::PUE::RW"],[46898,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::PUS"],[46903,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::PUS::RW"],[46907,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::SPEED"],[46912,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::SPEED::RW"],[46916,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::SRE"],[46921,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09::SRE::RW"],[46923,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10"],[46931,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::DSE"],[46936,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::DSE::RW"],[46944,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::HYS"],[46949,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::HYS::RW"],[46951,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::ODE"],[46956,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::ODE::RW"],[46958,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::PKE"],[46963,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::PKE::RW"],[46965,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::PUE"],[46970,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::PUE::RW"],[46972,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::PUS"],[46977,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::PUS::RW"],[46981,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::SPEED"],[46986,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::SPEED::RW"],[46990,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::SRE"],[46995,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10::SRE::RW"],[46997,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11"],[47005,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::DSE"],[47010,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::DSE::RW"],[47018,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::HYS"],[47023,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::HYS::RW"],[47025,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::ODE"],[47030,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::ODE::RW"],[47032,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::PKE"],[47037,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::PKE::RW"],[47039,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::PUE"],[47044,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::PUE::RW"],[47046,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::PUS"],[47051,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::PUS::RW"],[47055,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::SPEED"],[47060,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::SPEED::RW"],[47064,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::SRE"],[47069,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11::SRE::RW"],[47071,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00"],[47079,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::DSE"],[47084,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::DSE::RW"],[47092,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::HYS"],[47097,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::HYS::RW"],[47099,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::ODE"],[47104,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::ODE::RW"],[47106,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::PKE"],[47111,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::PKE::RW"],[47113,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::PUE"],[47118,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::PUE::RW"],[47120,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::PUS"],[47125,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::PUS::RW"],[47129,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::SPEED"],[47134,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::SPEED::RW"],[47138,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::SRE"],[47143,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00::SRE::RW"],[47145,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01"],[47153,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::DSE"],[47158,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::DSE::RW"],[47166,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::HYS"],[47171,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::HYS::RW"],[47173,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::ODE"],[47178,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::ODE::RW"],[47180,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::PKE"],[47185,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::PKE::RW"],[47187,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::PUE"],[47192,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::PUE::RW"],[47194,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::PUS"],[47199,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::PUS::RW"],[47203,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::SPEED"],[47208,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::SPEED::RW"],[47212,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::SRE"],[47217,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01::SRE::RW"],[47219,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02"],[47227,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::DSE"],[47232,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::DSE::RW"],[47240,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::HYS"],[47245,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::HYS::RW"],[47247,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::ODE"],[47252,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::ODE::RW"],[47254,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::PKE"],[47259,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::PKE::RW"],[47261,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::PUE"],[47266,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::PUE::RW"],[47268,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::PUS"],[47273,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::PUS::RW"],[47277,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::SPEED"],[47282,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::SPEED::RW"],[47286,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::SRE"],[47291,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02::SRE::RW"],[47293,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03"],[47301,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::DSE"],[47306,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::DSE::RW"],[47314,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::HYS"],[47319,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::HYS::RW"],[47321,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::ODE"],[47326,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::ODE::RW"],[47328,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::PKE"],[47333,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::PKE::RW"],[47335,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::PUE"],[47340,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::PUE::RW"],[47342,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::PUS"],[47347,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::PUS::RW"],[47351,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::SPEED"],[47356,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::SPEED::RW"],[47360,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::SRE"],[47365,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03::SRE::RW"],[47367,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04"],[47375,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::DSE"],[47380,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::DSE::RW"],[47388,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::HYS"],[47393,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::HYS::RW"],[47395,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::ODE"],[47400,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::ODE::RW"],[47402,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::PKE"],[47407,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::PKE::RW"],[47409,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::PUE"],[47414,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::PUE::RW"],[47416,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::PUS"],[47421,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::PUS::RW"],[47425,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::SPEED"],[47430,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::SPEED::RW"],[47434,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::SRE"],[47439,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04::SRE::RW"],[47441,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05"],[47449,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::DSE"],[47454,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::DSE::RW"],[47462,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::HYS"],[47467,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::HYS::RW"],[47469,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::ODE"],[47474,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::ODE::RW"],[47476,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::PKE"],[47481,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::PKE::RW"],[47483,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::PUE"],[47488,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::PUE::RW"],[47490,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::PUS"],[47495,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::PUS::RW"],[47499,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::SPEED"],[47504,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::SPEED::RW"],[47508,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::SRE"],[47513,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05::SRE::RW"],[47515,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06"],[47523,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::DSE"],[47528,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::DSE::RW"],[47536,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::HYS"],[47541,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::HYS::RW"],[47543,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::ODE"],[47548,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::ODE::RW"],[47550,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::PKE"],[47555,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::PKE::RW"],[47557,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::PUE"],[47562,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::PUE::RW"],[47564,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::PUS"],[47569,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::PUS::RW"],[47573,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::SPEED"],[47578,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::SPEED::RW"],[47582,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::SRE"],[47587,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06::SRE::RW"],[47589,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07"],[47597,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::DSE"],[47602,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::DSE::RW"],[47610,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::HYS"],[47615,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::HYS::RW"],[47617,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::ODE"],[47622,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::ODE::RW"],[47624,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::PKE"],[47629,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::PKE::RW"],[47631,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::PUE"],[47636,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::PUE::RW"],[47638,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::PUS"],[47643,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::PUS::RW"],[47647,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::SPEED"],[47652,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::SPEED::RW"],[47656,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::SRE"],[47661,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07::SRE::RW"],[47663,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08"],[47671,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::DSE"],[47676,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::DSE::RW"],[47684,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::HYS"],[47689,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::HYS::RW"],[47691,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::ODE"],[47696,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::ODE::RW"],[47698,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::PKE"],[47703,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::PKE::RW"],[47705,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::PUE"],[47710,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::PUE::RW"],[47712,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::PUS"],[47717,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::PUS::RW"],[47721,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::SPEED"],[47726,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::SPEED::RW"],[47730,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::SRE"],[47735,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08::SRE::RW"],[47737,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09"],[47745,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::DSE"],[47750,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::DSE::RW"],[47758,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::HYS"],[47763,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::HYS::RW"],[47765,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::ODE"],[47770,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::ODE::RW"],[47772,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::PKE"],[47777,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::PKE::RW"],[47779,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::PUE"],[47784,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::PUE::RW"],[47786,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::PUS"],[47791,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::PUS::RW"],[47795,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::SPEED"],[47800,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::SPEED::RW"],[47804,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::SRE"],[47809,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09::SRE::RW"],[47811,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10"],[47819,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::DSE"],[47824,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::DSE::RW"],[47832,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::HYS"],[47837,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::HYS::RW"],[47839,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::ODE"],[47844,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::ODE::RW"],[47846,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::PKE"],[47851,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::PKE::RW"],[47853,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::PUE"],[47858,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::PUE::RW"],[47860,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::PUS"],[47865,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::PUS::RW"],[47869,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::SPEED"],[47874,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::SPEED::RW"],[47878,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::SRE"],[47883,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10::SRE::RW"],[47885,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11"],[47893,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::DSE"],[47898,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::DSE::RW"],[47906,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::HYS"],[47911,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::HYS::RW"],[47913,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::ODE"],[47918,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::ODE::RW"],[47920,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::PKE"],[47925,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::PKE::RW"],[47927,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::PUE"],[47932,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::PUE::RW"],[47934,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::PUS"],[47939,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::PUS::RW"],[47943,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::SPEED"],[47948,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::SPEED::RW"],[47952,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::SRE"],[47957,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11::SRE::RW"],[47959,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12"],[47967,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::DSE"],[47972,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::DSE::RW"],[47980,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::HYS"],[47985,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::HYS::RW"],[47987,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::ODE"],[47992,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::ODE::RW"],[47994,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::PKE"],[47999,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::PKE::RW"],[48001,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::PUE"],[48006,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::PUE::RW"],[48008,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::PUS"],[48013,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::PUS::RW"],[48017,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::SPEED"],[48022,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::SPEED::RW"],[48026,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::SRE"],[48031,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12::SRE::RW"],[48033,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13"],[48041,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::DSE"],[48046,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::DSE::RW"],[48054,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::HYS"],[48059,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::HYS::RW"],[48061,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::ODE"],[48066,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::ODE::RW"],[48068,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::PKE"],[48073,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::PKE::RW"],[48075,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::PUE"],[48080,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::PUE::RW"],[48082,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::PUS"],[48087,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::PUS::RW"],[48091,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::SPEED"],[48096,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::SPEED::RW"],[48100,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::SRE"],[48105,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13::SRE::RW"],[48107,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00"],[48115,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::DSE"],[48120,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::DSE::RW"],[48128,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::HYS"],[48133,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::HYS::RW"],[48135,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::ODE"],[48140,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::ODE::RW"],[48142,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::PKE"],[48147,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::PKE::RW"],[48149,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::PUE"],[48154,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::PUE::RW"],[48156,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::PUS"],[48161,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::PUS::RW"],[48165,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::SPEED"],[48170,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::SPEED::RW"],[48174,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::SRE"],[48179,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00::SRE::RW"],[48181,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01"],[48189,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::DSE"],[48194,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::DSE::RW"],[48202,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::HYS"],[48207,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::HYS::RW"],[48209,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::ODE"],[48214,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::ODE::RW"],[48216,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::PKE"],[48221,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::PKE::RW"],[48223,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::PUE"],[48228,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::PUE::RW"],[48230,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::PUS"],[48235,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::PUS::RW"],[48239,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::SPEED"],[48244,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::SPEED::RW"],[48248,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::SRE"],[48253,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01::SRE::RW"],[48255,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02"],[48263,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::DSE"],[48268,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::DSE::RW"],[48276,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::HYS"],[48281,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::HYS::RW"],[48283,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::ODE"],[48288,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::ODE::RW"],[48290,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::PKE"],[48295,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::PKE::RW"],[48297,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::PUE"],[48302,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::PUE::RW"],[48304,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::PUS"],[48309,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::PUS::RW"],[48313,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::SPEED"],[48318,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::SPEED::RW"],[48322,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::SRE"],[48327,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02::SRE::RW"],[48329,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03"],[48337,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::DSE"],[48342,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::DSE::RW"],[48350,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::HYS"],[48355,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::HYS::RW"],[48357,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::ODE"],[48362,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::ODE::RW"],[48364,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::PKE"],[48369,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::PKE::RW"],[48371,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::PUE"],[48376,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::PUE::RW"],[48378,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::PUS"],[48383,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::PUS::RW"],[48387,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::SPEED"],[48392,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::SPEED::RW"],[48396,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::SRE"],[48401,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03::SRE::RW"],[48403,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04"],[48411,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::DSE"],[48416,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::DSE::RW"],[48424,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::HYS"],[48429,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::HYS::RW"],[48431,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::ODE"],[48436,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::ODE::RW"],[48438,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::PKE"],[48443,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::PKE::RW"],[48445,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::PUE"],[48450,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::PUE::RW"],[48452,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::PUS"],[48457,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::PUS::RW"],[48461,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::SPEED"],[48466,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::SPEED::RW"],[48470,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::SRE"],[48475,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04::SRE::RW"],[48477,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05"],[48485,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::DSE"],[48490,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::DSE::RW"],[48498,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::HYS"],[48503,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::HYS::RW"],[48505,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::ODE"],[48510,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::ODE::RW"],[48512,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::PKE"],[48517,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::PKE::RW"],[48519,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::PUE"],[48524,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::PUE::RW"],[48526,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::PUS"],[48531,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::PUS::RW"],[48535,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::SPEED"],[48540,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::SPEED::RW"],[48544,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::SRE"],[48549,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05::SRE::RW"],[48551,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06"],[48559,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::DSE"],[48564,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::DSE::RW"],[48572,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::HYS"],[48577,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::HYS::RW"],[48579,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::ODE"],[48584,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::ODE::RW"],[48586,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::PKE"],[48591,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::PKE::RW"],[48593,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::PUE"],[48598,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::PUE::RW"],[48600,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::PUS"],[48605,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::PUS::RW"],[48609,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::SPEED"],[48614,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::SPEED::RW"],[48618,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::SRE"],[48623,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06::SRE::RW"],[48625,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07"],[48633,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::DSE"],[48638,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::DSE::RW"],[48646,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::HYS"],[48651,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::HYS::RW"],[48653,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::ODE"],[48658,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::ODE::RW"],[48660,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::PKE"],[48665,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::PKE::RW"],[48667,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::PUE"],[48672,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::PUE::RW"],[48674,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::PUS"],[48679,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::PUS::RW"],[48683,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::SPEED"],[48688,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::SPEED::RW"],[48692,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::SRE"],[48697,"imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07::SRE::RW"],[48699,"imxrt_ral::iomuxc::USB_OTG1_OC_SELECT_INPUT"],[48700,"imxrt_ral::iomuxc::USB_OTG1_OC_SELECT_INPUT::DAISY"],[48705,"imxrt_ral::iomuxc::USB_OTG1_OC_SELECT_INPUT::DAISY::RW"],[48707,"imxrt_ral::iomuxc::USB_OTG2_OC_SELECT_INPUT"],[48708,"imxrt_ral::iomuxc::USB_OTG2_OC_SELECT_INPUT::DAISY"],[48713,"imxrt_ral::iomuxc::USB_OTG2_OC_SELECT_INPUT::DAISY::RW"],[48715,"imxrt_ral::iomuxc::USDHC1_CD_B_SELECT_INPUT"],[48716,"imxrt_ral::iomuxc::USDHC1_CD_B_SELECT_INPUT::DAISY"],[48721,"imxrt_ral::iomuxc::USDHC1_CD_B_SELECT_INPUT::DAISY::RW"],[48724,"imxrt_ral::iomuxc::USDHC1_WP_SELECT_INPUT"],[48725,"imxrt_ral::iomuxc::USDHC1_WP_SELECT_INPUT::DAISY"],[48730,"imxrt_ral::iomuxc::USDHC1_WP_SELECT_INPUT::DAISY::RW"],[48734,"imxrt_ral::iomuxc::USDHC2_CD_B_SELECT_INPUT"],[48735,"imxrt_ral::iomuxc::USDHC2_CD_B_SELECT_INPUT::DAISY"],[48740,"imxrt_ral::iomuxc::USDHC2_CD_B_SELECT_INPUT::DAISY::RW"],[48742,"imxrt_ral::iomuxc::USDHC2_CLK_SELECT_INPUT"],[48743,"imxrt_ral::iomuxc::USDHC2_CLK_SELECT_INPUT::DAISY"],[48748,"imxrt_ral::iomuxc::USDHC2_CLK_SELECT_INPUT::DAISY::RW"],[48750,"imxrt_ral::iomuxc::USDHC2_CMD_SELECT_INPUT"],[48751,"imxrt_ral::iomuxc::USDHC2_CMD_SELECT_INPUT::DAISY"],[48756,"imxrt_ral::iomuxc::USDHC2_CMD_SELECT_INPUT::DAISY::RW"],[48758,"imxrt_ral::iomuxc::USDHC2_DATA0_SELECT_INPUT"],[48759,"imxrt_ral::iomuxc::USDHC2_DATA0_SELECT_INPUT::DAISY"],[48764,"imxrt_ral::iomuxc::USDHC2_DATA0_SELECT_INPUT::DAISY::RW"],[48766,"imxrt_ral::iomuxc::USDHC2_DATA1_SELECT_INPUT"],[48767,"imxrt_ral::iomuxc::USDHC2_DATA1_SELECT_INPUT::DAISY"],[48772,"imxrt_ral::iomuxc::USDHC2_DATA1_SELECT_INPUT::DAISY::RW"],[48774,"imxrt_ral::iomuxc::USDHC2_DATA2_SELECT_INPUT"],[48775,"imxrt_ral::iomuxc::USDHC2_DATA2_SELECT_INPUT::DAISY"],[48780,"imxrt_ral::iomuxc::USDHC2_DATA2_SELECT_INPUT::DAISY::RW"],[48782,"imxrt_ral::iomuxc::USDHC2_DATA3_SELECT_INPUT"],[48783,"imxrt_ral::iomuxc::USDHC2_DATA3_SELECT_INPUT::DAISY"],[48788,"imxrt_ral::iomuxc::USDHC2_DATA3_SELECT_INPUT::DAISY::RW"],[48790,"imxrt_ral::iomuxc::USDHC2_DATA4_SELECT_INPUT"],[48791,"imxrt_ral::iomuxc::USDHC2_DATA4_SELECT_INPUT::DAISY"],[48796,"imxrt_ral::iomuxc::USDHC2_DATA4_SELECT_INPUT::DAISY::RW"],[48798,"imxrt_ral::iomuxc::USDHC2_DATA5_SELECT_INPUT"],[48799,"imxrt_ral::iomuxc::USDHC2_DATA5_SELECT_INPUT::DAISY"],[48804,"imxrt_ral::iomuxc::USDHC2_DATA5_SELECT_INPUT::DAISY::RW"],[48806,"imxrt_ral::iomuxc::USDHC2_DATA6_SELECT_INPUT"],[48807,"imxrt_ral::iomuxc::USDHC2_DATA6_SELECT_INPUT::DAISY"],[48812,"imxrt_ral::iomuxc::USDHC2_DATA6_SELECT_INPUT::DAISY::RW"],[48814,"imxrt_ral::iomuxc::USDHC2_DATA7_SELECT_INPUT"],[48815,"imxrt_ral::iomuxc::USDHC2_DATA7_SELECT_INPUT::DAISY"],[48820,"imxrt_ral::iomuxc::USDHC2_DATA7_SELECT_INPUT::DAISY::RW"],[48822,"imxrt_ral::iomuxc::USDHC2_WP_SELECT_INPUT"],[48823,"imxrt_ral::iomuxc::USDHC2_WP_SELECT_INPUT::DAISY"],[48828,"imxrt_ral::iomuxc::USDHC2_WP_SELECT_INPUT::DAISY::RW"],[48830,"imxrt_ral::iomuxc::XBAR1_IN02_SELECT_INPUT"],[48831,"imxrt_ral::iomuxc::XBAR1_IN02_SELECT_INPUT::DAISY"],[48836,"imxrt_ral::iomuxc::XBAR1_IN02_SELECT_INPUT::DAISY::RW"],[48838,"imxrt_ral::iomuxc::XBAR1_IN03_SELECT_INPUT"],[48839,"imxrt_ral::iomuxc::XBAR1_IN03_SELECT_INPUT::DAISY"],[48844,"imxrt_ral::iomuxc::XBAR1_IN03_SELECT_INPUT::DAISY::RW"],[48846,"imxrt_ral::iomuxc::XBAR1_IN04_SELECT_INPUT"],[48847,"imxrt_ral::iomuxc::XBAR1_IN04_SELECT_INPUT::DAISY"],[48852,"imxrt_ral::iomuxc::XBAR1_IN04_SELECT_INPUT::DAISY::RW"],[48854,"imxrt_ral::iomuxc::XBAR1_IN05_SELECT_INPUT"],[48855,"imxrt_ral::iomuxc::XBAR1_IN05_SELECT_INPUT::DAISY"],[48860,"imxrt_ral::iomuxc::XBAR1_IN05_SELECT_INPUT::DAISY::RW"],[48862,"imxrt_ral::iomuxc::XBAR1_IN06_SELECT_INPUT"],[48863,"imxrt_ral::iomuxc::XBAR1_IN06_SELECT_INPUT::DAISY"],[48868,"imxrt_ral::iomuxc::XBAR1_IN06_SELECT_INPUT::DAISY::RW"],[48870,"imxrt_ral::iomuxc::XBAR1_IN07_SELECT_INPUT"],[48871,"imxrt_ral::iomuxc::XBAR1_IN07_SELECT_INPUT::DAISY"],[48876,"imxrt_ral::iomuxc::XBAR1_IN07_SELECT_INPUT::DAISY::RW"],[48878,"imxrt_ral::iomuxc::XBAR1_IN08_SELECT_INPUT"],[48879,"imxrt_ral::iomuxc::XBAR1_IN08_SELECT_INPUT::DAISY"],[48884,"imxrt_ral::iomuxc::XBAR1_IN08_SELECT_INPUT::DAISY::RW"],[48886,"imxrt_ral::iomuxc::XBAR1_IN09_SELECT_INPUT"],[48887,"imxrt_ral::iomuxc::XBAR1_IN09_SELECT_INPUT::DAISY"],[48892,"imxrt_ral::iomuxc::XBAR1_IN09_SELECT_INPUT::DAISY::RW"],[48894,"imxrt_ral::iomuxc::XBAR1_IN14_SELECT_INPUT"],[48895,"imxrt_ral::iomuxc::XBAR1_IN14_SELECT_INPUT::DAISY"],[48900,"imxrt_ral::iomuxc::XBAR1_IN14_SELECT_INPUT::DAISY::RW"],[48902,"imxrt_ral::iomuxc::XBAR1_IN15_SELECT_INPUT"],[48903,"imxrt_ral::iomuxc::XBAR1_IN15_SELECT_INPUT::DAISY"],[48908,"imxrt_ral::iomuxc::XBAR1_IN15_SELECT_INPUT::DAISY::RW"],[48910,"imxrt_ral::iomuxc::XBAR1_IN16_SELECT_INPUT"],[48911,"imxrt_ral::iomuxc::XBAR1_IN16_SELECT_INPUT::DAISY"],[48916,"imxrt_ral::iomuxc::XBAR1_IN16_SELECT_INPUT::DAISY::RW"],[48918,"imxrt_ral::iomuxc::XBAR1_IN17_SELECT_INPUT"],[48919,"imxrt_ral::iomuxc::XBAR1_IN17_SELECT_INPUT::DAISY"],[48924,"imxrt_ral::iomuxc::XBAR1_IN17_SELECT_INPUT::DAISY::RW"],[48928,"imxrt_ral::iomuxc::XBAR1_IN18_SELECT_INPUT"],[48929,"imxrt_ral::iomuxc::XBAR1_IN18_SELECT_INPUT::DAISY"],[48934,"imxrt_ral::iomuxc::XBAR1_IN18_SELECT_INPUT::DAISY::RW"],[48936,"imxrt_ral::iomuxc::XBAR1_IN19_SELECT_INPUT"],[48937,"imxrt_ral::iomuxc::XBAR1_IN19_SELECT_INPUT::DAISY"],[48942,"imxrt_ral::iomuxc::XBAR1_IN19_SELECT_INPUT::DAISY::RW"],[48944,"imxrt_ral::iomuxc::XBAR1_IN20_SELECT_INPUT"],[48945,"imxrt_ral::iomuxc::XBAR1_IN20_SELECT_INPUT::DAISY"],[48950,"imxrt_ral::iomuxc::XBAR1_IN20_SELECT_INPUT::DAISY::RW"],[48952,"imxrt_ral::iomuxc::XBAR1_IN21_SELECT_INPUT"],[48953,"imxrt_ral::iomuxc::XBAR1_IN21_SELECT_INPUT::DAISY"],[48958,"imxrt_ral::iomuxc::XBAR1_IN21_SELECT_INPUT::DAISY::RW"],[48960,"imxrt_ral::iomuxc::XBAR1_IN22_SELECT_INPUT"],[48961,"imxrt_ral::iomuxc::XBAR1_IN22_SELECT_INPUT::DAISY"],[48966,"imxrt_ral::iomuxc::XBAR1_IN22_SELECT_INPUT::DAISY::RW"],[48968,"imxrt_ral::iomuxc::XBAR1_IN23_SELECT_INPUT"],[48969,"imxrt_ral::iomuxc::XBAR1_IN23_SELECT_INPUT::DAISY"],[48974,"imxrt_ral::iomuxc::XBAR1_IN23_SELECT_INPUT::DAISY::RW"],[48976,"imxrt_ral::iomuxc::XBAR1_IN24_SELECT_INPUT"],[48977,"imxrt_ral::iomuxc::XBAR1_IN24_SELECT_INPUT::DAISY"],[48982,"imxrt_ral::iomuxc::XBAR1_IN24_SELECT_INPUT::DAISY::RW"],[48984,"imxrt_ral::iomuxc::XBAR1_IN25_SELECT_INPUT"],[48985,"imxrt_ral::iomuxc::XBAR1_IN25_SELECT_INPUT::DAISY"],[48990,"imxrt_ral::iomuxc::XBAR1_IN25_SELECT_INPUT::DAISY::RW"],[48992,"imxrt_ral::iomuxc_gpr"],[49072,"imxrt_ral::iomuxc_gpr::GPR1"],[49089,"imxrt_ral::iomuxc_gpr::GPR10"],[49101,"imxrt_ral::iomuxc_gpr::GPR10::DBG_EN"],[49106,"imxrt_ral::iomuxc_gpr::GPR10::DBG_EN::RW"],[49108,"imxrt_ral::iomuxc_gpr::GPR10::DCPKEY_OCOTP_OR_KEYMUX"],[49113,"imxrt_ral::iomuxc_gpr::GPR10::DCPKEY_OCOTP_OR_KEYMUX::RW"],[49115,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_DBG_EN"],[49120,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_DBG_EN::RW"],[49122,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_DCPKEY_OCOTP_OR_KEYMUX"],[49127,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_DCPKEY_OCOTP_OR_KEYMUX::RW"],[49129,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_NIDEN"],[49134,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_NIDEN::RW"],[49136,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_OCRAM_TZ_ADDR"],[49141,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_OCRAM_TZ_ADDR::RW"],[49143,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_OCRAM_TZ_EN"],[49148,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_OCRAM_TZ_EN::RW"],[49150,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_SEC_ERR_RESP"],[49155,"imxrt_ral::iomuxc_gpr::GPR10::LOCK_SEC_ERR_RESP::RW"],[49157,"imxrt_ral::iomuxc_gpr::GPR10::NIDEN"],[49162,"imxrt_ral::iomuxc_gpr::GPR10::NIDEN::RW"],[49164,"imxrt_ral::iomuxc_gpr::GPR10::OCRAM_TZ_ADDR"],[49169,"imxrt_ral::iomuxc_gpr::GPR10::OCRAM_TZ_EN"],[49174,"imxrt_ral::iomuxc_gpr::GPR10::OCRAM_TZ_EN::RW"],[49176,"imxrt_ral::iomuxc_gpr::GPR10::SEC_ERR_RESP"],[49181,"imxrt_ral::iomuxc_gpr::GPR10::SEC_ERR_RESP::RW"],[49183,"imxrt_ral::iomuxc_gpr::GPR11"],[49188,"imxrt_ral::iomuxc_gpr::GPR11::BEE_DE_RX_EN"],[49193,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R0_CTRL"],[49198,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R0_CTRL::RW"],[49202,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R1_CTRL"],[49207,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R1_CTRL::RW"],[49211,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R2_CTRL"],[49216,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R2_CTRL::RW"],[49220,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R3_CTRL"],[49225,"imxrt_ral::iomuxc_gpr::GPR11::M7_APC_AC_R3_CTRL::RW"],[49229,"imxrt_ral::iomuxc_gpr::GPR12"],[49236,"imxrt_ral::iomuxc_gpr::GPR12::ACMP_IPG_STOP_MODE"],[49241,"imxrt_ral::iomuxc_gpr::GPR12::ACMP_IPG_STOP_MODE::RW"],[49243,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO1_IPG_DOZE"],[49248,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO1_IPG_DOZE::RW"],[49250,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO1_IPG_STOP_MODE"],[49255,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO1_IPG_STOP_MODE::RW"],[49257,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO2_IPG_DOZE"],[49262,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO2_IPG_DOZE::RW"],[49264,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO2_IPG_STOP_MODE"],[49269,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO2_IPG_STOP_MODE::RW"],[49271,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO3_IPG_DOZE"],[49276,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO3_IPG_DOZE::RW"],[49278,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO3_IPG_STOP_MODE"],[49283,"imxrt_ral::iomuxc_gpr::GPR12::FLEXIO3_IPG_STOP_MODE::RW"],[49285,"imxrt_ral::iomuxc_gpr::GPR13"],[49291,"imxrt_ral::iomuxc_gpr::GPR13::ARCACHE_USDHC"],[49296,"imxrt_ral::iomuxc_gpr::GPR13::ARCACHE_USDHC::RW"],[49298,"imxrt_ral::iomuxc_gpr::GPR13::AWCACHE_USDHC"],[49303,"imxrt_ral::iomuxc_gpr::GPR13::AWCACHE_USDHC::RW"],[49305,"imxrt_ral::iomuxc_gpr::GPR13::CACHE_ENET"],[49310,"imxrt_ral::iomuxc_gpr::GPR13::CACHE_ENET::RW"],[49312,"imxrt_ral::iomuxc_gpr::GPR13::CACHE_USB"],[49317,"imxrt_ral::iomuxc_gpr::GPR13::CACHE_USB::RW"],[49319,"imxrt_ral::iomuxc_gpr::GPR13::CANFD_STOP_ACK"],[49324,"imxrt_ral::iomuxc_gpr::GPR13::CANFD_STOP_ACK::RW"],[49326,"imxrt_ral::iomuxc_gpr::GPR13::CANFD_STOP_REQ"],[49331,"imxrt_ral::iomuxc_gpr::GPR13::CANFD_STOP_REQ::RW"],[49333,"imxrt_ral::iomuxc_gpr::GPR14"],[49347,"imxrt_ral::iomuxc_gpr::GPR14::ACMP1_CMP_IGEN_TRIM_DN"],[49352,"imxrt_ral::iomuxc_gpr::GPR14::ACMP1_CMP_IGEN_TRIM_DN::RW"],[49354,"imxrt_ral::iomuxc_gpr::GPR14::ACMP1_CMP_IGEN_TRIM_UP"],[49359,"imxrt_ral::iomuxc_gpr::GPR14::ACMP1_CMP_IGEN_TRIM_UP::RW"],[49361,"imxrt_ral::iomuxc_gpr::GPR14::ACMP1_SAMPLE_SYNC_EN"],[49366,"imxrt_ral::iomuxc_gpr::GPR14::ACMP1_SAMPLE_SYNC_EN::RW"],[49368,"imxrt_ral::iomuxc_gpr::GPR14::ACMP2_CMP_IGEN_TRIM_DN"],[49373,"imxrt_ral::iomuxc_gpr::GPR14::ACMP2_CMP_IGEN_TRIM_DN::RW"],[49375,"imxrt_ral::iomuxc_gpr::GPR14::ACMP2_CMP_IGEN_TRIM_UP"],[49380,"imxrt_ral::iomuxc_gpr::GPR14::ACMP2_CMP_IGEN_TRIM_UP::RW"],[49382,"imxrt_ral::iomuxc_gpr::GPR14::ACMP2_SAMPLE_SYNC_EN"],[49387,"imxrt_ral::iomuxc_gpr::GPR14::ACMP2_SAMPLE_SYNC_EN::RW"],[49389,"imxrt_ral::iomuxc_gpr::GPR14::ACMP3_CMP_IGEN_TRIM_DN"],[49394,"imxrt_ral::iomuxc_gpr::GPR14::ACMP3_CMP_IGEN_TRIM_DN::RW"],[49396,"imxrt_ral::iomuxc_gpr::GPR14::ACMP3_CMP_IGEN_TRIM_UP"],[49401,"imxrt_ral::iomuxc_gpr::GPR14::ACMP3_CMP_IGEN_TRIM_UP::RW"],[49403,"imxrt_ral::iomuxc_gpr::GPR14::ACMP3_SAMPLE_SYNC_EN"],[49408,"imxrt_ral::iomuxc_gpr::GPR14::ACMP3_SAMPLE_SYNC_EN::RW"],[49410,"imxrt_ral::iomuxc_gpr::GPR14::ACMP4_CMP_IGEN_TRIM_DN"],[49415,"imxrt_ral::iomuxc_gpr::GPR14::ACMP4_CMP_IGEN_TRIM_DN::RW"],[49417,"imxrt_ral::iomuxc_gpr::GPR14::ACMP4_CMP_IGEN_TRIM_UP"],[49422,"imxrt_ral::iomuxc_gpr::GPR14::ACMP4_CMP_IGEN_TRIM_UP::RW"],[49424,"imxrt_ral::iomuxc_gpr::GPR14::ACMP4_SAMPLE_SYNC_EN"],[49429,"imxrt_ral::iomuxc_gpr::GPR14::ACMP4_SAMPLE_SYNC_EN::RW"],[49431,"imxrt_ral::iomuxc_gpr::GPR14::CM7_CFGDTCMSZ"],[49436,"imxrt_ral::iomuxc_gpr::GPR14::CM7_CFGDTCMSZ::RW"],[49445,"imxrt_ral::iomuxc_gpr::GPR14::CM7_CFGITCMSZ"],[49450,"imxrt_ral::iomuxc_gpr::GPR14::CM7_CFGITCMSZ::RW"],[49459,"imxrt_ral::iomuxc_gpr::GPR16"],[49462,"imxrt_ral::iomuxc_gpr::GPR16::FLEXRAM_BANK_CFG_SEL"],[49467,"imxrt_ral::iomuxc_gpr::GPR16::FLEXRAM_BANK_CFG_SEL::RW"],[49469,"imxrt_ral::iomuxc_gpr::GPR16::INIT_DTCM_EN"],[49474,"imxrt_ral::iomuxc_gpr::GPR16::INIT_DTCM_EN::RW"],[49476,"imxrt_ral::iomuxc_gpr::GPR16::INIT_ITCM_EN"],[49481,"imxrt_ral::iomuxc_gpr::GPR16::INIT_ITCM_EN::RW"],[49483,"imxrt_ral::iomuxc_gpr::GPR17"],[49484,"imxrt_ral::iomuxc_gpr::GPR17::FLEXRAM_BANK_CFG"],[49489,"imxrt_ral::iomuxc_gpr::GPR18"],[49491,"imxrt_ral::iomuxc_gpr::GPR18::LOCK_M7_APC_AC_R0_BOT"],[49496,"imxrt_ral::iomuxc_gpr::GPR18::LOCK_M7_APC_AC_R0_BOT::RW"],[49498,"imxrt_ral::iomuxc_gpr::GPR18::M7_APC_AC_R0_BOT"],[49503,"imxrt_ral::iomuxc_gpr::GPR19"],[49505,"imxrt_ral::iomuxc_gpr::GPR19::LOCK_M7_APC_AC_R0_TOP"],[49510,"imxrt_ral::iomuxc_gpr::GPR19::LOCK_M7_APC_AC_R0_TOP::RW"],[49512,"imxrt_ral::iomuxc_gpr::GPR19::M7_APC_AC_R0_TOP"],[49517,"imxrt_ral::iomuxc_gpr::GPR1::CM7_FORCE_HCLK_EN"],[49522,"imxrt_ral::iomuxc_gpr::GPR1::CM7_FORCE_HCLK_EN::RW"],[49524,"imxrt_ral::iomuxc_gpr::GPR1::ENET1_CLK_SEL"],[49529,"imxrt_ral::iomuxc_gpr::GPR1::ENET1_CLK_SEL::RW"],[49531,"imxrt_ral::iomuxc_gpr::GPR1::ENET1_TX_CLK_DIR"],[49536,"imxrt_ral::iomuxc_gpr::GPR1::ENET1_TX_CLK_DIR::RW"],[49538,"imxrt_ral::iomuxc_gpr::GPR1::ENET2_CLK_SEL"],[49543,"imxrt_ral::iomuxc_gpr::GPR1::ENET2_CLK_SEL::RW"],[49545,"imxrt_ral::iomuxc_gpr::GPR1::ENET2_TX_CLK_DIR"],[49550,"imxrt_ral::iomuxc_gpr::GPR1::ENET2_TX_CLK_DIR::RW"],[49552,"imxrt_ral::iomuxc_gpr::GPR1::ENET_IPG_CLK_S_EN"],[49557,"imxrt_ral::iomuxc_gpr::GPR1::ENET_IPG_CLK_S_EN::RW"],[49559,"imxrt_ral::iomuxc_gpr::GPR1::EXC_MON"],[49564,"imxrt_ral::iomuxc_gpr::GPR1::EXC_MON::RW"],[49566,"imxrt_ral::iomuxc_gpr::GPR1::GINT"],[49571,"imxrt_ral::iomuxc_gpr::GPR1::GINT::RW"],[49573,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK1_SEL"],[49578,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK1_SEL::RW"],[49584,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK2_SEL"],[49589,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK2_SEL::RW"],[49595,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK3_SEL"],[49600,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK3_SEL::RW"],[49604,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK_DIR"],[49609,"imxrt_ral::iomuxc_gpr::GPR1::SAI1_MCLK_DIR::RW"],[49611,"imxrt_ral::iomuxc_gpr::GPR1::SAI2_MCLK3_SEL"],[49616,"imxrt_ral::iomuxc_gpr::GPR1::SAI2_MCLK3_SEL::RW"],[49620,"imxrt_ral::iomuxc_gpr::GPR1::SAI2_MCLK_DIR"],[49625,"imxrt_ral::iomuxc_gpr::GPR1::SAI2_MCLK_DIR::RW"],[49627,"imxrt_ral::iomuxc_gpr::GPR1::SAI3_MCLK3_SEL"],[49632,"imxrt_ral::iomuxc_gpr::GPR1::SAI3_MCLK3_SEL::RW"],[49636,"imxrt_ral::iomuxc_gpr::GPR1::SAI3_MCLK_DIR"],[49641,"imxrt_ral::iomuxc_gpr::GPR1::SAI3_MCLK_DIR::RW"],[49643,"imxrt_ral::iomuxc_gpr::GPR1::USB_EXP_MODE"],[49648,"imxrt_ral::iomuxc_gpr::GPR1::USB_EXP_MODE::RW"],[49650,"imxrt_ral::iomuxc_gpr::GPR2"],[49668,"imxrt_ral::iomuxc_gpr::GPR20"],[49670,"imxrt_ral::iomuxc_gpr::GPR20::LOCK_M7_APC_AC_R1_BOT"],[49675,"imxrt_ral::iomuxc_gpr::GPR20::LOCK_M7_APC_AC_R1_BOT::RW"],[49677,"imxrt_ral::iomuxc_gpr::GPR20::M7_APC_AC_R1_BOT"],[49682,"imxrt_ral::iomuxc_gpr::GPR21"],[49684,"imxrt_ral::iomuxc_gpr::GPR21::LOCK_M7_APC_AC_R1_TOP"],[49689,"imxrt_ral::iomuxc_gpr::GPR21::LOCK_M7_APC_AC_R1_TOP::RW"],[49691,"imxrt_ral::iomuxc_gpr::GPR21::M7_APC_AC_R1_TOP"],[49696,"imxrt_ral::iomuxc_gpr::GPR22"],[49698,"imxrt_ral::iomuxc_gpr::GPR22::LOCK_M7_APC_AC_R2_BOT"],[49703,"imxrt_ral::iomuxc_gpr::GPR22::LOCK_M7_APC_AC_R2_BOT::RW"],[49705,"imxrt_ral::iomuxc_gpr::GPR22::M7_APC_AC_R2_BOT"],[49710,"imxrt_ral::iomuxc_gpr::GPR23"],[49712,"imxrt_ral::iomuxc_gpr::GPR23::LOCK_M7_APC_AC_R2_TOP"],[49717,"imxrt_ral::iomuxc_gpr::GPR23::LOCK_M7_APC_AC_R2_TOP::RW"],[49719,"imxrt_ral::iomuxc_gpr::GPR23::M7_APC_AC_R2_TOP"],[49724,"imxrt_ral::iomuxc_gpr::GPR24"],[49726,"imxrt_ral::iomuxc_gpr::GPR24::LOCK_M7_APC_AC_R3_BOT"],[49731,"imxrt_ral::iomuxc_gpr::GPR24::LOCK_M7_APC_AC_R3_BOT::RW"],[49733,"imxrt_ral::iomuxc_gpr::GPR24::M7_APC_AC_R3_BOT"],[49738,"imxrt_ral::iomuxc_gpr::GPR25"],[49740,"imxrt_ral::iomuxc_gpr::GPR25::LOCK_M7_APC_AC_R3_TOP"],[49745,"imxrt_ral::iomuxc_gpr::GPR25::LOCK_M7_APC_AC_R3_TOP::RW"],[49747,"imxrt_ral::iomuxc_gpr::GPR25::M7_APC_AC_R3_TOP"],[49752,"imxrt_ral::iomuxc_gpr::GPR26"],[49753,"imxrt_ral::iomuxc_gpr::GPR26::GPIO_MUX1_GPIO_SEL"],[49758,"imxrt_ral::iomuxc_gpr::GPR27"],[49759,"imxrt_ral::iomuxc_gpr::GPR27::GPIO_MUX2_GPIO_SEL"],[49764,"imxrt_ral::iomuxc_gpr::GPR28"],[49765,"imxrt_ral::iomuxc_gpr::GPR28::GPIO_MUX3_GPIO_SEL"],[49770,"imxrt_ral::iomuxc_gpr::GPR29"],[49771,"imxrt_ral::iomuxc_gpr::GPR29::GPIO_MUX4_GPIO_SEL"],[49776,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_L_AHBXL_HIGH_PRIORITY"],[49781,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_L_AHBXL_HIGH_PRIORITY::RW"],[49783,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_L_DMA_HIGH_PRIORITY"],[49788,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_L_DMA_HIGH_PRIORITY::RW"],[49790,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_L_FORCE_ROUND_ROBIN"],[49795,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_L_FORCE_ROUND_ROBIN::RW"],[49797,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_P_FORCE_ROUND_ROBIN"],[49802,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_P_FORCE_ROUND_ROBIN::RW"],[49804,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_P_M0_HIGH_PRIORITY"],[49809,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_P_M0_HIGH_PRIORITY::RW"],[49811,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_P_M1_HIGH_PRIORITY"],[49816,"imxrt_ral::iomuxc_gpr::GPR2::AXBS_P_M1_HIGH_PRIORITY::RW"],[49818,"imxrt_ral::iomuxc_gpr::GPR2::CANFD_FILTER_BYPASS"],[49823,"imxrt_ral::iomuxc_gpr::GPR2::CANFD_FILTER_BYPASS::RW"],[49825,"imxrt_ral::iomuxc_gpr::GPR2::L2_MEM_DEEPSLEEP"],[49830,"imxrt_ral::iomuxc_gpr::GPR2::L2_MEM_DEEPSLEEP::RW"],[49832,"imxrt_ral::iomuxc_gpr::GPR2::L2_MEM_EN_POWERSAVING"],[49837,"imxrt_ral::iomuxc_gpr::GPR2::L2_MEM_EN_POWERSAVING::RW"],[49839,"imxrt_ral::iomuxc_gpr::GPR2::MQS_CLK_DIV"],[49844,"imxrt_ral::iomuxc_gpr::GPR2::MQS_CLK_DIV::RW"],[50100,"imxrt_ral::iomuxc_gpr::GPR2::MQS_EN"],[50105,"imxrt_ral::iomuxc_gpr::GPR2::MQS_EN::RW"],[50107,"imxrt_ral::iomuxc_gpr::GPR2::MQS_OVERSAMPLE"],[50112,"imxrt_ral::iomuxc_gpr::GPR2::MQS_OVERSAMPLE::RW"],[50114,"imxrt_ral::iomuxc_gpr::GPR2::MQS_SW_RST"],[50119,"imxrt_ral::iomuxc_gpr::GPR2::MQS_SW_RST::RW"],[50121,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER1_TMR_CNTS_FREEZE"],[50126,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER1_TMR_CNTS_FREEZE::RW"],[50128,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER2_TMR_CNTS_FREEZE"],[50133,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER2_TMR_CNTS_FREEZE::RW"],[50135,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER3_TMR_CNTS_FREEZE"],[50140,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER3_TMR_CNTS_FREEZE::RW"],[50142,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER4_TMR_CNTS_FREEZE"],[50147,"imxrt_ral::iomuxc_gpr::GPR2::QTIMER4_TMR_CNTS_FREEZE::RW"],[50149,"imxrt_ral::iomuxc_gpr::GPR2::RAM_AUTO_CLK_GATING_EN"],[50154,"imxrt_ral::iomuxc_gpr::GPR2::RAM_AUTO_CLK_GATING_EN::RW"],[50156,"imxrt_ral::iomuxc_gpr::GPR3"],[50163,"imxrt_ral::iomuxc_gpr::GPR30"],[50164,"imxrt_ral::iomuxc_gpr::GPR30::FLEXSPI_REMAP_ADDR_START"],[50169,"imxrt_ral::iomuxc_gpr::GPR31"],[50170,"imxrt_ral::iomuxc_gpr::GPR31::FLEXSPI_REMAP_ADDR_END"],[50175,"imxrt_ral::iomuxc_gpr::GPR32"],[50176,"imxrt_ral::iomuxc_gpr::GPR32::FLEXSPI_REMAP_ADDR_OFFSET"],[50181,"imxrt_ral::iomuxc_gpr::GPR33"],[50185,"imxrt_ral::iomuxc_gpr::GPR33::LOCK_OCRAM2_TZ_ADDR"],[50190,"imxrt_ral::iomuxc_gpr::GPR33::LOCK_OCRAM2_TZ_ADDR::RW"],[50192,"imxrt_ral::iomuxc_gpr::GPR33::LOCK_OCRAM2_TZ_EN"],[50197,"imxrt_ral::iomuxc_gpr::GPR33::LOCK_OCRAM2_TZ_EN::RW"],[50199,"imxrt_ral::iomuxc_gpr::GPR33::OCRAM2_TZ_ADDR"],[50204,"imxrt_ral::iomuxc_gpr::GPR33::OCRAM2_TZ_EN"],[50209,"imxrt_ral::iomuxc_gpr::GPR33::OCRAM2_TZ_EN::RW"],[50211,"imxrt_ral::iomuxc_gpr::GPR34"],[50213,"imxrt_ral::iomuxc_gpr::GPR34::SIP_TEST_MUX_BOOT_PIN_SEL"],[50218,"imxrt_ral::iomuxc_gpr::GPR34::SIP_TEST_MUX_QSPI_SIP_EN"],[50223,"imxrt_ral::iomuxc_gpr::GPR34::SIP_TEST_MUX_QSPI_SIP_EN::RW"],[50225,"imxrt_ral::iomuxc_gpr::GPR3::AXBS_L_HALTED"],[50230,"imxrt_ral::iomuxc_gpr::GPR3::AXBS_L_HALTED::RW"],[50232,"imxrt_ral::iomuxc_gpr::GPR3::AXBS_L_HALT_REQ"],[50237,"imxrt_ral::iomuxc_gpr::GPR3::AXBS_L_HALT_REQ::RW"],[50239,"imxrt_ral::iomuxc_gpr::GPR3::DCP_KEY_SEL"],[50244,"imxrt_ral::iomuxc_gpr::GPR3::DCP_KEY_SEL::RW"],[50246,"imxrt_ral::iomuxc_gpr::GPR3::OCRAM2_CTL"],[50251,"imxrt_ral::iomuxc_gpr::GPR3::OCRAM2_STATUS"],[50256,"imxrt_ral::iomuxc_gpr::GPR3::OCRAM_CTL"],[50261,"imxrt_ral::iomuxc_gpr::GPR3::OCRAM_STATUS"],[50266,"imxrt_ral::iomuxc_gpr::GPR4"],[50298,"imxrt_ral::iomuxc_gpr::GPR4::CAN1_STOP_ACK"],[50303,"imxrt_ral::iomuxc_gpr::GPR4::CAN1_STOP_ACK::RW"],[50305,"imxrt_ral::iomuxc_gpr::GPR4::CAN1_STOP_REQ"],[50310,"imxrt_ral::iomuxc_gpr::GPR4::CAN1_STOP_REQ::RW"],[50312,"imxrt_ral::iomuxc_gpr::GPR4::CAN2_STOP_ACK"],[50317,"imxrt_ral::iomuxc_gpr::GPR4::CAN2_STOP_ACK::RW"],[50319,"imxrt_ral::iomuxc_gpr::GPR4::CAN2_STOP_REQ"],[50324,"imxrt_ral::iomuxc_gpr::GPR4::CAN2_STOP_REQ::RW"],[50326,"imxrt_ral::iomuxc_gpr::GPR4::EDMA_STOP_ACK"],[50331,"imxrt_ral::iomuxc_gpr::GPR4::EDMA_STOP_ACK::RW"],[50333,"imxrt_ral::iomuxc_gpr::GPR4::EDMA_STOP_REQ"],[50338,"imxrt_ral::iomuxc_gpr::GPR4::EDMA_STOP_REQ::RW"],[50340,"imxrt_ral::iomuxc_gpr::GPR4::ENET2_STOP_ACK"],[50345,"imxrt_ral::iomuxc_gpr::GPR4::ENET2_STOP_ACK::RW"],[50347,"imxrt_ral::iomuxc_gpr::GPR4::ENET2_STOP_REQ"],[50352,"imxrt_ral::iomuxc_gpr::GPR4::ENET2_STOP_REQ::RW"],[50354,"imxrt_ral::iomuxc_gpr::GPR4::ENET_STOP_ACK"],[50359,"imxrt_ral::iomuxc_gpr::GPR4::ENET_STOP_ACK::RW"],[50361,"imxrt_ral::iomuxc_gpr::GPR4::ENET_STOP_REQ"],[50366,"imxrt_ral::iomuxc_gpr::GPR4::ENET_STOP_REQ::RW"],[50368,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO1_STOP_ACK"],[50373,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO1_STOP_ACK::RW"],[50375,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO1_STOP_REQ"],[50380,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO1_STOP_REQ::RW"],[50382,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO2_STOP_ACK"],[50387,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO2_STOP_ACK::RW"],[50389,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO2_STOP_REQ"],[50394,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO2_STOP_REQ::RW"],[50396,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO3_STOP_ACK"],[50401,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO3_STOP_ACK::RW"],[50403,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO3_STOP_REQ"],[50408,"imxrt_ral::iomuxc_gpr::GPR4::FLEXIO3_STOP_REQ::RW"],[50410,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI2_STOP_ACK"],[50415,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI2_STOP_ACK::RW"],[50417,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI2_STOP_REQ"],[50422,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI2_STOP_REQ::RW"],[50424,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI_STOP_ACK"],[50429,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI_STOP_ACK::RW"],[50431,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI_STOP_REQ"],[50436,"imxrt_ral::iomuxc_gpr::GPR4::FLEXSPI_STOP_REQ::RW"],[50438,"imxrt_ral::iomuxc_gpr::GPR4::PIT_STOP_ACK"],[50443,"imxrt_ral::iomuxc_gpr::GPR4::PIT_STOP_ACK::RW"],[50445,"imxrt_ral::iomuxc_gpr::GPR4::PIT_STOP_REQ"],[50450,"imxrt_ral::iomuxc_gpr::GPR4::PIT_STOP_REQ::RW"],[50452,"imxrt_ral::iomuxc_gpr::GPR4::SAI1_STOP_ACK"],[50457,"imxrt_ral::iomuxc_gpr::GPR4::SAI1_STOP_ACK::RW"],[50459,"imxrt_ral::iomuxc_gpr::GPR4::SAI1_STOP_REQ"],[50464,"imxrt_ral::iomuxc_gpr::GPR4::SAI1_STOP_REQ::RW"],[50466,"imxrt_ral::iomuxc_gpr::GPR4::SAI2_STOP_ACK"],[50471,"imxrt_ral::iomuxc_gpr::GPR4::SAI2_STOP_ACK::RW"],[50473,"imxrt_ral::iomuxc_gpr::GPR4::SAI2_STOP_REQ"],[50478,"imxrt_ral::iomuxc_gpr::GPR4::SAI2_STOP_REQ::RW"],[50480,"imxrt_ral::iomuxc_gpr::GPR4::SAI3_STOP_ACK"],[50485,"imxrt_ral::iomuxc_gpr::GPR4::SAI3_STOP_ACK::RW"],[50487,"imxrt_ral::iomuxc_gpr::GPR4::SAI3_STOP_REQ"],[50492,"imxrt_ral::iomuxc_gpr::GPR4::SAI3_STOP_REQ::RW"],[50494,"imxrt_ral::iomuxc_gpr::GPR4::SEMC_STOP_ACK"],[50499,"imxrt_ral::iomuxc_gpr::GPR4::SEMC_STOP_ACK::RW"],[50501,"imxrt_ral::iomuxc_gpr::GPR4::SEMC_STOP_REQ"],[50506,"imxrt_ral::iomuxc_gpr::GPR4::SEMC_STOP_REQ::RW"],[50508,"imxrt_ral::iomuxc_gpr::GPR4::TRNG_STOP_ACK"],[50513,"imxrt_ral::iomuxc_gpr::GPR4::TRNG_STOP_ACK::RW"],[50515,"imxrt_ral::iomuxc_gpr::GPR4::TRNG_STOP_REQ"],[50520,"imxrt_ral::iomuxc_gpr::GPR4::TRNG_STOP_REQ::RW"],[50522,"imxrt_ral::iomuxc_gpr::GPR5"],[50530,"imxrt_ral::iomuxc_gpr::GPR5::ENET2_EVENT3IN_SEL"],[50535,"imxrt_ral::iomuxc_gpr::GPR5::ENET2_EVENT3IN_SEL::RW"],[50537,"imxrt_ral::iomuxc_gpr::GPR5::ENET_EVENT3IN_SEL"],[50542,"imxrt_ral::iomuxc_gpr::GPR5::ENET_EVENT3IN_SEL::RW"],[50544,"imxrt_ral::iomuxc_gpr::GPR5::GPT2_CAPIN1_SEL"],[50549,"imxrt_ral::iomuxc_gpr::GPR5::GPT2_CAPIN1_SEL::RW"],[50551,"imxrt_ral::iomuxc_gpr::GPR5::GPT2_CAPIN2_SEL"],[50556,"imxrt_ral::iomuxc_gpr::GPR5::GPT2_CAPIN2_SEL::RW"],[50558,"imxrt_ral::iomuxc_gpr::GPR5::VREF_1M_CLK_GPT1"],[50563,"imxrt_ral::iomuxc_gpr::GPR5::VREF_1M_CLK_GPT1::RW"],[50565,"imxrt_ral::iomuxc_gpr::GPR5::VREF_1M_CLK_GPT2"],[50570,"imxrt_ral::iomuxc_gpr::GPR5::VREF_1M_CLK_GPT2::RW"],[50572,"imxrt_ral::iomuxc_gpr::GPR5::WDOG1_MASK"],[50577,"imxrt_ral::iomuxc_gpr::GPR5::WDOG1_MASK::RW"],[50579,"imxrt_ral::iomuxc_gpr::GPR5::WDOG2_MASK"],[50584,"imxrt_ral::iomuxc_gpr::GPR5::WDOG2_MASK::RW"],[50586,"imxrt_ral::iomuxc_gpr::GPR6"],[50618,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_10"],[50623,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_10::RW"],[50625,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_11"],[50630,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_11::RW"],[50632,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_12"],[50637,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_12::RW"],[50639,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_13"],[50644,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_13::RW"],[50646,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_14"],[50651,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_14::RW"],[50653,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_15"],[50658,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_15::RW"],[50660,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_16"],[50665,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_16::RW"],[50667,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_17"],[50672,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_17::RW"],[50674,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_18"],[50679,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_18::RW"],[50681,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_19"],[50686,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_19::RW"],[50688,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_4"],[50693,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_4::RW"],[50695,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_5"],[50700,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_5::RW"],[50702,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_6"],[50707,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_6::RW"],[50709,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_7"],[50714,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_7::RW"],[50716,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_8"],[50721,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_8::RW"],[50723,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_9"],[50728,"imxrt_ral::iomuxc_gpr::GPR6::IOMUXC_XBAR_DIR_SEL_9::RW"],[50730,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM0_INPUT_SEL"],[50735,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM0_INPUT_SEL::RW"],[50737,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM1_INPUT_SEL"],[50742,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM1_INPUT_SEL::RW"],[50744,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM2_INPUT_SEL"],[50749,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM2_INPUT_SEL::RW"],[50751,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM3_INPUT_SEL"],[50756,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER1_TRM3_INPUT_SEL::RW"],[50758,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM0_INPUT_SEL"],[50763,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM0_INPUT_SEL::RW"],[50765,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM1_INPUT_SEL"],[50770,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM1_INPUT_SEL::RW"],[50772,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM2_INPUT_SEL"],[50777,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM2_INPUT_SEL::RW"],[50779,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM3_INPUT_SEL"],[50784,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER2_TRM3_INPUT_SEL::RW"],[50786,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM0_INPUT_SEL"],[50791,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM0_INPUT_SEL::RW"],[50793,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM1_INPUT_SEL"],[50798,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM1_INPUT_SEL::RW"],[50800,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM2_INPUT_SEL"],[50805,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM2_INPUT_SEL::RW"],[50807,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM3_INPUT_SEL"],[50812,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER3_TRM3_INPUT_SEL::RW"],[50814,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM0_INPUT_SEL"],[50819,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM0_INPUT_SEL::RW"],[50821,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM1_INPUT_SEL"],[50826,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM1_INPUT_SEL::RW"],[50828,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM2_INPUT_SEL"],[50833,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM2_INPUT_SEL::RW"],[50835,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM3_INPUT_SEL"],[50840,"imxrt_ral::iomuxc_gpr::GPR6::QTIMER4_TRM3_INPUT_SEL::RW"],[50842,"imxrt_ral::iomuxc_gpr::GPR7"],[50874,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C1_STOP_ACK"],[50879,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C1_STOP_ACK::RW"],[50881,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C1_STOP_REQ"],[50886,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C1_STOP_REQ::RW"],[50888,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C2_STOP_ACK"],[50893,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C2_STOP_ACK::RW"],[50895,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C2_STOP_REQ"],[50900,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C2_STOP_REQ::RW"],[50902,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C3_STOP_ACK"],[50907,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C3_STOP_ACK::RW"],[50909,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C3_STOP_REQ"],[50914,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C3_STOP_REQ::RW"],[50916,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C4_STOP_ACK"],[50921,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C4_STOP_ACK::RW"],[50923,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C4_STOP_REQ"],[50928,"imxrt_ral::iomuxc_gpr::GPR7::LPI2C4_STOP_REQ::RW"],[50930,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI1_STOP_ACK"],[50935,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI1_STOP_ACK::RW"],[50937,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI1_STOP_REQ"],[50942,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI1_STOP_REQ::RW"],[50944,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI2_STOP_ACK"],[50949,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI2_STOP_ACK::RW"],[50951,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI2_STOP_REQ"],[50956,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI2_STOP_REQ::RW"],[50958,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI3_STOP_ACK"],[50963,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI3_STOP_ACK::RW"],[50965,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI3_STOP_REQ"],[50970,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI3_STOP_REQ::RW"],[50972,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI4_STOP_ACK"],[50977,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI4_STOP_ACK::RW"],[50979,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI4_STOP_REQ"],[50984,"imxrt_ral::iomuxc_gpr::GPR7::LPSPI4_STOP_REQ::RW"],[50986,"imxrt_ral::iomuxc_gpr::GPR7::LPUART1_STOP_ACK"],[50991,"imxrt_ral::iomuxc_gpr::GPR7::LPUART1_STOP_ACK::RW"],[50993,"imxrt_ral::iomuxc_gpr::GPR7::LPUART1_STOP_REQ"],[50998,"imxrt_ral::iomuxc_gpr::GPR7::LPUART1_STOP_REQ::RW"],[51000,"imxrt_ral::iomuxc_gpr::GPR7::LPUART2_STOP_ACK"],[51005,"imxrt_ral::iomuxc_gpr::GPR7::LPUART2_STOP_ACK::RW"],[51007,"imxrt_ral::iomuxc_gpr::GPR7::LPUART2_STOP_REQ"],[51012,"imxrt_ral::iomuxc_gpr::GPR7::LPUART2_STOP_REQ::RW"],[51014,"imxrt_ral::iomuxc_gpr::GPR7::LPUART3_STOP_ACK"],[51019,"imxrt_ral::iomuxc_gpr::GPR7::LPUART3_STOP_ACK::RW"],[51021,"imxrt_ral::iomuxc_gpr::GPR7::LPUART3_STOP_REQ"],[51026,"imxrt_ral::iomuxc_gpr::GPR7::LPUART3_STOP_REQ::RW"],[51028,"imxrt_ral::iomuxc_gpr::GPR7::LPUART4_STOP_ACK"],[51033,"imxrt_ral::iomuxc_gpr::GPR7::LPUART4_STOP_ACK::RW"],[51035,"imxrt_ral::iomuxc_gpr::GPR7::LPUART4_STOP_REQ"],[51040,"imxrt_ral::iomuxc_gpr::GPR7::LPUART4_STOP_REQ::RW"],[51042,"imxrt_ral::iomuxc_gpr::GPR7::LPUART5_STOP_ACK"],[51047,"imxrt_ral::iomuxc_gpr::GPR7::LPUART5_STOP_ACK::RW"],[51049,"imxrt_ral::iomuxc_gpr::GPR7::LPUART5_STOP_REQ"],[51054,"imxrt_ral::iomuxc_gpr::GPR7::LPUART5_STOP_REQ::RW"],[51056,"imxrt_ral::iomuxc_gpr::GPR7::LPUART6_STOP_ACK"],[51061,"imxrt_ral::iomuxc_gpr::GPR7::LPUART6_STOP_ACK::RW"],[51063,"imxrt_ral::iomuxc_gpr::GPR7::LPUART6_STOP_REQ"],[51068,"imxrt_ral::iomuxc_gpr::GPR7::LPUART6_STOP_REQ::RW"],[51070,"imxrt_ral::iomuxc_gpr::GPR7::LPUART7_STOP_ACK"],[51075,"imxrt_ral::iomuxc_gpr::GPR7::LPUART7_STOP_ACK::RW"],[51077,"imxrt_ral::iomuxc_gpr::GPR7::LPUART7_STOP_REQ"],[51082,"imxrt_ral::iomuxc_gpr::GPR7::LPUART7_STOP_REQ::RW"],[51084,"imxrt_ral::iomuxc_gpr::GPR7::LPUART8_STOP_ACK"],[51089,"imxrt_ral::iomuxc_gpr::GPR7::LPUART8_STOP_ACK::RW"],[51091,"imxrt_ral::iomuxc_gpr::GPR7::LPUART8_STOP_REQ"],[51096,"imxrt_ral::iomuxc_gpr::GPR7::LPUART8_STOP_REQ::RW"],[51098,"imxrt_ral::iomuxc_gpr::GPR8"],[51130,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C1_IPG_DOZE"],[51135,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C1_IPG_DOZE::RW"],[51137,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C1_IPG_STOP_MODE"],[51142,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C1_IPG_STOP_MODE::RW"],[51144,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C2_IPG_DOZE"],[51149,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C2_IPG_DOZE::RW"],[51151,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C2_IPG_STOP_MODE"],[51156,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C2_IPG_STOP_MODE::RW"],[51158,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C3_IPG_DOZE"],[51163,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C3_IPG_DOZE::RW"],[51165,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C3_IPG_STOP_MODE"],[51170,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C3_IPG_STOP_MODE::RW"],[51172,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C4_IPG_DOZE"],[51177,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C4_IPG_DOZE::RW"],[51179,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C4_IPG_STOP_MODE"],[51184,"imxrt_ral::iomuxc_gpr::GPR8::LPI2C4_IPG_STOP_MODE::RW"],[51186,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI1_IPG_DOZE"],[51191,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI1_IPG_DOZE::RW"],[51193,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI1_IPG_STOP_MODE"],[51198,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI1_IPG_STOP_MODE::RW"],[51200,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI2_IPG_DOZE"],[51205,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI2_IPG_DOZE::RW"],[51207,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI2_IPG_STOP_MODE"],[51212,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI2_IPG_STOP_MODE::RW"],[51214,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI3_IPG_DOZE"],[51219,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI3_IPG_DOZE::RW"],[51221,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI3_IPG_STOP_MODE"],[51226,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI3_IPG_STOP_MODE::RW"],[51228,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI4_IPG_DOZE"],[51233,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI4_IPG_DOZE::RW"],[51235,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI4_IPG_STOP_MODE"],[51240,"imxrt_ral::iomuxc_gpr::GPR8::LPSPI4_IPG_STOP_MODE::RW"],[51242,"imxrt_ral::iomuxc_gpr::GPR8::LPUART1_IPG_DOZE"],[51247,"imxrt_ral::iomuxc_gpr::GPR8::LPUART1_IPG_DOZE::RW"],[51249,"imxrt_ral::iomuxc_gpr::GPR8::LPUART1_IPG_STOP_MODE"],[51254,"imxrt_ral::iomuxc_gpr::GPR8::LPUART1_IPG_STOP_MODE::RW"],[51256,"imxrt_ral::iomuxc_gpr::GPR8::LPUART2_IPG_DOZE"],[51261,"imxrt_ral::iomuxc_gpr::GPR8::LPUART2_IPG_DOZE::RW"],[51263,"imxrt_ral::iomuxc_gpr::GPR8::LPUART2_IPG_STOP_MODE"],[51268,"imxrt_ral::iomuxc_gpr::GPR8::LPUART2_IPG_STOP_MODE::RW"],[51270,"imxrt_ral::iomuxc_gpr::GPR8::LPUART3_IPG_DOZE"],[51275,"imxrt_ral::iomuxc_gpr::GPR8::LPUART3_IPG_DOZE::RW"],[51277,"imxrt_ral::iomuxc_gpr::GPR8::LPUART3_IPG_STOP_MODE"],[51282,"imxrt_ral::iomuxc_gpr::GPR8::LPUART3_IPG_STOP_MODE::RW"],[51284,"imxrt_ral::iomuxc_gpr::GPR8::LPUART4_IPG_DOZE"],[51289,"imxrt_ral::iomuxc_gpr::GPR8::LPUART4_IPG_DOZE::RW"],[51291,"imxrt_ral::iomuxc_gpr::GPR8::LPUART4_IPG_STOP_MODE"],[51296,"imxrt_ral::iomuxc_gpr::GPR8::LPUART4_IPG_STOP_MODE::RW"],[51298,"imxrt_ral::iomuxc_gpr::GPR8::LPUART5_IPG_DOZE"],[51303,"imxrt_ral::iomuxc_gpr::GPR8::LPUART5_IPG_DOZE::RW"],[51305,"imxrt_ral::iomuxc_gpr::GPR8::LPUART5_IPG_STOP_MODE"],[51310,"imxrt_ral::iomuxc_gpr::GPR8::LPUART5_IPG_STOP_MODE::RW"],[51312,"imxrt_ral::iomuxc_gpr::GPR8::LPUART6_IPG_DOZE"],[51317,"imxrt_ral::iomuxc_gpr::GPR8::LPUART6_IPG_DOZE::RW"],[51319,"imxrt_ral::iomuxc_gpr::GPR8::LPUART6_IPG_STOP_MODE"],[51324,"imxrt_ral::iomuxc_gpr::GPR8::LPUART6_IPG_STOP_MODE::RW"],[51326,"imxrt_ral::iomuxc_gpr::GPR8::LPUART7_IPG_DOZE"],[51331,"imxrt_ral::iomuxc_gpr::GPR8::LPUART7_IPG_DOZE::RW"],[51333,"imxrt_ral::iomuxc_gpr::GPR8::LPUART7_IPG_STOP_MODE"],[51338,"imxrt_ral::iomuxc_gpr::GPR8::LPUART7_IPG_STOP_MODE::RW"],[51340,"imxrt_ral::iomuxc_gpr::GPR8::LPUART8_IPG_DOZE"],[51345,"imxrt_ral::iomuxc_gpr::GPR8::LPUART8_IPG_DOZE::RW"],[51347,"imxrt_ral::iomuxc_gpr::GPR8::LPUART8_IPG_STOP_MODE"],[51352,"imxrt_ral::iomuxc_gpr::GPR8::LPUART8_IPG_STOP_MODE::RW"],[51354,"imxrt_ral::iomuxc_snvs"],[51385,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_ON_REQ"],[51387,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_ON_REQ::MUX_MODE"],[51392,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_ON_REQ::MUX_MODE::RW"],[51394,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_ON_REQ::SION"],[51399,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_ON_REQ::SION::RW"],[51401,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_STBY_REQ"],[51403,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_STBY_REQ::MUX_MODE"],[51408,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_STBY_REQ::MUX_MODE::RW"],[51410,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_STBY_REQ::SION"],[51415,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_PMIC_STBY_REQ::SION::RW"],[51417,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_WAKEUP"],[51419,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_WAKEUP::MUX_MODE"],[51424,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_WAKEUP::MUX_MODE::RW"],[51426,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_WAKEUP::SION"],[51431,"imxrt_ral::iomuxc_snvs::SW_MUX_CTL_PAD_WAKEUP::SION::RW"],[51433,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF"],[51441,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::DSE"],[51446,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::DSE::RW"],[51454,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::HYS"],[51459,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::HYS::RW"],[51461,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::ODE"],[51466,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::ODE::RW"],[51468,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::PKE"],[51473,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::PKE::RW"],[51475,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::PUE"],[51480,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::PUE::RW"],[51482,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::PUS"],[51487,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::PUS::RW"],[51491,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::SPEED"],[51496,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::SPEED::RW"],[51497,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::SRE"],[51502,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_ONOFF::SRE::RW"],[51504,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ"],[51512,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::DSE"],[51517,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::DSE::RW"],[51525,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::HYS"],[51530,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::HYS::RW"],[51532,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::ODE"],[51537,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::ODE::RW"],[51539,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::PKE"],[51544,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::PKE::RW"],[51546,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::PUE"],[51551,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::PUE::RW"],[51553,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::PUS"],[51558,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::PUS::RW"],[51562,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::SPEED"],[51567,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::SPEED::RW"],[51568,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::SRE"],[51573,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_ON_REQ::SRE::RW"],[51575,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ"],[51583,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::DSE"],[51588,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::DSE::RW"],[51596,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::HYS"],[51601,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::HYS::RW"],[51603,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::ODE"],[51608,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::ODE::RW"],[51610,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::PKE"],[51615,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::PKE::RW"],[51617,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::PUE"],[51622,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::PUE::RW"],[51624,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::PUS"],[51629,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::PUS::RW"],[51633,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::SPEED"],[51638,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::SPEED::RW"],[51639,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::SRE"],[51644,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_PMIC_STBY_REQ::SRE::RW"],[51646,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B"],[51654,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::DSE"],[51659,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::DSE::RW"],[51667,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::HYS"],[51672,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::HYS::RW"],[51674,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::ODE"],[51679,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::ODE::RW"],[51681,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::PKE"],[51686,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::PKE::RW"],[51688,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::PUE"],[51693,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::PUE::RW"],[51695,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::PUS"],[51700,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::PUS::RW"],[51704,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::SPEED"],[51709,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::SPEED::RW"],[51710,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::SRE"],[51715,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_POR_B::SRE::RW"],[51717,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE"],[51725,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::DSE"],[51730,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::DSE::RW"],[51738,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::HYS"],[51743,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::HYS::RW"],[51745,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::ODE"],[51750,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::ODE::RW"],[51752,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::PKE"],[51757,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::PKE::RW"],[51759,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::PUE"],[51764,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::PUE::RW"],[51766,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::PUS"],[51771,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::PUS::RW"],[51775,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::SPEED"],[51780,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::SPEED::RW"],[51781,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::SRE"],[51786,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_TEST_MODE::SRE::RW"],[51788,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP"],[51796,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::DSE"],[51801,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::DSE::RW"],[51809,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::HYS"],[51814,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::HYS::RW"],[51816,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::ODE"],[51821,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::ODE::RW"],[51823,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::PKE"],[51828,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::PKE::RW"],[51830,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::PUE"],[51835,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::PUE::RW"],[51837,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::PUS"],[51842,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::PUS::RW"],[51846,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::SPEED"],[51851,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::SPEED::RW"],[51852,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::SRE"],[51857,"imxrt_ral::iomuxc_snvs::SW_PAD_CTL_PAD_WAKEUP::SRE::RW"],[51859,"imxrt_ral::iomuxc_snvs_gpr"],[51877,"imxrt_ral::iomuxc_snvs_gpr::GPR3"],[51884,"imxrt_ral::iomuxc_snvs_gpr::GPR3::DCDC_IN_LOW_VOL"],[51889,"imxrt_ral::iomuxc_snvs_gpr::GPR3::DCDC_OVER_CUR"],[51894,"imxrt_ral::iomuxc_snvs_gpr::GPR3::DCDC_OVER_VOL"],[51899,"imxrt_ral::iomuxc_snvs_gpr::GPR3::DCDC_STATUS_CAPT_CLR"],[51904,"imxrt_ral::iomuxc_snvs_gpr::GPR3::DCDC_STS_DC_OK"],[51909,"imxrt_ral::iomuxc_snvs_gpr::GPR3::LPSR_MODE_ENABLE"],[51914,"imxrt_ral::iomuxc_snvs_gpr::GPR3::POR_PULL_TYPE"],[51919,"imxrt_ral::kpp"],[51940,"imxrt_ral::kpp::KDDR"],[51942,"imxrt_ral::kpp::KDDR::KCDD"],[51947,"imxrt_ral::kpp::KDDR::KCDD::RW"],[51949,"imxrt_ral::kpp::KDDR::KRDD"],[51954,"imxrt_ral::kpp::KDDR::KRDD::RW"],[51956,"imxrt_ral::kpp::KPCR"],[51958,"imxrt_ral::kpp::KPCR::KCO"],[51963,"imxrt_ral::kpp::KPCR::KCO::RW"],[51965,"imxrt_ral::kpp::KPCR::KRE"],[51970,"imxrt_ral::kpp::KPCR::KRE::RW"],[51972,"imxrt_ral::kpp::KPDR"],[51974,"imxrt_ral::kpp::KPDR::KCD"],[51979,"imxrt_ral::kpp::KPDR::KRD"],[51984,"imxrt_ral::kpp::KPSR"],[51990,"imxrt_ral::kpp::KPSR::KDIE"],[51995,"imxrt_ral::kpp::KPSR::KDIE::RW"],[51997,"imxrt_ral::kpp::KPSR::KDSC"],[52002,"imxrt_ral::kpp::KPSR::KDSC::RW"],[52004,"imxrt_ral::kpp::KPSR::KPKD"],[52009,"imxrt_ral::kpp::KPSR::KPKD::RW"],[52011,"imxrt_ral::kpp::KPSR::KPKR"],[52016,"imxrt_ral::kpp::KPSR::KPKR::RW"],[52018,"imxrt_ral::kpp::KPSR::KRIE"],[52023,"imxrt_ral::kpp::KPSR::KRIE::RW"],[52025,"imxrt_ral::kpp::KPSR::KRSS"],[52030,"imxrt_ral::kpp::KPSR::KRSS::RW"],[52032,"imxrt_ral::lcdif"],[52203,"imxrt_ral::lcdif::BM_ERROR_STAT"],[52204,"imxrt_ral::lcdif::BM_ERROR_STAT::ADDR"],[52209,"imxrt_ral::lcdif::CRC_STAT"],[52210,"imxrt_ral::lcdif::CRC_STAT::CRC_VALUE"],[52215,"imxrt_ral::lcdif::CTRL"],[52231,"imxrt_ral::lcdif::CTRL1"],[52249,"imxrt_ral::lcdif::CTRL1::BM_ERROR_IRQ"],[52254,"imxrt_ral::lcdif::CTRL1::BM_ERROR_IRQ::RW"],[52256,"imxrt_ral::lcdif::CTRL1::BM_ERROR_IRQ_EN"],[52261,"imxrt_ral::lcdif::CTRL1::BYTE_PACKING_FORMAT"],[52266,"imxrt_ral::lcdif::CTRL1::CS_OUT_SELECT"],[52271,"imxrt_ral::lcdif::CTRL1::CUR_FRAME_DONE_IRQ"],[52276,"imxrt_ral::lcdif::CTRL1::CUR_FRAME_DONE_IRQ::RW"],[52278,"imxrt_ral::lcdif::CTRL1::CUR_FRAME_DONE_IRQ_EN"],[52283,"imxrt_ral::lcdif::CTRL1::FIFO_CLEAR"],[52288,"imxrt_ral::lcdif::CTRL1::IMAGE_DATA_SELECT"],[52293,"imxrt_ral::lcdif::CTRL1::INTERLACE_FIELDS"],[52298,"imxrt_ral::lcdif::CTRL1::IRQ_ON_ALTERNATE_FIELDS"],[52303,"imxrt_ral::lcdif::CTRL1::OVERFLOW_IRQ"],[52308,"imxrt_ral::lcdif::CTRL1::OVERFLOW_IRQ::RW"],[52310,"imxrt_ral::lcdif::CTRL1::OVERFLOW_IRQ_EN"],[52315,"imxrt_ral::lcdif::CTRL1::RECOVER_ON_UNDERFLOW"],[52320,"imxrt_ral::lcdif::CTRL1::START_INTERLACE_FROM_SECOND_FIELD"],[52325,"imxrt_ral::lcdif::CTRL1::UNDERFLOW_IRQ"],[52330,"imxrt_ral::lcdif::CTRL1::UNDERFLOW_IRQ::RW"],[52332,"imxrt_ral::lcdif::CTRL1::UNDERFLOW_IRQ_EN"],[52337,"imxrt_ral::lcdif::CTRL1::VSYNC_EDGE_IRQ"],[52342,"imxrt_ral::lcdif::CTRL1::VSYNC_EDGE_IRQ::RW"],[52344,"imxrt_ral::lcdif::CTRL1::VSYNC_EDGE_IRQ_EN"],[52349,"imxrt_ral::lcdif::CTRL1_CLR"],[52367,"imxrt_ral::lcdif::CTRL1_CLR::BM_ERROR_IRQ"],[52372,"imxrt_ral::lcdif::CTRL1_CLR::BM_ERROR_IRQ::RW"],[52374,"imxrt_ral::lcdif::CTRL1_CLR::BM_ERROR_IRQ_EN"],[52379,"imxrt_ral::lcdif::CTRL1_CLR::BYTE_PACKING_FORMAT"],[52384,"imxrt_ral::lcdif::CTRL1_CLR::CS_OUT_SELECT"],[52389,"imxrt_ral::lcdif::CTRL1_CLR::CUR_FRAME_DONE_IRQ"],[52394,"imxrt_ral::lcdif::CTRL1_CLR::CUR_FRAME_DONE_IRQ::RW"],[52396,"imxrt_ral::lcdif::CTRL1_CLR::CUR_FRAME_DONE_IRQ_EN"],[52401,"imxrt_ral::lcdif::CTRL1_CLR::FIFO_CLEAR"],[52406,"imxrt_ral::lcdif::CTRL1_CLR::IMAGE_DATA_SELECT"],[52411,"imxrt_ral::lcdif::CTRL1_CLR::INTERLACE_FIELDS"],[52416,"imxrt_ral::lcdif::CTRL1_CLR::IRQ_ON_ALTERNATE_FIELDS"],[52421,"imxrt_ral::lcdif::CTRL1_CLR::OVERFLOW_IRQ"],[52426,"imxrt_ral::lcdif::CTRL1_CLR::OVERFLOW_IRQ::RW"],[52428,"imxrt_ral::lcdif::CTRL1_CLR::OVERFLOW_IRQ_EN"],[52433,"imxrt_ral::lcdif::CTRL1_CLR::RECOVER_ON_UNDERFLOW"],[52438,"imxrt_ral::lcdif::CTRL1_CLR::START_INTERLACE_FROM_SECOND_FIELD"],[52443,"imxrt_ral::lcdif::CTRL1_CLR::UNDERFLOW_IRQ"],[52448,"imxrt_ral::lcdif::CTRL1_CLR::UNDERFLOW_IRQ::RW"],[52450,"imxrt_ral::lcdif::CTRL1_CLR::UNDERFLOW_IRQ_EN"],[52455,"imxrt_ral::lcdif::CTRL1_CLR::VSYNC_EDGE_IRQ"],[52460,"imxrt_ral::lcdif::CTRL1_CLR::VSYNC_EDGE_IRQ::RW"],[52462,"imxrt_ral::lcdif::CTRL1_CLR::VSYNC_EDGE_IRQ_EN"],[52467,"imxrt_ral::lcdif::CTRL1_SET"],[52485,"imxrt_ral::lcdif::CTRL1_SET::BM_ERROR_IRQ"],[52490,"imxrt_ral::lcdif::CTRL1_SET::BM_ERROR_IRQ::RW"],[52492,"imxrt_ral::lcdif::CTRL1_SET::BM_ERROR_IRQ_EN"],[52497,"imxrt_ral::lcdif::CTRL1_SET::BYTE_PACKING_FORMAT"],[52502,"imxrt_ral::lcdif::CTRL1_SET::CS_OUT_SELECT"],[52507,"imxrt_ral::lcdif::CTRL1_SET::CUR_FRAME_DONE_IRQ"],[52512,"imxrt_ral::lcdif::CTRL1_SET::CUR_FRAME_DONE_IRQ::RW"],[52514,"imxrt_ral::lcdif::CTRL1_SET::CUR_FRAME_DONE_IRQ_EN"],[52519,"imxrt_ral::lcdif::CTRL1_SET::FIFO_CLEAR"],[52524,"imxrt_ral::lcdif::CTRL1_SET::IMAGE_DATA_SELECT"],[52529,"imxrt_ral::lcdif::CTRL1_SET::INTERLACE_FIELDS"],[52534,"imxrt_ral::lcdif::CTRL1_SET::IRQ_ON_ALTERNATE_FIELDS"],[52539,"imxrt_ral::lcdif::CTRL1_SET::OVERFLOW_IRQ"],[52544,"imxrt_ral::lcdif::CTRL1_SET::OVERFLOW_IRQ::RW"],[52546,"imxrt_ral::lcdif::CTRL1_SET::OVERFLOW_IRQ_EN"],[52551,"imxrt_ral::lcdif::CTRL1_SET::RECOVER_ON_UNDERFLOW"],[52556,"imxrt_ral::lcdif::CTRL1_SET::START_INTERLACE_FROM_SECOND_FIELD"],[52561,"imxrt_ral::lcdif::CTRL1_SET::UNDERFLOW_IRQ"],[52566,"imxrt_ral::lcdif::CTRL1_SET::UNDERFLOW_IRQ::RW"],[52568,"imxrt_ral::lcdif::CTRL1_SET::UNDERFLOW_IRQ_EN"],[52573,"imxrt_ral::lcdif::CTRL1_SET::VSYNC_EDGE_IRQ"],[52578,"imxrt_ral::lcdif::CTRL1_SET::VSYNC_EDGE_IRQ::RW"],[52580,"imxrt_ral::lcdif::CTRL1_SET::VSYNC_EDGE_IRQ_EN"],[52585,"imxrt_ral::lcdif::CTRL1_TOG"],[52603,"imxrt_ral::lcdif::CTRL1_TOG::BM_ERROR_IRQ"],[52608,"imxrt_ral::lcdif::CTRL1_TOG::BM_ERROR_IRQ::RW"],[52610,"imxrt_ral::lcdif::CTRL1_TOG::BM_ERROR_IRQ_EN"],[52615,"imxrt_ral::lcdif::CTRL1_TOG::BYTE_PACKING_FORMAT"],[52620,"imxrt_ral::lcdif::CTRL1_TOG::CS_OUT_SELECT"],[52625,"imxrt_ral::lcdif::CTRL1_TOG::CUR_FRAME_DONE_IRQ"],[52630,"imxrt_ral::lcdif::CTRL1_TOG::CUR_FRAME_DONE_IRQ::RW"],[52632,"imxrt_ral::lcdif::CTRL1_TOG::CUR_FRAME_DONE_IRQ_EN"],[52637,"imxrt_ral::lcdif::CTRL1_TOG::FIFO_CLEAR"],[52642,"imxrt_ral::lcdif::CTRL1_TOG::IMAGE_DATA_SELECT"],[52647,"imxrt_ral::lcdif::CTRL1_TOG::INTERLACE_FIELDS"],[52652,"imxrt_ral::lcdif::CTRL1_TOG::IRQ_ON_ALTERNATE_FIELDS"],[52657,"imxrt_ral::lcdif::CTRL1_TOG::OVERFLOW_IRQ"],[52662,"imxrt_ral::lcdif::CTRL1_TOG::OVERFLOW_IRQ::RW"],[52664,"imxrt_ral::lcdif::CTRL1_TOG::OVERFLOW_IRQ_EN"],[52669,"imxrt_ral::lcdif::CTRL1_TOG::RECOVER_ON_UNDERFLOW"],[52674,"imxrt_ral::lcdif::CTRL1_TOG::START_INTERLACE_FROM_SECOND_FIELD"],[52679,"imxrt_ral::lcdif::CTRL1_TOG::UNDERFLOW_IRQ"],[52684,"imxrt_ral::lcdif::CTRL1_TOG::UNDERFLOW_IRQ::RW"],[52686,"imxrt_ral::lcdif::CTRL1_TOG::UNDERFLOW_IRQ_EN"],[52691,"imxrt_ral::lcdif::CTRL1_TOG::VSYNC_EDGE_IRQ"],[52696,"imxrt_ral::lcdif::CTRL1_TOG::VSYNC_EDGE_IRQ::RW"],[52698,"imxrt_ral::lcdif::CTRL1_TOG::VSYNC_EDGE_IRQ_EN"],[52703,"imxrt_ral::lcdif::CTRL2"],[52707,"imxrt_ral::lcdif::CTRL2::BURST_LEN_8"],[52712,"imxrt_ral::lcdif::CTRL2::EVEN_LINE_PATTERN"],[52717,"imxrt_ral::lcdif::CTRL2::EVEN_LINE_PATTERN::RW"],[52723,"imxrt_ral::lcdif::CTRL2::ODD_LINE_PATTERN"],[52728,"imxrt_ral::lcdif::CTRL2::ODD_LINE_PATTERN::RW"],[52734,"imxrt_ral::lcdif::CTRL2::OUTSTANDING_REQS"],[52739,"imxrt_ral::lcdif::CTRL2::OUTSTANDING_REQS::RW"],[52744,"imxrt_ral::lcdif::CTRL2_CLR"],[52748,"imxrt_ral::lcdif::CTRL2_CLR::BURST_LEN_8"],[52753,"imxrt_ral::lcdif::CTRL2_CLR::EVEN_LINE_PATTERN"],[52758,"imxrt_ral::lcdif::CTRL2_CLR::EVEN_LINE_PATTERN::RW"],[52764,"imxrt_ral::lcdif::CTRL2_CLR::ODD_LINE_PATTERN"],[52769,"imxrt_ral::lcdif::CTRL2_CLR::ODD_LINE_PATTERN::RW"],[52775,"imxrt_ral::lcdif::CTRL2_CLR::OUTSTANDING_REQS"],[52780,"imxrt_ral::lcdif::CTRL2_CLR::OUTSTANDING_REQS::RW"],[52785,"imxrt_ral::lcdif::CTRL2_SET"],[52789,"imxrt_ral::lcdif::CTRL2_SET::BURST_LEN_8"],[52794,"imxrt_ral::lcdif::CTRL2_SET::EVEN_LINE_PATTERN"],[52799,"imxrt_ral::lcdif::CTRL2_SET::EVEN_LINE_PATTERN::RW"],[52805,"imxrt_ral::lcdif::CTRL2_SET::ODD_LINE_PATTERN"],[52810,"imxrt_ral::lcdif::CTRL2_SET::ODD_LINE_PATTERN::RW"],[52816,"imxrt_ral::lcdif::CTRL2_SET::OUTSTANDING_REQS"],[52821,"imxrt_ral::lcdif::CTRL2_SET::OUTSTANDING_REQS::RW"],[52826,"imxrt_ral::lcdif::CTRL2_TOG"],[52830,"imxrt_ral::lcdif::CTRL2_TOG::BURST_LEN_8"],[52835,"imxrt_ral::lcdif::CTRL2_TOG::EVEN_LINE_PATTERN"],[52840,"imxrt_ral::lcdif::CTRL2_TOG::EVEN_LINE_PATTERN::RW"],[52846,"imxrt_ral::lcdif::CTRL2_TOG::ODD_LINE_PATTERN"],[52851,"imxrt_ral::lcdif::CTRL2_TOG::ODD_LINE_PATTERN::RW"],[52857,"imxrt_ral::lcdif::CTRL2_TOG::OUTSTANDING_REQS"],[52862,"imxrt_ral::lcdif::CTRL2_TOG::OUTSTANDING_REQS::RW"],[52867,"imxrt_ral::lcdif::CTRL::BYPASS_COUNT"],[52872,"imxrt_ral::lcdif::CTRL::CLKGATE"],[52877,"imxrt_ral::lcdif::CTRL::CSC_DATA_SWIZZLE"],[52882,"imxrt_ral::lcdif::CTRL::CSC_DATA_SWIZZLE::RW"],[52886,"imxrt_ral::lcdif::CTRL::DATA_FORMAT_16_BIT"],[52891,"imxrt_ral::lcdif::CTRL::DATA_FORMAT_18_BIT"],[52896,"imxrt_ral::lcdif::CTRL::DATA_FORMAT_18_BIT::RW"],[52898,"imxrt_ral::lcdif::CTRL::DATA_FORMAT_24_BIT"],[52903,"imxrt_ral::lcdif::CTRL::DATA_FORMAT_24_BIT::RW"],[52905,"imxrt_ral::lcdif::CTRL::DATA_SHIFT_DIR"],[52910,"imxrt_ral::lcdif::CTRL::DATA_SHIFT_DIR::RW"],[52912,"imxrt_ral::lcdif::CTRL::DOTCLK_MODE"],[52917,"imxrt_ral::lcdif::CTRL::ENABLE_PXP_HANDSHAKE"],[52922,"imxrt_ral::lcdif::CTRL::INPUT_DATA_SWIZZLE"],[52927,"imxrt_ral::lcdif::CTRL::INPUT_DATA_SWIZZLE::RW"],[52931,"imxrt_ral::lcdif::CTRL::LCD_DATABUS_WIDTH"],[52936,"imxrt_ral::lcdif::CTRL::LCD_DATABUS_WIDTH::RW"],[52940,"imxrt_ral::lcdif::CTRL::MASTER"],[52945,"imxrt_ral::lcdif::CTRL::RUN"],[52950,"imxrt_ral::lcdif::CTRL::SFTRST"],[52955,"imxrt_ral::lcdif::CTRL::SHIFT_NUM_BITS"],[52960,"imxrt_ral::lcdif::CTRL::WORD_LENGTH"],[52965,"imxrt_ral::lcdif::CTRL::WORD_LENGTH::RW"],[52969,"imxrt_ral::lcdif::CTRL_CLR"],[52985,"imxrt_ral::lcdif::CTRL_CLR::BYPASS_COUNT"],[52990,"imxrt_ral::lcdif::CTRL_CLR::CLKGATE"],[52995,"imxrt_ral::lcdif::CTRL_CLR::CSC_DATA_SWIZZLE"],[53000,"imxrt_ral::lcdif::CTRL_CLR::CSC_DATA_SWIZZLE::RW"],[53004,"imxrt_ral::lcdif::CTRL_CLR::DATA_FORMAT_16_BIT"],[53009,"imxrt_ral::lcdif::CTRL_CLR::DATA_FORMAT_18_BIT"],[53014,"imxrt_ral::lcdif::CTRL_CLR::DATA_FORMAT_18_BIT::RW"],[53016,"imxrt_ral::lcdif::CTRL_CLR::DATA_FORMAT_24_BIT"],[53021,"imxrt_ral::lcdif::CTRL_CLR::DATA_FORMAT_24_BIT::RW"],[53023,"imxrt_ral::lcdif::CTRL_CLR::DATA_SHIFT_DIR"],[53028,"imxrt_ral::lcdif::CTRL_CLR::DATA_SHIFT_DIR::RW"],[53030,"imxrt_ral::lcdif::CTRL_CLR::DOTCLK_MODE"],[53035,"imxrt_ral::lcdif::CTRL_CLR::ENABLE_PXP_HANDSHAKE"],[53040,"imxrt_ral::lcdif::CTRL_CLR::INPUT_DATA_SWIZZLE"],[53045,"imxrt_ral::lcdif::CTRL_CLR::INPUT_DATA_SWIZZLE::RW"],[53049,"imxrt_ral::lcdif::CTRL_CLR::LCD_DATABUS_WIDTH"],[53054,"imxrt_ral::lcdif::CTRL_CLR::LCD_DATABUS_WIDTH::RW"],[53058,"imxrt_ral::lcdif::CTRL_CLR::MASTER"],[53063,"imxrt_ral::lcdif::CTRL_CLR::RUN"],[53068,"imxrt_ral::lcdif::CTRL_CLR::SFTRST"],[53073,"imxrt_ral::lcdif::CTRL_CLR::SHIFT_NUM_BITS"],[53078,"imxrt_ral::lcdif::CTRL_CLR::WORD_LENGTH"],[53083,"imxrt_ral::lcdif::CTRL_CLR::WORD_LENGTH::RW"],[53087,"imxrt_ral::lcdif::CTRL_SET"],[53103,"imxrt_ral::lcdif::CTRL_SET::BYPASS_COUNT"],[53108,"imxrt_ral::lcdif::CTRL_SET::CLKGATE"],[53113,"imxrt_ral::lcdif::CTRL_SET::CSC_DATA_SWIZZLE"],[53118,"imxrt_ral::lcdif::CTRL_SET::CSC_DATA_SWIZZLE::RW"],[53122,"imxrt_ral::lcdif::CTRL_SET::DATA_FORMAT_16_BIT"],[53127,"imxrt_ral::lcdif::CTRL_SET::DATA_FORMAT_18_BIT"],[53132,"imxrt_ral::lcdif::CTRL_SET::DATA_FORMAT_18_BIT::RW"],[53134,"imxrt_ral::lcdif::CTRL_SET::DATA_FORMAT_24_BIT"],[53139,"imxrt_ral::lcdif::CTRL_SET::DATA_FORMAT_24_BIT::RW"],[53141,"imxrt_ral::lcdif::CTRL_SET::DATA_SHIFT_DIR"],[53146,"imxrt_ral::lcdif::CTRL_SET::DATA_SHIFT_DIR::RW"],[53148,"imxrt_ral::lcdif::CTRL_SET::DOTCLK_MODE"],[53153,"imxrt_ral::lcdif::CTRL_SET::ENABLE_PXP_HANDSHAKE"],[53158,"imxrt_ral::lcdif::CTRL_SET::INPUT_DATA_SWIZZLE"],[53163,"imxrt_ral::lcdif::CTRL_SET::INPUT_DATA_SWIZZLE::RW"],[53167,"imxrt_ral::lcdif::CTRL_SET::LCD_DATABUS_WIDTH"],[53172,"imxrt_ral::lcdif::CTRL_SET::LCD_DATABUS_WIDTH::RW"],[53176,"imxrt_ral::lcdif::CTRL_SET::MASTER"],[53181,"imxrt_ral::lcdif::CTRL_SET::RUN"],[53186,"imxrt_ral::lcdif::CTRL_SET::SFTRST"],[53191,"imxrt_ral::lcdif::CTRL_SET::SHIFT_NUM_BITS"],[53196,"imxrt_ral::lcdif::CTRL_SET::WORD_LENGTH"],[53201,"imxrt_ral::lcdif::CTRL_SET::WORD_LENGTH::RW"],[53205,"imxrt_ral::lcdif::CTRL_TOG"],[53221,"imxrt_ral::lcdif::CTRL_TOG::BYPASS_COUNT"],[53226,"imxrt_ral::lcdif::CTRL_TOG::CLKGATE"],[53231,"imxrt_ral::lcdif::CTRL_TOG::CSC_DATA_SWIZZLE"],[53236,"imxrt_ral::lcdif::CTRL_TOG::CSC_DATA_SWIZZLE::RW"],[53240,"imxrt_ral::lcdif::CTRL_TOG::DATA_FORMAT_16_BIT"],[53245,"imxrt_ral::lcdif::CTRL_TOG::DATA_FORMAT_18_BIT"],[53250,"imxrt_ral::lcdif::CTRL_TOG::DATA_FORMAT_18_BIT::RW"],[53252,"imxrt_ral::lcdif::CTRL_TOG::DATA_FORMAT_24_BIT"],[53257,"imxrt_ral::lcdif::CTRL_TOG::DATA_FORMAT_24_BIT::RW"],[53259,"imxrt_ral::lcdif::CTRL_TOG::DATA_SHIFT_DIR"],[53264,"imxrt_ral::lcdif::CTRL_TOG::DATA_SHIFT_DIR::RW"],[53266,"imxrt_ral::lcdif::CTRL_TOG::DOTCLK_MODE"],[53271,"imxrt_ral::lcdif::CTRL_TOG::ENABLE_PXP_HANDSHAKE"],[53276,"imxrt_ral::lcdif::CTRL_TOG::INPUT_DATA_SWIZZLE"],[53281,"imxrt_ral::lcdif::CTRL_TOG::INPUT_DATA_SWIZZLE::RW"],[53285,"imxrt_ral::lcdif::CTRL_TOG::LCD_DATABUS_WIDTH"],[53290,"imxrt_ral::lcdif::CTRL_TOG::LCD_DATABUS_WIDTH::RW"],[53294,"imxrt_ral::lcdif::CTRL_TOG::MASTER"],[53299,"imxrt_ral::lcdif::CTRL_TOG::RUN"],[53304,"imxrt_ral::lcdif::CTRL_TOG::SFTRST"],[53309,"imxrt_ral::lcdif::CTRL_TOG::SHIFT_NUM_BITS"],[53314,"imxrt_ral::lcdif::CTRL_TOG::WORD_LENGTH"],[53319,"imxrt_ral::lcdif::CTRL_TOG::WORD_LENGTH::RW"],[53323,"imxrt_ral::lcdif::CUR_BUF"],[53324,"imxrt_ral::lcdif::CUR_BUF::ADDR"],[53329,"imxrt_ral::lcdif::LUT0_ADDR"],[53330,"imxrt_ral::lcdif::LUT0_ADDR::ADDR"],[53335,"imxrt_ral::lcdif::LUT0_DATA"],[53336,"imxrt_ral::lcdif::LUT0_DATA::DATA"],[53341,"imxrt_ral::lcdif::LUT1_ADDR"],[53342,"imxrt_ral::lcdif::LUT1_ADDR::ADDR"],[53347,"imxrt_ral::lcdif::LUT1_DATA"],[53348,"imxrt_ral::lcdif::LUT1_DATA::DATA"],[53353,"imxrt_ral::lcdif::LUT_CTRL"],[53354,"imxrt_ral::lcdif::LUT_CTRL::LUT_BYPASS"],[53359,"imxrt_ral::lcdif::NEXT_BUF"],[53360,"imxrt_ral::lcdif::NEXT_BUF::ADDR"],[53365,"imxrt_ral::lcdif::PIGEONCTRL0"],[53367,"imxrt_ral::lcdif::PIGEONCTRL0::FD_PERIOD"],[53372,"imxrt_ral::lcdif::PIGEONCTRL0::LD_PERIOD"],[53377,"imxrt_ral::lcdif::PIGEONCTRL0_CLR"],[53379,"imxrt_ral::lcdif::PIGEONCTRL0_CLR::FD_PERIOD"],[53384,"imxrt_ral::lcdif::PIGEONCTRL0_CLR::LD_PERIOD"],[53389,"imxrt_ral::lcdif::PIGEONCTRL0_SET"],[53391,"imxrt_ral::lcdif::PIGEONCTRL0_SET::FD_PERIOD"],[53396,"imxrt_ral::lcdif::PIGEONCTRL0_SET::LD_PERIOD"],[53401,"imxrt_ral::lcdif::PIGEONCTRL0_TOG"],[53403,"imxrt_ral::lcdif::PIGEONCTRL0_TOG::FD_PERIOD"],[53408,"imxrt_ral::lcdif::PIGEONCTRL0_TOG::LD_PERIOD"],[53413,"imxrt_ral::lcdif::PIGEONCTRL1"],[53415,"imxrt_ral::lcdif::PIGEONCTRL1::FRAME_CNT_CYCLES"],[53420,"imxrt_ral::lcdif::PIGEONCTRL1::FRAME_CNT_PERIOD"],[53425,"imxrt_ral::lcdif::PIGEONCTRL1_CLR"],[53427,"imxrt_ral::lcdif::PIGEONCTRL1_CLR::FRAME_CNT_CYCLES"],[53432,"imxrt_ral::lcdif::PIGEONCTRL1_CLR::FRAME_CNT_PERIOD"],[53437,"imxrt_ral::lcdif::PIGEONCTRL1_SET"],[53439,"imxrt_ral::lcdif::PIGEONCTRL1_SET::FRAME_CNT_CYCLES"],[53444,"imxrt_ral::lcdif::PIGEONCTRL1_SET::FRAME_CNT_PERIOD"],[53449,"imxrt_ral::lcdif::PIGEONCTRL1_TOG"],[53451,"imxrt_ral::lcdif::PIGEONCTRL1_TOG::FRAME_CNT_CYCLES"],[53456,"imxrt_ral::lcdif::PIGEONCTRL1_TOG::FRAME_CNT_PERIOD"],[53461,"imxrt_ral::lcdif::PIGEONCTRL2"],[53463,"imxrt_ral::lcdif::PIGEONCTRL2::PIGEON_CLK_GATE"],[53468,"imxrt_ral::lcdif::PIGEONCTRL2::PIGEON_DATA_EN"],[53473,"imxrt_ral::lcdif::PIGEONCTRL2_CLR"],[53475,"imxrt_ral::lcdif::PIGEONCTRL2_CLR::PIGEON_CLK_GATE"],[53480,"imxrt_ral::lcdif::PIGEONCTRL2_CLR::PIGEON_DATA_EN"],[53485,"imxrt_ral::lcdif::PIGEONCTRL2_SET"],[53487,"imxrt_ral::lcdif::PIGEONCTRL2_SET::PIGEON_CLK_GATE"],[53492,"imxrt_ral::lcdif::PIGEONCTRL2_SET::PIGEON_DATA_EN"],[53497,"imxrt_ral::lcdif::PIGEONCTRL2_TOG"],[53499,"imxrt_ral::lcdif::PIGEONCTRL2_TOG::PIGEON_CLK_GATE"],[53504,"imxrt_ral::lcdif::PIGEONCTRL2_TOG::PIGEON_DATA_EN"],[53509,"imxrt_ral::lcdif::PIGEON_0_0"],[53516,"imxrt_ral::lcdif::PIGEON_0_0::EN"],[53521,"imxrt_ral::lcdif::PIGEON_0_0::INC_SEL"],[53526,"imxrt_ral::lcdif::PIGEON_0_0::INC_SEL::RW"],[53530,"imxrt_ral::lcdif::PIGEON_0_0::MASK_CNT"],[53535,"imxrt_ral::lcdif::PIGEON_0_0::MASK_CNT_SEL"],[53540,"imxrt_ral::lcdif::PIGEON_0_0::MASK_CNT_SEL::RW"],[53548,"imxrt_ral::lcdif::PIGEON_0_0::OFFSET"],[53553,"imxrt_ral::lcdif::PIGEON_0_0::POL"],[53558,"imxrt_ral::lcdif::PIGEON_0_0::POL::RW"],[53560,"imxrt_ral::lcdif::PIGEON_0_0::STATE_MASK"],[53565,"imxrt_ral::lcdif::PIGEON_0_0::STATE_MASK::RW"],[53573,"imxrt_ral::lcdif::PIGEON_0_1"],[53575,"imxrt_ral::lcdif::PIGEON_0_1::CLR_CNT"],[53580,"imxrt_ral::lcdif::PIGEON_0_1::CLR_CNT::RW"],[53581,"imxrt_ral::lcdif::PIGEON_0_1::SET_CNT"],[53586,"imxrt_ral::lcdif::PIGEON_0_1::SET_CNT::RW"],[53587,"imxrt_ral::lcdif::PIGEON_0_2"],[53589,"imxrt_ral::lcdif::PIGEON_0_2::SIG_ANOTHER"],[53594,"imxrt_ral::lcdif::PIGEON_0_2::SIG_ANOTHER::RW"],[53595,"imxrt_ral::lcdif::PIGEON_0_2::SIG_LOGIC"],[53600,"imxrt_ral::lcdif::PIGEON_0_2::SIG_LOGIC::RW"],[53604,"imxrt_ral::lcdif::PIGEON_10_0"],[53611,"imxrt_ral::lcdif::PIGEON_10_0::EN"],[53616,"imxrt_ral::lcdif::PIGEON_10_0::INC_SEL"],[53621,"imxrt_ral::lcdif::PIGEON_10_0::INC_SEL::RW"],[53625,"imxrt_ral::lcdif::PIGEON_10_0::MASK_CNT"],[53630,"imxrt_ral::lcdif::PIGEON_10_0::MASK_CNT_SEL"],[53635,"imxrt_ral::lcdif::PIGEON_10_0::MASK_CNT_SEL::RW"],[53643,"imxrt_ral::lcdif::PIGEON_10_0::OFFSET"],[53648,"imxrt_ral::lcdif::PIGEON_10_0::POL"],[53653,"imxrt_ral::lcdif::PIGEON_10_0::POL::RW"],[53655,"imxrt_ral::lcdif::PIGEON_10_0::STATE_MASK"],[53660,"imxrt_ral::lcdif::PIGEON_10_0::STATE_MASK::RW"],[53668,"imxrt_ral::lcdif::PIGEON_10_1"],[53670,"imxrt_ral::lcdif::PIGEON_10_1::CLR_CNT"],[53675,"imxrt_ral::lcdif::PIGEON_10_1::CLR_CNT::RW"],[53676,"imxrt_ral::lcdif::PIGEON_10_1::SET_CNT"],[53681,"imxrt_ral::lcdif::PIGEON_10_1::SET_CNT::RW"],[53682,"imxrt_ral::lcdif::PIGEON_10_2"],[53684,"imxrt_ral::lcdif::PIGEON_10_2::SIG_ANOTHER"],[53689,"imxrt_ral::lcdif::PIGEON_10_2::SIG_ANOTHER::RW"],[53690,"imxrt_ral::lcdif::PIGEON_10_2::SIG_LOGIC"],[53695,"imxrt_ral::lcdif::PIGEON_10_2::SIG_LOGIC::RW"],[53699,"imxrt_ral::lcdif::PIGEON_11_0"],[53706,"imxrt_ral::lcdif::PIGEON_11_0::EN"],[53711,"imxrt_ral::lcdif::PIGEON_11_0::INC_SEL"],[53716,"imxrt_ral::lcdif::PIGEON_11_0::INC_SEL::RW"],[53720,"imxrt_ral::lcdif::PIGEON_11_0::MASK_CNT"],[53725,"imxrt_ral::lcdif::PIGEON_11_0::MASK_CNT_SEL"],[53730,"imxrt_ral::lcdif::PIGEON_11_0::MASK_CNT_SEL::RW"],[53738,"imxrt_ral::lcdif::PIGEON_11_0::OFFSET"],[53743,"imxrt_ral::lcdif::PIGEON_11_0::POL"],[53748,"imxrt_ral::lcdif::PIGEON_11_0::POL::RW"],[53750,"imxrt_ral::lcdif::PIGEON_11_0::STATE_MASK"],[53755,"imxrt_ral::lcdif::PIGEON_11_0::STATE_MASK::RW"],[53763,"imxrt_ral::lcdif::PIGEON_11_1"],[53765,"imxrt_ral::lcdif::PIGEON_11_1::CLR_CNT"],[53770,"imxrt_ral::lcdif::PIGEON_11_1::CLR_CNT::RW"],[53771,"imxrt_ral::lcdif::PIGEON_11_1::SET_CNT"],[53776,"imxrt_ral::lcdif::PIGEON_11_1::SET_CNT::RW"],[53777,"imxrt_ral::lcdif::PIGEON_11_2"],[53779,"imxrt_ral::lcdif::PIGEON_11_2::SIG_ANOTHER"],[53784,"imxrt_ral::lcdif::PIGEON_11_2::SIG_ANOTHER::RW"],[53785,"imxrt_ral::lcdif::PIGEON_11_2::SIG_LOGIC"],[53790,"imxrt_ral::lcdif::PIGEON_11_2::SIG_LOGIC::RW"],[53794,"imxrt_ral::lcdif::PIGEON_1_0"],[53801,"imxrt_ral::lcdif::PIGEON_1_0::EN"],[53806,"imxrt_ral::lcdif::PIGEON_1_0::INC_SEL"],[53811,"imxrt_ral::lcdif::PIGEON_1_0::INC_SEL::RW"],[53815,"imxrt_ral::lcdif::PIGEON_1_0::MASK_CNT"],[53820,"imxrt_ral::lcdif::PIGEON_1_0::MASK_CNT_SEL"],[53825,"imxrt_ral::lcdif::PIGEON_1_0::MASK_CNT_SEL::RW"],[53833,"imxrt_ral::lcdif::PIGEON_1_0::OFFSET"],[53838,"imxrt_ral::lcdif::PIGEON_1_0::POL"],[53843,"imxrt_ral::lcdif::PIGEON_1_0::POL::RW"],[53845,"imxrt_ral::lcdif::PIGEON_1_0::STATE_MASK"],[53850,"imxrt_ral::lcdif::PIGEON_1_0::STATE_MASK::RW"],[53858,"imxrt_ral::lcdif::PIGEON_1_1"],[53860,"imxrt_ral::lcdif::PIGEON_1_1::CLR_CNT"],[53865,"imxrt_ral::lcdif::PIGEON_1_1::CLR_CNT::RW"],[53866,"imxrt_ral::lcdif::PIGEON_1_1::SET_CNT"],[53871,"imxrt_ral::lcdif::PIGEON_1_1::SET_CNT::RW"],[53872,"imxrt_ral::lcdif::PIGEON_1_2"],[53874,"imxrt_ral::lcdif::PIGEON_1_2::SIG_ANOTHER"],[53879,"imxrt_ral::lcdif::PIGEON_1_2::SIG_ANOTHER::RW"],[53880,"imxrt_ral::lcdif::PIGEON_1_2::SIG_LOGIC"],[53885,"imxrt_ral::lcdif::PIGEON_1_2::SIG_LOGIC::RW"],[53889,"imxrt_ral::lcdif::PIGEON_2_0"],[53896,"imxrt_ral::lcdif::PIGEON_2_0::EN"],[53901,"imxrt_ral::lcdif::PIGEON_2_0::INC_SEL"],[53906,"imxrt_ral::lcdif::PIGEON_2_0::INC_SEL::RW"],[53910,"imxrt_ral::lcdif::PIGEON_2_0::MASK_CNT"],[53915,"imxrt_ral::lcdif::PIGEON_2_0::MASK_CNT_SEL"],[53920,"imxrt_ral::lcdif::PIGEON_2_0::MASK_CNT_SEL::RW"],[53928,"imxrt_ral::lcdif::PIGEON_2_0::OFFSET"],[53933,"imxrt_ral::lcdif::PIGEON_2_0::POL"],[53938,"imxrt_ral::lcdif::PIGEON_2_0::POL::RW"],[53940,"imxrt_ral::lcdif::PIGEON_2_0::STATE_MASK"],[53945,"imxrt_ral::lcdif::PIGEON_2_0::STATE_MASK::RW"],[53953,"imxrt_ral::lcdif::PIGEON_2_1"],[53955,"imxrt_ral::lcdif::PIGEON_2_1::CLR_CNT"],[53960,"imxrt_ral::lcdif::PIGEON_2_1::CLR_CNT::RW"],[53961,"imxrt_ral::lcdif::PIGEON_2_1::SET_CNT"],[53966,"imxrt_ral::lcdif::PIGEON_2_1::SET_CNT::RW"],[53967,"imxrt_ral::lcdif::PIGEON_2_2"],[53969,"imxrt_ral::lcdif::PIGEON_2_2::SIG_ANOTHER"],[53974,"imxrt_ral::lcdif::PIGEON_2_2::SIG_ANOTHER::RW"],[53975,"imxrt_ral::lcdif::PIGEON_2_2::SIG_LOGIC"],[53980,"imxrt_ral::lcdif::PIGEON_2_2::SIG_LOGIC::RW"],[53984,"imxrt_ral::lcdif::PIGEON_3_0"],[53991,"imxrt_ral::lcdif::PIGEON_3_0::EN"],[53996,"imxrt_ral::lcdif::PIGEON_3_0::INC_SEL"],[54001,"imxrt_ral::lcdif::PIGEON_3_0::INC_SEL::RW"],[54005,"imxrt_ral::lcdif::PIGEON_3_0::MASK_CNT"],[54010,"imxrt_ral::lcdif::PIGEON_3_0::MASK_CNT_SEL"],[54015,"imxrt_ral::lcdif::PIGEON_3_0::MASK_CNT_SEL::RW"],[54023,"imxrt_ral::lcdif::PIGEON_3_0::OFFSET"],[54028,"imxrt_ral::lcdif::PIGEON_3_0::POL"],[54033,"imxrt_ral::lcdif::PIGEON_3_0::POL::RW"],[54035,"imxrt_ral::lcdif::PIGEON_3_0::STATE_MASK"],[54040,"imxrt_ral::lcdif::PIGEON_3_0::STATE_MASK::RW"],[54048,"imxrt_ral::lcdif::PIGEON_3_1"],[54050,"imxrt_ral::lcdif::PIGEON_3_1::CLR_CNT"],[54055,"imxrt_ral::lcdif::PIGEON_3_1::CLR_CNT::RW"],[54056,"imxrt_ral::lcdif::PIGEON_3_1::SET_CNT"],[54061,"imxrt_ral::lcdif::PIGEON_3_1::SET_CNT::RW"],[54062,"imxrt_ral::lcdif::PIGEON_3_2"],[54064,"imxrt_ral::lcdif::PIGEON_3_2::SIG_ANOTHER"],[54069,"imxrt_ral::lcdif::PIGEON_3_2::SIG_ANOTHER::RW"],[54070,"imxrt_ral::lcdif::PIGEON_3_2::SIG_LOGIC"],[54075,"imxrt_ral::lcdif::PIGEON_3_2::SIG_LOGIC::RW"],[54079,"imxrt_ral::lcdif::PIGEON_4_0"],[54086,"imxrt_ral::lcdif::PIGEON_4_0::EN"],[54091,"imxrt_ral::lcdif::PIGEON_4_0::INC_SEL"],[54096,"imxrt_ral::lcdif::PIGEON_4_0::INC_SEL::RW"],[54100,"imxrt_ral::lcdif::PIGEON_4_0::MASK_CNT"],[54105,"imxrt_ral::lcdif::PIGEON_4_0::MASK_CNT_SEL"],[54110,"imxrt_ral::lcdif::PIGEON_4_0::MASK_CNT_SEL::RW"],[54118,"imxrt_ral::lcdif::PIGEON_4_0::OFFSET"],[54123,"imxrt_ral::lcdif::PIGEON_4_0::POL"],[54128,"imxrt_ral::lcdif::PIGEON_4_0::POL::RW"],[54130,"imxrt_ral::lcdif::PIGEON_4_0::STATE_MASK"],[54135,"imxrt_ral::lcdif::PIGEON_4_0::STATE_MASK::RW"],[54143,"imxrt_ral::lcdif::PIGEON_4_1"],[54145,"imxrt_ral::lcdif::PIGEON_4_1::CLR_CNT"],[54150,"imxrt_ral::lcdif::PIGEON_4_1::CLR_CNT::RW"],[54151,"imxrt_ral::lcdif::PIGEON_4_1::SET_CNT"],[54156,"imxrt_ral::lcdif::PIGEON_4_1::SET_CNT::RW"],[54157,"imxrt_ral::lcdif::PIGEON_4_2"],[54159,"imxrt_ral::lcdif::PIGEON_4_2::SIG_ANOTHER"],[54164,"imxrt_ral::lcdif::PIGEON_4_2::SIG_ANOTHER::RW"],[54165,"imxrt_ral::lcdif::PIGEON_4_2::SIG_LOGIC"],[54170,"imxrt_ral::lcdif::PIGEON_4_2::SIG_LOGIC::RW"],[54174,"imxrt_ral::lcdif::PIGEON_5_0"],[54181,"imxrt_ral::lcdif::PIGEON_5_0::EN"],[54186,"imxrt_ral::lcdif::PIGEON_5_0::INC_SEL"],[54191,"imxrt_ral::lcdif::PIGEON_5_0::INC_SEL::RW"],[54195,"imxrt_ral::lcdif::PIGEON_5_0::MASK_CNT"],[54200,"imxrt_ral::lcdif::PIGEON_5_0::MASK_CNT_SEL"],[54205,"imxrt_ral::lcdif::PIGEON_5_0::MASK_CNT_SEL::RW"],[54213,"imxrt_ral::lcdif::PIGEON_5_0::OFFSET"],[54218,"imxrt_ral::lcdif::PIGEON_5_0::POL"],[54223,"imxrt_ral::lcdif::PIGEON_5_0::POL::RW"],[54225,"imxrt_ral::lcdif::PIGEON_5_0::STATE_MASK"],[54230,"imxrt_ral::lcdif::PIGEON_5_0::STATE_MASK::RW"],[54238,"imxrt_ral::lcdif::PIGEON_5_1"],[54240,"imxrt_ral::lcdif::PIGEON_5_1::CLR_CNT"],[54245,"imxrt_ral::lcdif::PIGEON_5_1::CLR_CNT::RW"],[54246,"imxrt_ral::lcdif::PIGEON_5_1::SET_CNT"],[54251,"imxrt_ral::lcdif::PIGEON_5_1::SET_CNT::RW"],[54252,"imxrt_ral::lcdif::PIGEON_5_2"],[54254,"imxrt_ral::lcdif::PIGEON_5_2::SIG_ANOTHER"],[54259,"imxrt_ral::lcdif::PIGEON_5_2::SIG_ANOTHER::RW"],[54260,"imxrt_ral::lcdif::PIGEON_5_2::SIG_LOGIC"],[54265,"imxrt_ral::lcdif::PIGEON_5_2::SIG_LOGIC::RW"],[54269,"imxrt_ral::lcdif::PIGEON_6_0"],[54276,"imxrt_ral::lcdif::PIGEON_6_0::EN"],[54281,"imxrt_ral::lcdif::PIGEON_6_0::INC_SEL"],[54286,"imxrt_ral::lcdif::PIGEON_6_0::INC_SEL::RW"],[54290,"imxrt_ral::lcdif::PIGEON_6_0::MASK_CNT"],[54295,"imxrt_ral::lcdif::PIGEON_6_0::MASK_CNT_SEL"],[54300,"imxrt_ral::lcdif::PIGEON_6_0::MASK_CNT_SEL::RW"],[54308,"imxrt_ral::lcdif::PIGEON_6_0::OFFSET"],[54313,"imxrt_ral::lcdif::PIGEON_6_0::POL"],[54318,"imxrt_ral::lcdif::PIGEON_6_0::POL::RW"],[54320,"imxrt_ral::lcdif::PIGEON_6_0::STATE_MASK"],[54325,"imxrt_ral::lcdif::PIGEON_6_0::STATE_MASK::RW"],[54333,"imxrt_ral::lcdif::PIGEON_6_1"],[54335,"imxrt_ral::lcdif::PIGEON_6_1::CLR_CNT"],[54340,"imxrt_ral::lcdif::PIGEON_6_1::CLR_CNT::RW"],[54341,"imxrt_ral::lcdif::PIGEON_6_1::SET_CNT"],[54346,"imxrt_ral::lcdif::PIGEON_6_1::SET_CNT::RW"],[54347,"imxrt_ral::lcdif::PIGEON_6_2"],[54349,"imxrt_ral::lcdif::PIGEON_6_2::SIG_ANOTHER"],[54354,"imxrt_ral::lcdif::PIGEON_6_2::SIG_ANOTHER::RW"],[54355,"imxrt_ral::lcdif::PIGEON_6_2::SIG_LOGIC"],[54360,"imxrt_ral::lcdif::PIGEON_6_2::SIG_LOGIC::RW"],[54364,"imxrt_ral::lcdif::PIGEON_7_0"],[54371,"imxrt_ral::lcdif::PIGEON_7_0::EN"],[54376,"imxrt_ral::lcdif::PIGEON_7_0::INC_SEL"],[54381,"imxrt_ral::lcdif::PIGEON_7_0::INC_SEL::RW"],[54385,"imxrt_ral::lcdif::PIGEON_7_0::MASK_CNT"],[54390,"imxrt_ral::lcdif::PIGEON_7_0::MASK_CNT_SEL"],[54395,"imxrt_ral::lcdif::PIGEON_7_0::MASK_CNT_SEL::RW"],[54403,"imxrt_ral::lcdif::PIGEON_7_0::OFFSET"],[54408,"imxrt_ral::lcdif::PIGEON_7_0::POL"],[54413,"imxrt_ral::lcdif::PIGEON_7_0::POL::RW"],[54415,"imxrt_ral::lcdif::PIGEON_7_0::STATE_MASK"],[54420,"imxrt_ral::lcdif::PIGEON_7_0::STATE_MASK::RW"],[54428,"imxrt_ral::lcdif::PIGEON_7_1"],[54430,"imxrt_ral::lcdif::PIGEON_7_1::CLR_CNT"],[54435,"imxrt_ral::lcdif::PIGEON_7_1::CLR_CNT::RW"],[54436,"imxrt_ral::lcdif::PIGEON_7_1::SET_CNT"],[54441,"imxrt_ral::lcdif::PIGEON_7_1::SET_CNT::RW"],[54442,"imxrt_ral::lcdif::PIGEON_7_2"],[54444,"imxrt_ral::lcdif::PIGEON_7_2::SIG_ANOTHER"],[54449,"imxrt_ral::lcdif::PIGEON_7_2::SIG_ANOTHER::RW"],[54450,"imxrt_ral::lcdif::PIGEON_7_2::SIG_LOGIC"],[54455,"imxrt_ral::lcdif::PIGEON_7_2::SIG_LOGIC::RW"],[54459,"imxrt_ral::lcdif::PIGEON_8_0"],[54466,"imxrt_ral::lcdif::PIGEON_8_0::EN"],[54471,"imxrt_ral::lcdif::PIGEON_8_0::INC_SEL"],[54476,"imxrt_ral::lcdif::PIGEON_8_0::INC_SEL::RW"],[54480,"imxrt_ral::lcdif::PIGEON_8_0::MASK_CNT"],[54485,"imxrt_ral::lcdif::PIGEON_8_0::MASK_CNT_SEL"],[54490,"imxrt_ral::lcdif::PIGEON_8_0::MASK_CNT_SEL::RW"],[54498,"imxrt_ral::lcdif::PIGEON_8_0::OFFSET"],[54503,"imxrt_ral::lcdif::PIGEON_8_0::POL"],[54508,"imxrt_ral::lcdif::PIGEON_8_0::POL::RW"],[54510,"imxrt_ral::lcdif::PIGEON_8_0::STATE_MASK"],[54515,"imxrt_ral::lcdif::PIGEON_8_0::STATE_MASK::RW"],[54523,"imxrt_ral::lcdif::PIGEON_8_1"],[54525,"imxrt_ral::lcdif::PIGEON_8_1::CLR_CNT"],[54530,"imxrt_ral::lcdif::PIGEON_8_1::CLR_CNT::RW"],[54531,"imxrt_ral::lcdif::PIGEON_8_1::SET_CNT"],[54536,"imxrt_ral::lcdif::PIGEON_8_1::SET_CNT::RW"],[54537,"imxrt_ral::lcdif::PIGEON_8_2"],[54539,"imxrt_ral::lcdif::PIGEON_8_2::SIG_ANOTHER"],[54544,"imxrt_ral::lcdif::PIGEON_8_2::SIG_ANOTHER::RW"],[54545,"imxrt_ral::lcdif::PIGEON_8_2::SIG_LOGIC"],[54550,"imxrt_ral::lcdif::PIGEON_8_2::SIG_LOGIC::RW"],[54554,"imxrt_ral::lcdif::PIGEON_9_0"],[54561,"imxrt_ral::lcdif::PIGEON_9_0::EN"],[54566,"imxrt_ral::lcdif::PIGEON_9_0::INC_SEL"],[54571,"imxrt_ral::lcdif::PIGEON_9_0::INC_SEL::RW"],[54575,"imxrt_ral::lcdif::PIGEON_9_0::MASK_CNT"],[54580,"imxrt_ral::lcdif::PIGEON_9_0::MASK_CNT_SEL"],[54585,"imxrt_ral::lcdif::PIGEON_9_0::MASK_CNT_SEL::RW"],[54593,"imxrt_ral::lcdif::PIGEON_9_0::OFFSET"],[54598,"imxrt_ral::lcdif::PIGEON_9_0::POL"],[54603,"imxrt_ral::lcdif::PIGEON_9_0::POL::RW"],[54605,"imxrt_ral::lcdif::PIGEON_9_0::STATE_MASK"],[54610,"imxrt_ral::lcdif::PIGEON_9_0::STATE_MASK::RW"],[54618,"imxrt_ral::lcdif::PIGEON_9_1"],[54620,"imxrt_ral::lcdif::PIGEON_9_1::CLR_CNT"],[54625,"imxrt_ral::lcdif::PIGEON_9_1::CLR_CNT::RW"],[54626,"imxrt_ral::lcdif::PIGEON_9_1::SET_CNT"],[54631,"imxrt_ral::lcdif::PIGEON_9_1::SET_CNT::RW"],[54632,"imxrt_ral::lcdif::PIGEON_9_2"],[54634,"imxrt_ral::lcdif::PIGEON_9_2::SIG_ANOTHER"],[54639,"imxrt_ral::lcdif::PIGEON_9_2::SIG_ANOTHER::RW"],[54640,"imxrt_ral::lcdif::PIGEON_9_2::SIG_LOGIC"],[54645,"imxrt_ral::lcdif::PIGEON_9_2::SIG_LOGIC::RW"],[54649,"imxrt_ral::lcdif::STAT"],[54656,"imxrt_ral::lcdif::STAT::DMA_REQ"],[54661,"imxrt_ral::lcdif::STAT::LFIFO_COUNT"],[54666,"imxrt_ral::lcdif::STAT::LFIFO_EMPTY"],[54671,"imxrt_ral::lcdif::STAT::LFIFO_FULL"],[54676,"imxrt_ral::lcdif::STAT::PRESENT"],[54681,"imxrt_ral::lcdif::STAT::TXFIFO_EMPTY"],[54686,"imxrt_ral::lcdif::STAT::TXFIFO_FULL"],[54691,"imxrt_ral::lcdif::TRANSFER_COUNT"],[54693,"imxrt_ral::lcdif::TRANSFER_COUNT::H_COUNT"],[54698,"imxrt_ral::lcdif::TRANSFER_COUNT::V_COUNT"],[54703,"imxrt_ral::lcdif::VDCTRL0"],[54713,"imxrt_ral::lcdif::VDCTRL0::DOTCLK_POL"],[54718,"imxrt_ral::lcdif::VDCTRL0::ENABLE_POL"],[54723,"imxrt_ral::lcdif::VDCTRL0::ENABLE_PRESENT"],[54728,"imxrt_ral::lcdif::VDCTRL0::HALF_LINE"],[54733,"imxrt_ral::lcdif::VDCTRL0::HALF_LINE_MODE"],[54738,"imxrt_ral::lcdif::VDCTRL0::HSYNC_POL"],[54743,"imxrt_ral::lcdif::VDCTRL0::VSYNC_PERIOD_UNIT"],[54748,"imxrt_ral::lcdif::VDCTRL0::VSYNC_POL"],[54753,"imxrt_ral::lcdif::VDCTRL0::VSYNC_PULSE_WIDTH"],[54758,"imxrt_ral::lcdif::VDCTRL0::VSYNC_PULSE_WIDTH_UNIT"],[54763,"imxrt_ral::lcdif::VDCTRL0_CLR"],[54773,"imxrt_ral::lcdif::VDCTRL0_CLR::DOTCLK_POL"],[54778,"imxrt_ral::lcdif::VDCTRL0_CLR::ENABLE_POL"],[54783,"imxrt_ral::lcdif::VDCTRL0_CLR::ENABLE_PRESENT"],[54788,"imxrt_ral::lcdif::VDCTRL0_CLR::HALF_LINE"],[54793,"imxrt_ral::lcdif::VDCTRL0_CLR::HALF_LINE_MODE"],[54798,"imxrt_ral::lcdif::VDCTRL0_CLR::HSYNC_POL"],[54803,"imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_PERIOD_UNIT"],[54808,"imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_POL"],[54813,"imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_PULSE_WIDTH"],[54818,"imxrt_ral::lcdif::VDCTRL0_CLR::VSYNC_PULSE_WIDTH_UNIT"],[54823,"imxrt_ral::lcdif::VDCTRL0_SET"],[54833,"imxrt_ral::lcdif::VDCTRL0_SET::DOTCLK_POL"],[54838,"imxrt_ral::lcdif::VDCTRL0_SET::ENABLE_POL"],[54843,"imxrt_ral::lcdif::VDCTRL0_SET::ENABLE_PRESENT"],[54848,"imxrt_ral::lcdif::VDCTRL0_SET::HALF_LINE"],[54853,"imxrt_ral::lcdif::VDCTRL0_SET::HALF_LINE_MODE"],[54858,"imxrt_ral::lcdif::VDCTRL0_SET::HSYNC_POL"],[54863,"imxrt_ral::lcdif::VDCTRL0_SET::VSYNC_PERIOD_UNIT"],[54868,"imxrt_ral::lcdif::VDCTRL0_SET::VSYNC_POL"],[54873,"imxrt_ral::lcdif::VDCTRL0_SET::VSYNC_PULSE_WIDTH"],[54878,"imxrt_ral::lcdif::VDCTRL0_SET::VSYNC_PULSE_WIDTH_UNIT"],[54883,"imxrt_ral::lcdif::VDCTRL0_TOG"],[54893,"imxrt_ral::lcdif::VDCTRL0_TOG::DOTCLK_POL"],[54898,"imxrt_ral::lcdif::VDCTRL0_TOG::ENABLE_POL"],[54903,"imxrt_ral::lcdif::VDCTRL0_TOG::ENABLE_PRESENT"],[54908,"imxrt_ral::lcdif::VDCTRL0_TOG::HALF_LINE"],[54913,"imxrt_ral::lcdif::VDCTRL0_TOG::HALF_LINE_MODE"],[54918,"imxrt_ral::lcdif::VDCTRL0_TOG::HSYNC_POL"],[54923,"imxrt_ral::lcdif::VDCTRL0_TOG::VSYNC_PERIOD_UNIT"],[54928,"imxrt_ral::lcdif::VDCTRL0_TOG::VSYNC_POL"],[54933,"imxrt_ral::lcdif::VDCTRL0_TOG::VSYNC_PULSE_WIDTH"],[54938,"imxrt_ral::lcdif::VDCTRL0_TOG::VSYNC_PULSE_WIDTH_UNIT"],[54943,"imxrt_ral::lcdif::VDCTRL1"],[54944,"imxrt_ral::lcdif::VDCTRL1::VSYNC_PERIOD"],[54949,"imxrt_ral::lcdif::VDCTRL2"],[54951,"imxrt_ral::lcdif::VDCTRL2::HSYNC_PERIOD"],[54956,"imxrt_ral::lcdif::VDCTRL2::HSYNC_PULSE_WIDTH"],[54961,"imxrt_ral::lcdif::VDCTRL3"],[54965,"imxrt_ral::lcdif::VDCTRL3::HORIZONTAL_WAIT_CNT"],[54970,"imxrt_ral::lcdif::VDCTRL3::MUX_SYNC_SIGNALS"],[54975,"imxrt_ral::lcdif::VDCTRL3::VERTICAL_WAIT_CNT"],[54980,"imxrt_ral::lcdif::VDCTRL3::VSYNC_ONLY"],[54985,"imxrt_ral::lcdif::VDCTRL4"],[54988,"imxrt_ral::lcdif::VDCTRL4::DOTCLK_DLY_SEL"],[54993,"imxrt_ral::lcdif::VDCTRL4::DOTCLK_H_VALID_DATA_CNT"],[54998,"imxrt_ral::lcdif::VDCTRL4::SYNC_SIGNALS_ON"],[55003,"imxrt_ral::lpi2c"],[55081,"imxrt_ral::lpi2c::MCCR0"],[55085,"imxrt_ral::lpi2c::MCCR0::CLKHI"],[55090,"imxrt_ral::lpi2c::MCCR0::CLKLO"],[55095,"imxrt_ral::lpi2c::MCCR0::DATAVD"],[55100,"imxrt_ral::lpi2c::MCCR0::SETHOLD"],[55105,"imxrt_ral::lpi2c::MCCR1"],[55109,"imxrt_ral::lpi2c::MCCR1::CLKHI"],[55114,"imxrt_ral::lpi2c::MCCR1::CLKLO"],[55119,"imxrt_ral::lpi2c::MCCR1::DATAVD"],[55124,"imxrt_ral::lpi2c::MCCR1::SETHOLD"],[55129,"imxrt_ral::lpi2c::MCFGR0"],[55134,"imxrt_ral::lpi2c::MCFGR0::CIRFIFO"],[55139,"imxrt_ral::lpi2c::MCFGR0::CIRFIFO::RW"],[55141,"imxrt_ral::lpi2c::MCFGR0::HREN"],[55146,"imxrt_ral::lpi2c::MCFGR0::HREN::RW"],[55148,"imxrt_ral::lpi2c::MCFGR0::HRPOL"],[55153,"imxrt_ral::lpi2c::MCFGR0::HRPOL::RW"],[55155,"imxrt_ral::lpi2c::MCFGR0::HRSEL"],[55160,"imxrt_ral::lpi2c::MCFGR0::HRSEL::RW"],[55162,"imxrt_ral::lpi2c::MCFGR0::RDMO"],[55167,"imxrt_ral::lpi2c::MCFGR0::RDMO::RW"],[55169,"imxrt_ral::lpi2c::MCFGR1"],[55175,"imxrt_ral::lpi2c::MCFGR1::AUTOSTOP"],[55180,"imxrt_ral::lpi2c::MCFGR1::AUTOSTOP::RW"],[55182,"imxrt_ral::lpi2c::MCFGR1::IGNACK"],[55187,"imxrt_ral::lpi2c::MCFGR1::IGNACK::RW"],[55189,"imxrt_ral::lpi2c::MCFGR1::MATCFG"],[55194,"imxrt_ral::lpi2c::MCFGR1::MATCFG::RW"],[55201,"imxrt_ral::lpi2c::MCFGR1::PINCFG"],[55206,"imxrt_ral::lpi2c::MCFGR1::PINCFG::RW"],[55214,"imxrt_ral::lpi2c::MCFGR1::PRESCALE"],[55219,"imxrt_ral::lpi2c::MCFGR1::PRESCALE::RW"],[55227,"imxrt_ral::lpi2c::MCFGR1::TIMECFG"],[55232,"imxrt_ral::lpi2c::MCFGR1::TIMECFG::RW"],[55234,"imxrt_ral::lpi2c::MCFGR2"],[55237,"imxrt_ral::lpi2c::MCFGR2::BUSIDLE"],[55242,"imxrt_ral::lpi2c::MCFGR2::FILTSCL"],[55247,"imxrt_ral::lpi2c::MCFGR2::FILTSDA"],[55252,"imxrt_ral::lpi2c::MCFGR3"],[55253,"imxrt_ral::lpi2c::MCFGR3::PINLOW"],[55258,"imxrt_ral::lpi2c::MCR"],[55264,"imxrt_ral::lpi2c::MCR::DBGEN"],[55269,"imxrt_ral::lpi2c::MCR::DBGEN::RW"],[55271,"imxrt_ral::lpi2c::MCR::DOZEN"],[55276,"imxrt_ral::lpi2c::MCR::DOZEN::RW"],[55278,"imxrt_ral::lpi2c::MCR::MEN"],[55283,"imxrt_ral::lpi2c::MCR::MEN::RW"],[55285,"imxrt_ral::lpi2c::MCR::RRF"],[55290,"imxrt_ral::lpi2c::MCR::RRF::RW"],[55292,"imxrt_ral::lpi2c::MCR::RST"],[55297,"imxrt_ral::lpi2c::MCR::RST::RW"],[55299,"imxrt_ral::lpi2c::MCR::RTF"],[55304,"imxrt_ral::lpi2c::MCR::RTF::RW"],[55306,"imxrt_ral::lpi2c::MDER"],[55308,"imxrt_ral::lpi2c::MDER::RDDE"],[55313,"imxrt_ral::lpi2c::MDER::RDDE::RW"],[55315,"imxrt_ral::lpi2c::MDER::TDDE"],[55320,"imxrt_ral::lpi2c::MDER::TDDE::RW"],[55322,"imxrt_ral::lpi2c::MDMR"],[55324,"imxrt_ral::lpi2c::MDMR::MATCH0"],[55329,"imxrt_ral::lpi2c::MDMR::MATCH1"],[55334,"imxrt_ral::lpi2c::MFCR"],[55336,"imxrt_ral::lpi2c::MFCR::RXWATER"],[55341,"imxrt_ral::lpi2c::MFCR::TXWATER"],[55346,"imxrt_ral::lpi2c::MFSR"],[55348,"imxrt_ral::lpi2c::MFSR::RXCOUNT"],[55353,"imxrt_ral::lpi2c::MFSR::TXCOUNT"],[55358,"imxrt_ral::lpi2c::MIER"],[55367,"imxrt_ral::lpi2c::MIER::ALIE"],[55372,"imxrt_ral::lpi2c::MIER::ALIE::RW"],[55374,"imxrt_ral::lpi2c::MIER::DMIE"],[55379,"imxrt_ral::lpi2c::MIER::DMIE::RW"],[55381,"imxrt_ral::lpi2c::MIER::EPIE"],[55386,"imxrt_ral::lpi2c::MIER::EPIE::RW"],[55388,"imxrt_ral::lpi2c::MIER::FEIE"],[55393,"imxrt_ral::lpi2c::MIER::FEIE::RW"],[55395,"imxrt_ral::lpi2c::MIER::NDIE"],[55400,"imxrt_ral::lpi2c::MIER::NDIE::RW"],[55402,"imxrt_ral::lpi2c::MIER::PLTIE"],[55407,"imxrt_ral::lpi2c::MIER::PLTIE::RW"],[55409,"imxrt_ral::lpi2c::MIER::RDIE"],[55414,"imxrt_ral::lpi2c::MIER::RDIE::RW"],[55416,"imxrt_ral::lpi2c::MIER::SDIE"],[55421,"imxrt_ral::lpi2c::MIER::SDIE::RW"],[55423,"imxrt_ral::lpi2c::MIER::TDIE"],[55428,"imxrt_ral::lpi2c::MIER::TDIE::RW"],[55430,"imxrt_ral::lpi2c::MRDR"],[55432,"imxrt_ral::lpi2c::MRDR::DATA"],[55437,"imxrt_ral::lpi2c::MRDR::RXEMPTY"],[55442,"imxrt_ral::lpi2c::MRDR::RXEMPTY::RW"],[55444,"imxrt_ral::lpi2c::MSR"],[55455,"imxrt_ral::lpi2c::MSR::ALF"],[55460,"imxrt_ral::lpi2c::MSR::ALF::RW"],[55462,"imxrt_ral::lpi2c::MSR::BBF"],[55467,"imxrt_ral::lpi2c::MSR::BBF::RW"],[55469,"imxrt_ral::lpi2c::MSR::DMF"],[55474,"imxrt_ral::lpi2c::MSR::DMF::RW"],[55476,"imxrt_ral::lpi2c::MSR::EPF"],[55481,"imxrt_ral::lpi2c::MSR::EPF::RW"],[55483,"imxrt_ral::lpi2c::MSR::FEF"],[55488,"imxrt_ral::lpi2c::MSR::FEF::RW"],[55490,"imxrt_ral::lpi2c::MSR::MBF"],[55495,"imxrt_ral::lpi2c::MSR::MBF::RW"],[55497,"imxrt_ral::lpi2c::MSR::NDF"],[55502,"imxrt_ral::lpi2c::MSR::NDF::RW"],[55504,"imxrt_ral::lpi2c::MSR::PLTF"],[55509,"imxrt_ral::lpi2c::MSR::PLTF::RW"],[55511,"imxrt_ral::lpi2c::MSR::RDF"],[55516,"imxrt_ral::lpi2c::MSR::RDF::RW"],[55518,"imxrt_ral::lpi2c::MSR::SDF"],[55523,"imxrt_ral::lpi2c::MSR::SDF::RW"],[55525,"imxrt_ral::lpi2c::MSR::TDF"],[55530,"imxrt_ral::lpi2c::MSR::TDF::RW"],[55532,"imxrt_ral::lpi2c::MTDR"],[55534,"imxrt_ral::lpi2c::MTDR::CMD"],[55539,"imxrt_ral::lpi2c::MTDR::CMD::RW"],[55547,"imxrt_ral::lpi2c::MTDR::DATA"],[55552,"imxrt_ral::lpi2c::PARAM"],[55554,"imxrt_ral::lpi2c::PARAM::MRXFIFO"],[55559,"imxrt_ral::lpi2c::PARAM::MTXFIFO"],[55564,"imxrt_ral::lpi2c::SAMR"],[55566,"imxrt_ral::lpi2c::SAMR::ADDR0"],[55571,"imxrt_ral::lpi2c::SAMR::ADDR1"],[55576,"imxrt_ral::lpi2c::SASR"],[55578,"imxrt_ral::lpi2c::SASR::ANV"],[55583,"imxrt_ral::lpi2c::SASR::ANV::RW"],[55585,"imxrt_ral::lpi2c::SASR::RADDR"],[55590,"imxrt_ral::lpi2c::SCFGR1"],[55601,"imxrt_ral::lpi2c::SCFGR1::ACKSTALL"],[55606,"imxrt_ral::lpi2c::SCFGR1::ACKSTALL::RW"],[55608,"imxrt_ral::lpi2c::SCFGR1::ADDRCFG"],[55613,"imxrt_ral::lpi2c::SCFGR1::ADDRCFG::RW"],[55621,"imxrt_ral::lpi2c::SCFGR1::ADRSTALL"],[55626,"imxrt_ral::lpi2c::SCFGR1::ADRSTALL::RW"],[55628,"imxrt_ral::lpi2c::SCFGR1::GCEN"],[55633,"imxrt_ral::lpi2c::SCFGR1::GCEN::RW"],[55635,"imxrt_ral::lpi2c::SCFGR1::HSMEN"],[55640,"imxrt_ral::lpi2c::SCFGR1::HSMEN::RW"],[55642,"imxrt_ral::lpi2c::SCFGR1::IGNACK"],[55647,"imxrt_ral::lpi2c::SCFGR1::IGNACK::RW"],[55649,"imxrt_ral::lpi2c::SCFGR1::RXCFG"],[55654,"imxrt_ral::lpi2c::SCFGR1::RXCFG::RW"],[55656,"imxrt_ral::lpi2c::SCFGR1::RXSTALL"],[55661,"imxrt_ral::lpi2c::SCFGR1::RXSTALL::RW"],[55663,"imxrt_ral::lpi2c::SCFGR1::SAEN"],[55668,"imxrt_ral::lpi2c::SCFGR1::SAEN::RW"],[55670,"imxrt_ral::lpi2c::SCFGR1::TXCFG"],[55675,"imxrt_ral::lpi2c::SCFGR1::TXCFG::RW"],[55677,"imxrt_ral::lpi2c::SCFGR1::TXDSTALL"],[55682,"imxrt_ral::lpi2c::SCFGR1::TXDSTALL::RW"],[55684,"imxrt_ral::lpi2c::SCFGR2"],[55688,"imxrt_ral::lpi2c::SCFGR2::CLKHOLD"],[55693,"imxrt_ral::lpi2c::SCFGR2::DATAVD"],[55698,"imxrt_ral::lpi2c::SCFGR2::FILTSCL"],[55703,"imxrt_ral::lpi2c::SCFGR2::FILTSDA"],[55708,"imxrt_ral::lpi2c::SCR"],[55714,"imxrt_ral::lpi2c::SCR::FILTDZ"],[55719,"imxrt_ral::lpi2c::SCR::FILTDZ::RW"],[55721,"imxrt_ral::lpi2c::SCR::FILTEN"],[55726,"imxrt_ral::lpi2c::SCR::FILTEN::RW"],[55728,"imxrt_ral::lpi2c::SCR::RRF"],[55733,"imxrt_ral::lpi2c::SCR::RRF::RW"],[55735,"imxrt_ral::lpi2c::SCR::RST"],[55740,"imxrt_ral::lpi2c::SCR::RST::RW"],[55742,"imxrt_ral::lpi2c::SCR::RTF"],[55747,"imxrt_ral::lpi2c::SCR::RTF::RW"],[55749,"imxrt_ral::lpi2c::SCR::SEN"],[55754,"imxrt_ral::lpi2c::SCR::SEN::RW"],[55756,"imxrt_ral::lpi2c::SDER"],[55759,"imxrt_ral::lpi2c::SDER::AVDE"],[55764,"imxrt_ral::lpi2c::SDER::AVDE::RW"],[55766,"imxrt_ral::lpi2c::SDER::RDDE"],[55771,"imxrt_ral::lpi2c::SDER::RDDE::RW"],[55773,"imxrt_ral::lpi2c::SDER::TDDE"],[55778,"imxrt_ral::lpi2c::SDER::TDDE::RW"],[55780,"imxrt_ral::lpi2c::SIER"],[55792,"imxrt_ral::lpi2c::SIER::AM0IE"],[55797,"imxrt_ral::lpi2c::SIER::AM0IE::RW"],[55799,"imxrt_ral::lpi2c::SIER::AM1IE"],[55804,"imxrt_ral::lpi2c::SIER::AM1IE::RW"],[55806,"imxrt_ral::lpi2c::SIER::AVIE"],[55811,"imxrt_ral::lpi2c::SIER::AVIE::RW"],[55813,"imxrt_ral::lpi2c::SIER::BEIE"],[55818,"imxrt_ral::lpi2c::SIER::BEIE::RW"],[55820,"imxrt_ral::lpi2c::SIER::FEIE"],[55825,"imxrt_ral::lpi2c::SIER::FEIE::RW"],[55827,"imxrt_ral::lpi2c::SIER::GCIE"],[55832,"imxrt_ral::lpi2c::SIER::GCIE::RW"],[55834,"imxrt_ral::lpi2c::SIER::RDIE"],[55839,"imxrt_ral::lpi2c::SIER::RDIE::RW"],[55841,"imxrt_ral::lpi2c::SIER::RSIE"],[55846,"imxrt_ral::lpi2c::SIER::RSIE::RW"],[55848,"imxrt_ral::lpi2c::SIER::SARIE"],[55853,"imxrt_ral::lpi2c::SIER::SARIE::RW"],[55855,"imxrt_ral::lpi2c::SIER::SDIE"],[55860,"imxrt_ral::lpi2c::SIER::SDIE::RW"],[55862,"imxrt_ral::lpi2c::SIER::TAIE"],[55867,"imxrt_ral::lpi2c::SIER::TAIE::RW"],[55869,"imxrt_ral::lpi2c::SIER::TDIE"],[55874,"imxrt_ral::lpi2c::SIER::TDIE::RW"],[55876,"imxrt_ral::lpi2c::SRDR"],[55879,"imxrt_ral::lpi2c::SRDR::DATA"],[55884,"imxrt_ral::lpi2c::SRDR::RXEMPTY"],[55889,"imxrt_ral::lpi2c::SRDR::RXEMPTY::RW"],[55891,"imxrt_ral::lpi2c::SRDR::SOF"],[55896,"imxrt_ral::lpi2c::SRDR::SOF::RW"],[55898,"imxrt_ral::lpi2c::SSR"],[55912,"imxrt_ral::lpi2c::SSR::AM0F"],[55917,"imxrt_ral::lpi2c::SSR::AM0F::RW"],[55919,"imxrt_ral::lpi2c::SSR::AM1F"],[55924,"imxrt_ral::lpi2c::SSR::AM1F::RW"],[55926,"imxrt_ral::lpi2c::SSR::AVF"],[55931,"imxrt_ral::lpi2c::SSR::AVF::RW"],[55933,"imxrt_ral::lpi2c::SSR::BBF"],[55938,"imxrt_ral::lpi2c::SSR::BBF::RW"],[55940,"imxrt_ral::lpi2c::SSR::BEF"],[55945,"imxrt_ral::lpi2c::SSR::BEF::RW"],[55947,"imxrt_ral::lpi2c::SSR::FEF"],[55952,"imxrt_ral::lpi2c::SSR::FEF::RW"],[55954,"imxrt_ral::lpi2c::SSR::GCF"],[55959,"imxrt_ral::lpi2c::SSR::GCF::RW"],[55961,"imxrt_ral::lpi2c::SSR::RDF"],[55966,"imxrt_ral::lpi2c::SSR::RDF::RW"],[55968,"imxrt_ral::lpi2c::SSR::RSF"],[55973,"imxrt_ral::lpi2c::SSR::RSF::RW"],[55975,"imxrt_ral::lpi2c::SSR::SARF"],[55980,"imxrt_ral::lpi2c::SSR::SARF::RW"],[55982,"imxrt_ral::lpi2c::SSR::SBF"],[55987,"imxrt_ral::lpi2c::SSR::SBF::RW"],[55989,"imxrt_ral::lpi2c::SSR::SDF"],[55994,"imxrt_ral::lpi2c::SSR::SDF::RW"],[55996,"imxrt_ral::lpi2c::SSR::TAF"],[56001,"imxrt_ral::lpi2c::SSR::TAF::RW"],[56003,"imxrt_ral::lpi2c::SSR::TDF"],[56008,"imxrt_ral::lpi2c::SSR::TDF::RW"],[56010,"imxrt_ral::lpi2c::STAR"],[56011,"imxrt_ral::lpi2c::STAR::TXNACK"],[56016,"imxrt_ral::lpi2c::STAR::TXNACK::RW"],[56018,"imxrt_ral::lpi2c::STDR"],[56019,"imxrt_ral::lpi2c::STDR::DATA"],[56024,"imxrt_ral::lpi2c::VERID"],[56027,"imxrt_ral::lpi2c::VERID::FEATURE"],[56032,"imxrt_ral::lpi2c::VERID::FEATURE::RW"],[56034,"imxrt_ral::lpi2c::VERID::MAJOR"],[56039,"imxrt_ral::lpi2c::VERID::MINOR"],[56044,"imxrt_ral::lpspi"],[56100,"imxrt_ral::lpspi::CCR"],[56104,"imxrt_ral::lpspi::CCR::DBT"],[56109,"imxrt_ral::lpspi::CCR::PCSSCK"],[56114,"imxrt_ral::lpspi::CCR::SCKDIV"],[56119,"imxrt_ral::lpspi::CCR::SCKPCS"],[56124,"imxrt_ral::lpspi::CFGR0"],[56129,"imxrt_ral::lpspi::CFGR0::CIRFIFO"],[56134,"imxrt_ral::lpspi::CFGR0::CIRFIFO::RW"],[56136,"imxrt_ral::lpspi::CFGR0::HREN"],[56141,"imxrt_ral::lpspi::CFGR0::HRPOL"],[56146,"imxrt_ral::lpspi::CFGR0::HRSEL"],[56151,"imxrt_ral::lpspi::CFGR0::RDMO"],[56156,"imxrt_ral::lpspi::CFGR0::RDMO::RW"],[56158,"imxrt_ral::lpspi::CFGR1"],[56167,"imxrt_ral::lpspi::CFGR1::AUTOPCS"],[56172,"imxrt_ral::lpspi::CFGR1::AUTOPCS::RW"],[56174,"imxrt_ral::lpspi::CFGR1::MASTER"],[56179,"imxrt_ral::lpspi::CFGR1::MASTER::RW"],[56181,"imxrt_ral::lpspi::CFGR1::MATCFG"],[56186,"imxrt_ral::lpspi::CFGR1::MATCFG::RW"],[56193,"imxrt_ral::lpspi::CFGR1::NOSTALL"],[56198,"imxrt_ral::lpspi::CFGR1::NOSTALL::RW"],[56200,"imxrt_ral::lpspi::CFGR1::OUTCFG"],[56205,"imxrt_ral::lpspi::CFGR1::OUTCFG::RW"],[56207,"imxrt_ral::lpspi::CFGR1::PCSCFG"],[56212,"imxrt_ral::lpspi::CFGR1::PCSCFG::RW"],[56214,"imxrt_ral::lpspi::CFGR1::PCSPOL"],[56219,"imxrt_ral::lpspi::CFGR1::PINCFG"],[56224,"imxrt_ral::lpspi::CFGR1::PINCFG::RW"],[56228,"imxrt_ral::lpspi::CFGR1::SAMPLE"],[56233,"imxrt_ral::lpspi::CFGR1::SAMPLE::RW"],[56235,"imxrt_ral::lpspi::CR"],[56241,"imxrt_ral::lpspi::CR::DBGEN"],[56246,"imxrt_ral::lpspi::CR::DBGEN::RW"],[56248,"imxrt_ral::lpspi::CR::DOZEN"],[56253,"imxrt_ral::lpspi::CR::DOZEN::RW"],[56255,"imxrt_ral::lpspi::CR::MEN"],[56260,"imxrt_ral::lpspi::CR::MEN::RW"],[56262,"imxrt_ral::lpspi::CR::RRF"],[56267,"imxrt_ral::lpspi::CR::RRF::RW"],[56269,"imxrt_ral::lpspi::CR::RST"],[56274,"imxrt_ral::lpspi::CR::RST::RW"],[56276,"imxrt_ral::lpspi::CR::RTF"],[56281,"imxrt_ral::lpspi::CR::RTF::RW"],[56283,"imxrt_ral::lpspi::DER"],[56285,"imxrt_ral::lpspi::DER::RDDE"],[56290,"imxrt_ral::lpspi::DER::RDDE::RW"],[56292,"imxrt_ral::lpspi::DER::TDDE"],[56297,"imxrt_ral::lpspi::DER::TDDE::RW"],[56299,"imxrt_ral::lpspi::DMR0"],[56300,"imxrt_ral::lpspi::DMR0::MATCH0"],[56305,"imxrt_ral::lpspi::DMR1"],[56306,"imxrt_ral::lpspi::DMR1::MATCH1"],[56311,"imxrt_ral::lpspi::FCR"],[56313,"imxrt_ral::lpspi::FCR::RXWATER"],[56318,"imxrt_ral::lpspi::FCR::TXWATER"],[56323,"imxrt_ral::lpspi::FSR"],[56325,"imxrt_ral::lpspi::FSR::RXCOUNT"],[56330,"imxrt_ral::lpspi::FSR::TXCOUNT"],[56335,"imxrt_ral::lpspi::IER"],[56343,"imxrt_ral::lpspi::IER::DMIE"],[56348,"imxrt_ral::lpspi::IER::DMIE::RW"],[56350,"imxrt_ral::lpspi::IER::FCIE"],[56355,"imxrt_ral::lpspi::IER::FCIE::RW"],[56357,"imxrt_ral::lpspi::IER::RDIE"],[56362,"imxrt_ral::lpspi::IER::RDIE::RW"],[56364,"imxrt_ral::lpspi::IER::REIE"],[56369,"imxrt_ral::lpspi::IER::REIE::RW"],[56371,"imxrt_ral::lpspi::IER::TCIE"],[56376,"imxrt_ral::lpspi::IER::TCIE::RW"],[56378,"imxrt_ral::lpspi::IER::TDIE"],[56383,"imxrt_ral::lpspi::IER::TDIE::RW"],[56385,"imxrt_ral::lpspi::IER::TEIE"],[56390,"imxrt_ral::lpspi::IER::TEIE::RW"],[56392,"imxrt_ral::lpspi::IER::WCIE"],[56397,"imxrt_ral::lpspi::IER::WCIE::RW"],[56399,"imxrt_ral::lpspi::PARAM"],[56402,"imxrt_ral::lpspi::PARAM::PCSNUM"],[56407,"imxrt_ral::lpspi::PARAM::RXFIFO"],[56412,"imxrt_ral::lpspi::PARAM::TXFIFO"],[56417,"imxrt_ral::lpspi::RDR"],[56418,"imxrt_ral::lpspi::RDR::DATA"],[56423,"imxrt_ral::lpspi::RSR"],[56425,"imxrt_ral::lpspi::RSR::RXEMPTY"],[56430,"imxrt_ral::lpspi::RSR::RXEMPTY::RW"],[56432,"imxrt_ral::lpspi::RSR::SOF"],[56437,"imxrt_ral::lpspi::RSR::SOF::RW"],[56439,"imxrt_ral::lpspi::SR"],[56448,"imxrt_ral::lpspi::SR::DMF"],[56453,"imxrt_ral::lpspi::SR::DMF::RW"],[56455,"imxrt_ral::lpspi::SR::FCF"],[56460,"imxrt_ral::lpspi::SR::FCF::RW"],[56462,"imxrt_ral::lpspi::SR::MBF"],[56467,"imxrt_ral::lpspi::SR::MBF::RW"],[56469,"imxrt_ral::lpspi::SR::RDF"],[56474,"imxrt_ral::lpspi::SR::RDF::RW"],[56476,"imxrt_ral::lpspi::SR::REF"],[56481,"imxrt_ral::lpspi::SR::REF::RW"],[56483,"imxrt_ral::lpspi::SR::TCF"],[56488,"imxrt_ral::lpspi::SR::TCF::RW"],[56490,"imxrt_ral::lpspi::SR::TDF"],[56495,"imxrt_ral::lpspi::SR::TDF::RW"],[56497,"imxrt_ral::lpspi::SR::TEF"],[56502,"imxrt_ral::lpspi::SR::TEF::RW"],[56504,"imxrt_ral::lpspi::SR::WCF"],[56509,"imxrt_ral::lpspi::SR::WCF::RW"],[56511,"imxrt_ral::lpspi::TCR"],[56523,"imxrt_ral::lpspi::TCR::BYSW"],[56528,"imxrt_ral::lpspi::TCR::BYSW::RW"],[56530,"imxrt_ral::lpspi::TCR::CONT"],[56535,"imxrt_ral::lpspi::TCR::CONT::RW"],[56537,"imxrt_ral::lpspi::TCR::CONTC"],[56542,"imxrt_ral::lpspi::TCR::CONTC::RW"],[56544,"imxrt_ral::lpspi::TCR::CPHA"],[56549,"imxrt_ral::lpspi::TCR::CPHA::RW"],[56551,"imxrt_ral::lpspi::TCR::CPOL"],[56556,"imxrt_ral::lpspi::TCR::CPOL::RW"],[56558,"imxrt_ral::lpspi::TCR::FRAMESZ"],[56563,"imxrt_ral::lpspi::TCR::LSBF"],[56568,"imxrt_ral::lpspi::TCR::LSBF::RW"],[56570,"imxrt_ral::lpspi::TCR::PCS"],[56575,"imxrt_ral::lpspi::TCR::PCS::RW"],[56579,"imxrt_ral::lpspi::TCR::PRESCALE"],[56584,"imxrt_ral::lpspi::TCR::PRESCALE::RW"],[56592,"imxrt_ral::lpspi::TCR::RXMSK"],[56597,"imxrt_ral::lpspi::TCR::RXMSK::RW"],[56599,"imxrt_ral::lpspi::TCR::TXMSK"],[56604,"imxrt_ral::lpspi::TCR::TXMSK::RW"],[56606,"imxrt_ral::lpspi::TCR::WIDTH"],[56611,"imxrt_ral::lpspi::TCR::WIDTH::RW"],[56614,"imxrt_ral::lpspi::TDR"],[56615,"imxrt_ral::lpspi::TDR::DATA"],[56620,"imxrt_ral::lpspi::VERID"],[56623,"imxrt_ral::lpspi::VERID::FEATURE"],[56628,"imxrt_ral::lpspi::VERID::FEATURE::RW"],[56629,"imxrt_ral::lpspi::VERID::MAJOR"],[56634,"imxrt_ral::lpspi::VERID::MINOR"],[56639,"imxrt_ral::lpuart"],[56697,"imxrt_ral::lpuart::BAUD"],[56711,"imxrt_ral::lpuart::BAUD::BOTHEDGE"],[56716,"imxrt_ral::lpuart::BAUD::BOTHEDGE::RW"],[56718,"imxrt_ral::lpuart::BAUD::LBKDIE"],[56723,"imxrt_ral::lpuart::BAUD::LBKDIE::RW"],[56725,"imxrt_ral::lpuart::BAUD::M10"],[56730,"imxrt_ral::lpuart::BAUD::M10::RW"],[56732,"imxrt_ral::lpuart::BAUD::MAEN1"],[56737,"imxrt_ral::lpuart::BAUD::MAEN1::RW"],[56739,"imxrt_ral::lpuart::BAUD::MAEN2"],[56744,"imxrt_ral::lpuart::BAUD::MAEN2::RW"],[56746,"imxrt_ral::lpuart::BAUD::MATCFG"],[56751,"imxrt_ral::lpuart::BAUD::MATCFG::RW"],[56755,"imxrt_ral::lpuart::BAUD::OSR"],[56760,"imxrt_ral::lpuart::BAUD::OSR::RW"],[56790,"imxrt_ral::lpuart::BAUD::RDMAE"],[56795,"imxrt_ral::lpuart::BAUD::RDMAE::RW"],[56797,"imxrt_ral::lpuart::BAUD::RESYNCDIS"],[56802,"imxrt_ral::lpuart::BAUD::RESYNCDIS::RW"],[56804,"imxrt_ral::lpuart::BAUD::RIDMAE"],[56809,"imxrt_ral::lpuart::BAUD::RIDMAE::RW"],[56811,"imxrt_ral::lpuart::BAUD::RXEDGIE"],[56816,"imxrt_ral::lpuart::BAUD::RXEDGIE::RW"],[56818,"imxrt_ral::lpuart::BAUD::SBNS"],[56823,"imxrt_ral::lpuart::BAUD::SBNS::RW"],[56825,"imxrt_ral::lpuart::BAUD::SBR"],[56830,"imxrt_ral::lpuart::BAUD::TDMAE"],[56835,"imxrt_ral::lpuart::BAUD::TDMAE::RW"],[56837,"imxrt_ral::lpuart::CTRL"],[56865,"imxrt_ral::lpuart::CTRL::DOZEEN"],[56870,"imxrt_ral::lpuart::CTRL::DOZEEN::RW"],[56872,"imxrt_ral::lpuart::CTRL::FEIE"],[56877,"imxrt_ral::lpuart::CTRL::FEIE::RW"],[56879,"imxrt_ral::lpuart::CTRL::IDLECFG"],[56884,"imxrt_ral::lpuart::CTRL::IDLECFG::RW"],[56892,"imxrt_ral::lpuart::CTRL::ILIE"],[56897,"imxrt_ral::lpuart::CTRL::ILIE::RW"],[56899,"imxrt_ral::lpuart::CTRL::ILT"],[56904,"imxrt_ral::lpuart::CTRL::ILT::RW"],[56906,"imxrt_ral::lpuart::CTRL::LOOPS"],[56911,"imxrt_ral::lpuart::CTRL::LOOPS::RW"],[56913,"imxrt_ral::lpuart::CTRL::M"],[56918,"imxrt_ral::lpuart::CTRL::M7"],[56923,"imxrt_ral::lpuart::CTRL::M7::RW"],[56925,"imxrt_ral::lpuart::CTRL::M::RW"],[56927,"imxrt_ral::lpuart::CTRL::MA1IE"],[56932,"imxrt_ral::lpuart::CTRL::MA1IE::RW"],[56934,"imxrt_ral::lpuart::CTRL::MA2IE"],[56939,"imxrt_ral::lpuart::CTRL::MA2IE::RW"],[56941,"imxrt_ral::lpuart::CTRL::NEIE"],[56946,"imxrt_ral::lpuart::CTRL::NEIE::RW"],[56948,"imxrt_ral::lpuart::CTRL::ORIE"],[56953,"imxrt_ral::lpuart::CTRL::ORIE::RW"],[56955,"imxrt_ral::lpuart::CTRL::PE"],[56960,"imxrt_ral::lpuart::CTRL::PE::RW"],[56962,"imxrt_ral::lpuart::CTRL::PEIE"],[56967,"imxrt_ral::lpuart::CTRL::PEIE::RW"],[56969,"imxrt_ral::lpuart::CTRL::PT"],[56974,"imxrt_ral::lpuart::CTRL::PT::RW"],[56976,"imxrt_ral::lpuart::CTRL::R8T9"],[56981,"imxrt_ral::lpuart::CTRL::R9T8"],[56986,"imxrt_ral::lpuart::CTRL::RE"],[56991,"imxrt_ral::lpuart::CTRL::RE::RW"],[56993,"imxrt_ral::lpuart::CTRL::RIE"],[56998,"imxrt_ral::lpuart::CTRL::RIE::RW"],[57000,"imxrt_ral::lpuart::CTRL::RSRC"],[57005,"imxrt_ral::lpuart::CTRL::RSRC::RW"],[57007,"imxrt_ral::lpuart::CTRL::RWU"],[57012,"imxrt_ral::lpuart::CTRL::RWU::RW"],[57014,"imxrt_ral::lpuart::CTRL::SBK"],[57019,"imxrt_ral::lpuart::CTRL::SBK::RW"],[57021,"imxrt_ral::lpuart::CTRL::TCIE"],[57026,"imxrt_ral::lpuart::CTRL::TCIE::RW"],[57028,"imxrt_ral::lpuart::CTRL::TE"],[57033,"imxrt_ral::lpuart::CTRL::TE::RW"],[57035,"imxrt_ral::lpuart::CTRL::TIE"],[57040,"imxrt_ral::lpuart::CTRL::TIE::RW"],[57042,"imxrt_ral::lpuart::CTRL::TXDIR"],[57047,"imxrt_ral::lpuart::CTRL::TXDIR::RW"],[57049,"imxrt_ral::lpuart::CTRL::TXINV"],[57054,"imxrt_ral::lpuart::CTRL::TXINV::RW"],[57056,"imxrt_ral::lpuart::CTRL::WAKE"],[57061,"imxrt_ral::lpuart::CTRL::WAKE::RW"],[57063,"imxrt_ral::lpuart::DATA"],[57078,"imxrt_ral::lpuart::DATA::FRETSC"],[57083,"imxrt_ral::lpuart::DATA::FRETSC::RW"],[57085,"imxrt_ral::lpuart::DATA::IDLINE"],[57090,"imxrt_ral::lpuart::DATA::IDLINE::RW"],[57092,"imxrt_ral::lpuart::DATA::NOISY"],[57097,"imxrt_ral::lpuart::DATA::NOISY::RW"],[57099,"imxrt_ral::lpuart::DATA::PARITYE"],[57104,"imxrt_ral::lpuart::DATA::PARITYE::RW"],[57106,"imxrt_ral::lpuart::DATA::R0T0"],[57111,"imxrt_ral::lpuart::DATA::R1T1"],[57116,"imxrt_ral::lpuart::DATA::R2T2"],[57121,"imxrt_ral::lpuart::DATA::R3T3"],[57126,"imxrt_ral::lpuart::DATA::R4T4"],[57131,"imxrt_ral::lpuart::DATA::R5T5"],[57136,"imxrt_ral::lpuart::DATA::R6T6"],[57141,"imxrt_ral::lpuart::DATA::R7T7"],[57146,"imxrt_ral::lpuart::DATA::R8T8"],[57151,"imxrt_ral::lpuart::DATA::R9T9"],[57156,"imxrt_ral::lpuart::DATA::RXEMPT"],[57161,"imxrt_ral::lpuart::DATA::RXEMPT::RW"],[57163,"imxrt_ral::lpuart::FIFO"],[57176,"imxrt_ral::lpuart::FIFO::RXEMPT"],[57181,"imxrt_ral::lpuart::FIFO::RXEMPT::RW"],[57183,"imxrt_ral::lpuart::FIFO::RXFE"],[57188,"imxrt_ral::lpuart::FIFO::RXFE::RW"],[57190,"imxrt_ral::lpuart::FIFO::RXFIFOSIZE"],[57195,"imxrt_ral::lpuart::FIFO::RXFIFOSIZE::RW"],[57203,"imxrt_ral::lpuart::FIFO::RXFLUSH"],[57208,"imxrt_ral::lpuart::FIFO::RXFLUSH::RW"],[57210,"imxrt_ral::lpuart::FIFO::RXIDEN"],[57215,"imxrt_ral::lpuart::FIFO::RXIDEN::RW"],[57223,"imxrt_ral::lpuart::FIFO::RXUF"],[57228,"imxrt_ral::lpuart::FIFO::RXUF::RW"],[57230,"imxrt_ral::lpuart::FIFO::RXUFE"],[57235,"imxrt_ral::lpuart::FIFO::RXUFE::RW"],[57237,"imxrt_ral::lpuart::FIFO::TXEMPT"],[57242,"imxrt_ral::lpuart::FIFO::TXEMPT::RW"],[57244,"imxrt_ral::lpuart::FIFO::TXFE"],[57249,"imxrt_ral::lpuart::FIFO::TXFE::RW"],[57251,"imxrt_ral::lpuart::FIFO::TXFIFOSIZE"],[57256,"imxrt_ral::lpuart::FIFO::TXFIFOSIZE::RW"],[57264,"imxrt_ral::lpuart::FIFO::TXFLUSH"],[57269,"imxrt_ral::lpuart::FIFO::TXFLUSH::RW"],[57271,"imxrt_ral::lpuart::FIFO::TXOF"],[57276,"imxrt_ral::lpuart::FIFO::TXOF::RW"],[57278,"imxrt_ral::lpuart::FIFO::TXOFE"],[57283,"imxrt_ral::lpuart::FIFO::TXOFE::RW"],[57285,"imxrt_ral::lpuart::GLOBAL"],[57286,"imxrt_ral::lpuart::GLOBAL::RST"],[57291,"imxrt_ral::lpuart::GLOBAL::RST::RW"],[57293,"imxrt_ral::lpuart::MATCH"],[57295,"imxrt_ral::lpuart::MATCH::MA1"],[57300,"imxrt_ral::lpuart::MATCH::MA2"],[57305,"imxrt_ral::lpuart::MODIR"],[57314,"imxrt_ral::lpuart::MODIR::IREN"],[57319,"imxrt_ral::lpuart::MODIR::IREN::RW"],[57321,"imxrt_ral::lpuart::MODIR::RTSWATER"],[57326,"imxrt_ral::lpuart::MODIR::RXRTSE"],[57331,"imxrt_ral::lpuart::MODIR::RXRTSE::RW"],[57333,"imxrt_ral::lpuart::MODIR::TNP"],[57338,"imxrt_ral::lpuart::MODIR::TNP::RW"],[57342,"imxrt_ral::lpuart::MODIR::TXCTSC"],[57347,"imxrt_ral::lpuart::MODIR::TXCTSC::RW"],[57349,"imxrt_ral::lpuart::MODIR::TXCTSE"],[57354,"imxrt_ral::lpuart::MODIR::TXCTSE::RW"],[57356,"imxrt_ral::lpuart::MODIR::TXCTSSRC"],[57361,"imxrt_ral::lpuart::MODIR::TXCTSSRC::RW"],[57363,"imxrt_ral::lpuart::MODIR::TXRTSE"],[57368,"imxrt_ral::lpuart::MODIR::TXRTSE::RW"],[57370,"imxrt_ral::lpuart::MODIR::TXRTSPOL"],[57375,"imxrt_ral::lpuart::MODIR::TXRTSPOL::RW"],[57377,"imxrt_ral::lpuart::PARAM"],[57379,"imxrt_ral::lpuart::PARAM::RXFIFO"],[57384,"imxrt_ral::lpuart::PARAM::TXFIFO"],[57389,"imxrt_ral::lpuart::PINCFG"],[57390,"imxrt_ral::lpuart::PINCFG::TRGSEL"],[57395,"imxrt_ral::lpuart::PINCFG::TRGSEL::RW"],[57399,"imxrt_ral::lpuart::STAT"],[57417,"imxrt_ral::lpuart::STAT::BRK13"],[57422,"imxrt_ral::lpuart::STAT::BRK13::RW"],[57424,"imxrt_ral::lpuart::STAT::FE"],[57429,"imxrt_ral::lpuart::STAT::FE::RW"],[57431,"imxrt_ral::lpuart::STAT::IDLE"],[57436,"imxrt_ral::lpuart::STAT::IDLE::RW"],[57438,"imxrt_ral::lpuart::STAT::LBKDE"],[57443,"imxrt_ral::lpuart::STAT::LBKDE::RW"],[57445,"imxrt_ral::lpuart::STAT::LBKDIF"],[57450,"imxrt_ral::lpuart::STAT::LBKDIF::RW"],[57452,"imxrt_ral::lpuart::STAT::MA1F"],[57457,"imxrt_ral::lpuart::STAT::MA1F::RW"],[57459,"imxrt_ral::lpuart::STAT::MA2F"],[57464,"imxrt_ral::lpuart::STAT::MA2F::RW"],[57466,"imxrt_ral::lpuart::STAT::MSBF"],[57471,"imxrt_ral::lpuart::STAT::MSBF::RW"],[57473,"imxrt_ral::lpuart::STAT::NF"],[57478,"imxrt_ral::lpuart::STAT::NF::RW"],[57480,"imxrt_ral::lpuart::STAT::OR"],[57485,"imxrt_ral::lpuart::STAT::OR::RW"],[57487,"imxrt_ral::lpuart::STAT::PF"],[57492,"imxrt_ral::lpuart::STAT::PF::RW"],[57494,"imxrt_ral::lpuart::STAT::RAF"],[57499,"imxrt_ral::lpuart::STAT::RAF::RW"],[57501,"imxrt_ral::lpuart::STAT::RDRF"],[57506,"imxrt_ral::lpuart::STAT::RDRF::RW"],[57508,"imxrt_ral::lpuart::STAT::RWUID"],[57513,"imxrt_ral::lpuart::STAT::RWUID::RW"],[57515,"imxrt_ral::lpuart::STAT::RXEDGIF"],[57520,"imxrt_ral::lpuart::STAT::RXEDGIF::RW"],[57522,"imxrt_ral::lpuart::STAT::RXINV"],[57527,"imxrt_ral::lpuart::STAT::RXINV::RW"],[57529,"imxrt_ral::lpuart::STAT::TC"],[57534,"imxrt_ral::lpuart::STAT::TC::RW"],[57536,"imxrt_ral::lpuart::STAT::TDRE"],[57541,"imxrt_ral::lpuart::STAT::TDRE::RW"],[57543,"imxrt_ral::lpuart::VERID"],[57546,"imxrt_ral::lpuart::VERID::FEATURE"],[57551,"imxrt_ral::lpuart::VERID::FEATURE::RW"],[57553,"imxrt_ral::lpuart::VERID::MAJOR"],[57558,"imxrt_ral::lpuart::VERID::MINOR"],[57563,"imxrt_ral::lpuart::WATER"],[57567,"imxrt_ral::lpuart::WATER::RXCOUNT"],[57572,"imxrt_ral::lpuart::WATER::RXWATER"],[57577,"imxrt_ral::lpuart::WATER::TXCOUNT"],[57582,"imxrt_ral::lpuart::WATER::TXWATER"],[57587,"imxrt_ral::ocotp"],[57762,"imxrt_ral::ocotp::ANA0"],[57763,"imxrt_ral::ocotp::ANA0::BITS"],[57768,"imxrt_ral::ocotp::ANA1"],[57769,"imxrt_ral::ocotp::ANA1::BITS"],[57774,"imxrt_ral::ocotp::ANA2"],[57775,"imxrt_ral::ocotp::ANA2::BITS"],[57780,"imxrt_ral::ocotp::CFG0"],[57781,"imxrt_ral::ocotp::CFG0::BITS"],[57786,"imxrt_ral::ocotp::CFG1"],[57787,"imxrt_ral::ocotp::CFG1::BITS"],[57792,"imxrt_ral::ocotp::CFG2"],[57793,"imxrt_ral::ocotp::CFG2::BITS"],[57798,"imxrt_ral::ocotp::CFG3"],[57799,"imxrt_ral::ocotp::CFG3::BITS"],[57804,"imxrt_ral::ocotp::CFG4"],[57805,"imxrt_ral::ocotp::CFG4::BITS"],[57810,"imxrt_ral::ocotp::CFG5"],[57811,"imxrt_ral::ocotp::CFG5::BITS"],[57816,"imxrt_ral::ocotp::CFG6"],[57817,"imxrt_ral::ocotp::CFG6::BITS"],[57822,"imxrt_ral::ocotp::CRC_ADDR"],[57827,"imxrt_ral::ocotp::CRC_ADDR::CRC_ADDR"],[57832,"imxrt_ral::ocotp::CRC_ADDR::DATA_END_ADDR"],[57837,"imxrt_ral::ocotp::CRC_ADDR::DATA_START_ADDR"],[57842,"imxrt_ral::ocotp::CRC_ADDR::OTPMK_CRC"],[57847,"imxrt_ral::ocotp::CRC_ADDR::RSVD0"],[57852,"imxrt_ral::ocotp::CRC_VALUE"],[57853,"imxrt_ral::ocotp::CRC_VALUE::DATA"],[57858,"imxrt_ral::ocotp::CTRL"],[57867,"imxrt_ral::ocotp::CTRL::ADDR"],[57872,"imxrt_ral::ocotp::CTRL::BUSY"],[57877,"imxrt_ral::ocotp::CTRL::CRC_FAIL"],[57882,"imxrt_ral::ocotp::CTRL::CRC_TEST"],[57887,"imxrt_ral::ocotp::CTRL::ERROR"],[57892,"imxrt_ral::ocotp::CTRL::RELOAD_SHADOWS"],[57897,"imxrt_ral::ocotp::CTRL::RSVD0"],[57902,"imxrt_ral::ocotp::CTRL::RSVD1"],[57907,"imxrt_ral::ocotp::CTRL::WR_UNLOCK"],[57912,"imxrt_ral::ocotp::CTRL::WR_UNLOCK::RW"],[57913,"imxrt_ral::ocotp::CTRL_CLR"],[57922,"imxrt_ral::ocotp::CTRL_CLR::ADDR"],[57927,"imxrt_ral::ocotp::CTRL_CLR::BUSY"],[57932,"imxrt_ral::ocotp::CTRL_CLR::CRC_FAIL"],[57937,"imxrt_ral::ocotp::CTRL_CLR::CRC_TEST"],[57942,"imxrt_ral::ocotp::CTRL_CLR::ERROR"],[57947,"imxrt_ral::ocotp::CTRL_CLR::RELOAD_SHADOWS"],[57952,"imxrt_ral::ocotp::CTRL_CLR::RSVD0"],[57957,"imxrt_ral::ocotp::CTRL_CLR::RSVD1"],[57962,"imxrt_ral::ocotp::CTRL_CLR::WR_UNLOCK"],[57967,"imxrt_ral::ocotp::CTRL_SET"],[57976,"imxrt_ral::ocotp::CTRL_SET::ADDR"],[57981,"imxrt_ral::ocotp::CTRL_SET::BUSY"],[57986,"imxrt_ral::ocotp::CTRL_SET::CRC_FAIL"],[57991,"imxrt_ral::ocotp::CTRL_SET::CRC_TEST"],[57996,"imxrt_ral::ocotp::CTRL_SET::ERROR"],[58001,"imxrt_ral::ocotp::CTRL_SET::RELOAD_SHADOWS"],[58006,"imxrt_ral::ocotp::CTRL_SET::RSVD0"],[58011,"imxrt_ral::ocotp::CTRL_SET::RSVD1"],[58016,"imxrt_ral::ocotp::CTRL_SET::WR_UNLOCK"],[58021,"imxrt_ral::ocotp::CTRL_TOG"],[58030,"imxrt_ral::ocotp::CTRL_TOG::ADDR"],[58035,"imxrt_ral::ocotp::CTRL_TOG::BUSY"],[58040,"imxrt_ral::ocotp::CTRL_TOG::CRC_FAIL"],[58045,"imxrt_ral::ocotp::CTRL_TOG::CRC_TEST"],[58050,"imxrt_ral::ocotp::CTRL_TOG::ERROR"],[58055,"imxrt_ral::ocotp::CTRL_TOG::RELOAD_SHADOWS"],[58060,"imxrt_ral::ocotp::CTRL_TOG::RSVD0"],[58065,"imxrt_ral::ocotp::CTRL_TOG::RSVD1"],[58070,"imxrt_ral::ocotp::CTRL_TOG::WR_UNLOCK"],[58075,"imxrt_ral::ocotp::DATA"],[58076,"imxrt_ral::ocotp::DATA::DATA"],[58081,"imxrt_ral::ocotp::GP1"],[58082,"imxrt_ral::ocotp::GP1::BITS"],[58087,"imxrt_ral::ocotp::GP2"],[58088,"imxrt_ral::ocotp::GP2::BITS"],[58093,"imxrt_ral::ocotp::GP30"],[58094,"imxrt_ral::ocotp::GP30::BITS"],[58099,"imxrt_ral::ocotp::GP31"],[58100,"imxrt_ral::ocotp::GP31::BITS"],[58105,"imxrt_ral::ocotp::GP32"],[58106,"imxrt_ral::ocotp::GP32::BITS"],[58111,"imxrt_ral::ocotp::GP33"],[58112,"imxrt_ral::ocotp::GP33::BITS"],[58117,"imxrt_ral::ocotp::GP40"],[58118,"imxrt_ral::ocotp::GP40::BITS"],[58123,"imxrt_ral::ocotp::GP41"],[58124,"imxrt_ral::ocotp::GP41::BITS"],[58129,"imxrt_ral::ocotp::GP42"],[58130,"imxrt_ral::ocotp::GP42::BITS"],[58135,"imxrt_ral::ocotp::GP43"],[58136,"imxrt_ral::ocotp::GP43::BITS"],[58141,"imxrt_ral::ocotp::LOCK"],[58160,"imxrt_ral::ocotp::LOCK::ANALOG"],[58165,"imxrt_ral::ocotp::LOCK::BOOT_CFG"],[58170,"imxrt_ral::ocotp::LOCK::FIELD_RETURN"],[58175,"imxrt_ral::ocotp::LOCK::GP1"],[58180,"imxrt_ral::ocotp::LOCK::GP2"],[58185,"imxrt_ral::ocotp::LOCK::GP3"],[58190,"imxrt_ral::ocotp::LOCK::GP4"],[58195,"imxrt_ral::ocotp::LOCK::GP4_RLOCK"],[58200,"imxrt_ral::ocotp::LOCK::MAC_ADDR"],[58205,"imxrt_ral::ocotp::LOCK::MEM_TRIM"],[58210,"imxrt_ral::ocotp::LOCK::MISC_CONF"],[58215,"imxrt_ral::ocotp::LOCK::OTPMK"],[58220,"imxrt_ral::ocotp::LOCK::OTPMK_CRC"],[58225,"imxrt_ral::ocotp::LOCK::ROM_PATCH"],[58230,"imxrt_ral::ocotp::LOCK::SJC_RESP"],[58235,"imxrt_ral::ocotp::LOCK::SW_GP1"],[58240,"imxrt_ral::ocotp::LOCK::SW_GP2_LOCK"],[58245,"imxrt_ral::ocotp::LOCK::SW_GP2_RLOCK"],[58250,"imxrt_ral::ocotp::LOCK::TESTER"],[58255,"imxrt_ral::ocotp::MAC0"],[58256,"imxrt_ral::ocotp::MAC0::BITS"],[58261,"imxrt_ral::ocotp::MAC1"],[58262,"imxrt_ral::ocotp::MAC1::BITS"],[58267,"imxrt_ral::ocotp::MAC2"],[58268,"imxrt_ral::ocotp::MAC2::BITS"],[58273,"imxrt_ral::ocotp::MEM0"],[58274,"imxrt_ral::ocotp::MEM0::BITS"],[58279,"imxrt_ral::ocotp::MEM1"],[58280,"imxrt_ral::ocotp::MEM1::BITS"],[58285,"imxrt_ral::ocotp::MEM2"],[58286,"imxrt_ral::ocotp::MEM2::BITS"],[58291,"imxrt_ral::ocotp::MEM3"],[58292,"imxrt_ral::ocotp::MEM3::BITS"],[58297,"imxrt_ral::ocotp::MEM4"],[58298,"imxrt_ral::ocotp::MEM4::BITS"],[58303,"imxrt_ral::ocotp::MISC_CONF0"],[58304,"imxrt_ral::ocotp::MISC_CONF0::BITS"],[58309,"imxrt_ral::ocotp::MISC_CONF1"],[58310,"imxrt_ral::ocotp::MISC_CONF1::BITS"],[58315,"imxrt_ral::ocotp::OTPMK0"],[58316,"imxrt_ral::ocotp::OTPMK0::BITS"],[58321,"imxrt_ral::ocotp::OTPMK1"],[58322,"imxrt_ral::ocotp::OTPMK1::BITS"],[58327,"imxrt_ral::ocotp::OTPMK2"],[58328,"imxrt_ral::ocotp::OTPMK2::BITS"],[58333,"imxrt_ral::ocotp::OTPMK3"],[58334,"imxrt_ral::ocotp::OTPMK3::BITS"],[58339,"imxrt_ral::ocotp::OTPMK4"],[58340,"imxrt_ral::ocotp::OTPMK4::BITS"],[58345,"imxrt_ral::ocotp::OTPMK5"],[58346,"imxrt_ral::ocotp::OTPMK5::BITS"],[58351,"imxrt_ral::ocotp::OTPMK6"],[58352,"imxrt_ral::ocotp::OTPMK6::BITS"],[58357,"imxrt_ral::ocotp::OTPMK7"],[58358,"imxrt_ral::ocotp::OTPMK7::BITS"],[58363,"imxrt_ral::ocotp::OTPMK_CRC32"],[58364,"imxrt_ral::ocotp::OTPMK_CRC32::BITS"],[58369,"imxrt_ral::ocotp::READ_CTRL"],[58371,"imxrt_ral::ocotp::READ_CTRL::READ_FUSE"],[58376,"imxrt_ral::ocotp::READ_CTRL::RSVD0"],[58381,"imxrt_ral::ocotp::READ_FUSE_DATA"],[58382,"imxrt_ral::ocotp::READ_FUSE_DATA::DATA"],[58387,"imxrt_ral::ocotp::ROM_PATCH0"],[58388,"imxrt_ral::ocotp::ROM_PATCH0::BITS"],[58393,"imxrt_ral::ocotp::ROM_PATCH1"],[58394,"imxrt_ral::ocotp::ROM_PATCH1::BITS"],[58399,"imxrt_ral::ocotp::ROM_PATCH2"],[58400,"imxrt_ral::ocotp::ROM_PATCH2::BITS"],[58405,"imxrt_ral::ocotp::ROM_PATCH3"],[58406,"imxrt_ral::ocotp::ROM_PATCH3::BITS"],[58411,"imxrt_ral::ocotp::ROM_PATCH4"],[58412,"imxrt_ral::ocotp::ROM_PATCH4::BITS"],[58417,"imxrt_ral::ocotp::ROM_PATCH5"],[58418,"imxrt_ral::ocotp::ROM_PATCH5::BITS"],[58423,"imxrt_ral::ocotp::ROM_PATCH6"],[58424,"imxrt_ral::ocotp::ROM_PATCH6::BITS"],[58429,"imxrt_ral::ocotp::ROM_PATCH7"],[58430,"imxrt_ral::ocotp::ROM_PATCH7::BITS"],[58435,"imxrt_ral::ocotp::SCS"],[58438,"imxrt_ral::ocotp::SCS::HAB_JDE"],[58443,"imxrt_ral::ocotp::SCS::LOCK"],[58448,"imxrt_ral::ocotp::SCS::SPARE"],[58453,"imxrt_ral::ocotp::SCS_CLR"],[58456,"imxrt_ral::ocotp::SCS_CLR::HAB_JDE"],[58461,"imxrt_ral::ocotp::SCS_CLR::LOCK"],[58466,"imxrt_ral::ocotp::SCS_CLR::SPARE"],[58471,"imxrt_ral::ocotp::SCS_SET"],[58474,"imxrt_ral::ocotp::SCS_SET::HAB_JDE"],[58479,"imxrt_ral::ocotp::SCS_SET::LOCK"],[58484,"imxrt_ral::ocotp::SCS_SET::SPARE"],[58489,"imxrt_ral::ocotp::SCS_TOG"],[58492,"imxrt_ral::ocotp::SCS_TOG::HAB_JDE"],[58497,"imxrt_ral::ocotp::SCS_TOG::LOCK"],[58502,"imxrt_ral::ocotp::SCS_TOG::SPARE"],[58507,"imxrt_ral::ocotp::SJC_RESP0"],[58508,"imxrt_ral::ocotp::SJC_RESP0::BITS"],[58513,"imxrt_ral::ocotp::SJC_RESP1"],[58514,"imxrt_ral::ocotp::SJC_RESP1::BITS"],[58519,"imxrt_ral::ocotp::SRK0"],[58520,"imxrt_ral::ocotp::SRK0::BITS"],[58525,"imxrt_ral::ocotp::SRK1"],[58526,"imxrt_ral::ocotp::SRK1::BITS"],[58531,"imxrt_ral::ocotp::SRK2"],[58532,"imxrt_ral::ocotp::SRK2::BITS"],[58537,"imxrt_ral::ocotp::SRK3"],[58538,"imxrt_ral::ocotp::SRK3::BITS"],[58543,"imxrt_ral::ocotp::SRK4"],[58544,"imxrt_ral::ocotp::SRK4::BITS"],[58549,"imxrt_ral::ocotp::SRK5"],[58550,"imxrt_ral::ocotp::SRK5::BITS"],[58555,"imxrt_ral::ocotp::SRK6"],[58556,"imxrt_ral::ocotp::SRK6::BITS"],[58561,"imxrt_ral::ocotp::SRK7"],[58562,"imxrt_ral::ocotp::SRK7::BITS"],[58567,"imxrt_ral::ocotp::SRK_REVOKE"],[58568,"imxrt_ral::ocotp::SRK_REVOKE::BITS"],[58573,"imxrt_ral::ocotp::SW_GP1"],[58574,"imxrt_ral::ocotp::SW_GP1::BITS"],[58579,"imxrt_ral::ocotp::SW_GP20"],[58580,"imxrt_ral::ocotp::SW_GP20::BITS"],[58585,"imxrt_ral::ocotp::SW_GP21"],[58586,"imxrt_ral::ocotp::SW_GP21::BITS"],[58591,"imxrt_ral::ocotp::SW_GP22"],[58592,"imxrt_ral::ocotp::SW_GP22::BITS"],[58597,"imxrt_ral::ocotp::SW_GP23"],[58598,"imxrt_ral::ocotp::SW_GP23::BITS"],[58603,"imxrt_ral::ocotp::SW_STICKY"],[58609,"imxrt_ral::ocotp::SW_STICKY::BLOCK_DTCP_KEY"],[58614,"imxrt_ral::ocotp::SW_STICKY::BLOCK_ROM_PART"],[58619,"imxrt_ral::ocotp::SW_STICKY::FIELD_RETURN_LOCK"],[58624,"imxrt_ral::ocotp::SW_STICKY::JTAG_BLOCK_RELEASE"],[58629,"imxrt_ral::ocotp::SW_STICKY::RSVD0"],[58634,"imxrt_ral::ocotp::SW_STICKY::SRK_REVOKE_LOCK"],[58639,"imxrt_ral::ocotp::TIMING"],[58644,"imxrt_ral::ocotp::TIMING2"],[58648,"imxrt_ral::ocotp::TIMING2::RELAX_PROG"],[58653,"imxrt_ral::ocotp::TIMING2::RELAX_READ"],[58658,"imxrt_ral::ocotp::TIMING2::RSRVD0"],[58663,"imxrt_ral::ocotp::TIMING2::RSRVD1"],[58668,"imxrt_ral::ocotp::TIMING::RELAX"],[58673,"imxrt_ral::ocotp::TIMING::RSRVD0"],[58678,"imxrt_ral::ocotp::TIMING::STROBE_PROG"],[58683,"imxrt_ral::ocotp::TIMING::STROBE_READ"],[58688,"imxrt_ral::ocotp::TIMING::WAIT"],[58693,"imxrt_ral::ocotp::VERSION"],[58696,"imxrt_ral::ocotp::VERSION::MAJOR"],[58701,"imxrt_ral::ocotp::VERSION::MINOR"],[58706,"imxrt_ral::ocotp::VERSION::STEP"],[58711,"imxrt_ral::pgc"],[58740,"imxrt_ral::pgc::CPU_CTRL"],[58741,"imxrt_ral::pgc::CPU_CTRL::PCR"],[58746,"imxrt_ral::pgc::CPU_CTRL::PCR::RW"],[58748,"imxrt_ral::pgc::CPU_PDNSCR"],[58750,"imxrt_ral::pgc::CPU_PDNSCR::ISO"],[58755,"imxrt_ral::pgc::CPU_PDNSCR::ISO2SW"],[58760,"imxrt_ral::pgc::CPU_PUPSCR"],[58762,"imxrt_ral::pgc::CPU_PUPSCR::SW"],[58767,"imxrt_ral::pgc::CPU_PUPSCR::SW2ISO"],[58772,"imxrt_ral::pgc::CPU_SR"],[58773,"imxrt_ral::pgc::CPU_SR::PSR"],[58778,"imxrt_ral::pgc::CPU_SR::PSR::RW"],[58780,"imxrt_ral::pgc::MEGA_CTRL"],[58781,"imxrt_ral::pgc::MEGA_CTRL::PCR"],[58786,"imxrt_ral::pgc::MEGA_CTRL::PCR::RW"],[58788,"imxrt_ral::pgc::MEGA_PDNSCR"],[58790,"imxrt_ral::pgc::MEGA_PDNSCR::ISO"],[58795,"imxrt_ral::pgc::MEGA_PDNSCR::ISO2SW"],[58800,"imxrt_ral::pgc::MEGA_PUPSCR"],[58802,"imxrt_ral::pgc::MEGA_PUPSCR::SW"],[58807,"imxrt_ral::pgc::MEGA_PUPSCR::SW2ISO"],[58812,"imxrt_ral::pgc::MEGA_SR"],[58813,"imxrt_ral::pgc::MEGA_SR::PSR"],[58818,"imxrt_ral::pgc::MEGA_SR::PSR::RW"],[58820,"imxrt_ral::pit"],[58841,"imxrt_ral::pit::LTMR64H"],[58842,"imxrt_ral::pit::LTMR64H::LTH"],[58847,"imxrt_ral::pit::LTMR64L"],[58848,"imxrt_ral::pit::LTMR64L::LTL"],[58853,"imxrt_ral::pit::MCR"],[58855,"imxrt_ral::pit::MCR::FRZ"],[58860,"imxrt_ral::pit::MCR::FRZ::RW"],[58862,"imxrt_ral::pit::MCR::MDIS"],[58867,"imxrt_ral::pit::MCR::MDIS::RW"],[58869,"imxrt_ral::pit::timer"],[58885,"imxrt_ral::pit::timer::CVAL"],[58886,"imxrt_ral::pit::timer::CVAL::TVL"],[58891,"imxrt_ral::pit::timer::LDVAL"],[58892,"imxrt_ral::pit::timer::LDVAL::TSV"],[58897,"imxrt_ral::pit::timer::TCTRL"],[58900,"imxrt_ral::pit::timer::TCTRL::CHN"],[58905,"imxrt_ral::pit::timer::TCTRL::CHN::RW"],[58907,"imxrt_ral::pit::timer::TCTRL::TEN"],[58912,"imxrt_ral::pit::timer::TCTRL::TEN::RW"],[58914,"imxrt_ral::pit::timer::TCTRL::TIE"],[58919,"imxrt_ral::pit::timer::TCTRL::TIE::RW"],[58921,"imxrt_ral::pit::timer::TFLG"],[58922,"imxrt_ral::pit::timer::TFLG::TIF"],[58927,"imxrt_ral::pit::timer::TFLG::TIF::RW"],[58929,"imxrt_ral::pmu"],[58998,"imxrt_ral::pmu::MISC0"],[59012,"imxrt_ral::pmu::MISC0::CLKGATE_CTRL"],[59017,"imxrt_ral::pmu::MISC0::CLKGATE_CTRL::RW"],[59019,"imxrt_ral::pmu::MISC0::CLKGATE_DELAY"],[59024,"imxrt_ral::pmu::MISC0::CLKGATE_DELAY::RW"],[59032,"imxrt_ral::pmu::MISC0::DISCON_HIGH_SNVS"],[59037,"imxrt_ral::pmu::MISC0::DISCON_HIGH_SNVS::RW"],[59039,"imxrt_ral::pmu::MISC0::OSC_I"],[59044,"imxrt_ral::pmu::MISC0::OSC_I::RW"],[59048,"imxrt_ral::pmu::MISC0::OSC_XTALOK"],[59053,"imxrt_ral::pmu::MISC0::OSC_XTALOK_EN"],[59058,"imxrt_ral::pmu::MISC0::REFTOP_PWD"],[59063,"imxrt_ral::pmu::MISC0::REFTOP_SELFBIASOFF"],[59068,"imxrt_ral::pmu::MISC0::REFTOP_SELFBIASOFF::RW"],[59070,"imxrt_ral::pmu::MISC0::REFTOP_VBGADJ"],[59075,"imxrt_ral::pmu::MISC0::REFTOP_VBGADJ::RW"],[59083,"imxrt_ral::pmu::MISC0::REFTOP_VBGUP"],[59088,"imxrt_ral::pmu::MISC0::RTC_XTAL_SOURCE"],[59093,"imxrt_ral::pmu::MISC0::RTC_XTAL_SOURCE::RW"],[59095,"imxrt_ral::pmu::MISC0::STOP_MODE_CONFIG"],[59100,"imxrt_ral::pmu::MISC0::STOP_MODE_CONFIG::RW"],[59104,"imxrt_ral::pmu::MISC0::VID_PLL_PREDIV"],[59109,"imxrt_ral::pmu::MISC0::VID_PLL_PREDIV::RW"],[59111,"imxrt_ral::pmu::MISC0::XTAL_24M_PWD"],[59116,"imxrt_ral::pmu::MISC0_CLR"],[59130,"imxrt_ral::pmu::MISC0_CLR::CLKGATE_CTRL"],[59135,"imxrt_ral::pmu::MISC0_CLR::CLKGATE_CTRL::RW"],[59137,"imxrt_ral::pmu::MISC0_CLR::CLKGATE_DELAY"],[59142,"imxrt_ral::pmu::MISC0_CLR::CLKGATE_DELAY::RW"],[59150,"imxrt_ral::pmu::MISC0_CLR::DISCON_HIGH_SNVS"],[59155,"imxrt_ral::pmu::MISC0_CLR::DISCON_HIGH_SNVS::RW"],[59157,"imxrt_ral::pmu::MISC0_CLR::OSC_I"],[59162,"imxrt_ral::pmu::MISC0_CLR::OSC_I::RW"],[59166,"imxrt_ral::pmu::MISC0_CLR::OSC_XTALOK"],[59171,"imxrt_ral::pmu::MISC0_CLR::OSC_XTALOK_EN"],[59176,"imxrt_ral::pmu::MISC0_CLR::REFTOP_PWD"],[59181,"imxrt_ral::pmu::MISC0_CLR::REFTOP_SELFBIASOFF"],[59186,"imxrt_ral::pmu::MISC0_CLR::REFTOP_SELFBIASOFF::RW"],[59188,"imxrt_ral::pmu::MISC0_CLR::REFTOP_VBGADJ"],[59193,"imxrt_ral::pmu::MISC0_CLR::REFTOP_VBGADJ::RW"],[59201,"imxrt_ral::pmu::MISC0_CLR::REFTOP_VBGUP"],[59206,"imxrt_ral::pmu::MISC0_CLR::RTC_XTAL_SOURCE"],[59211,"imxrt_ral::pmu::MISC0_CLR::RTC_XTAL_SOURCE::RW"],[59213,"imxrt_ral::pmu::MISC0_CLR::STOP_MODE_CONFIG"],[59218,"imxrt_ral::pmu::MISC0_CLR::STOP_MODE_CONFIG::RW"],[59222,"imxrt_ral::pmu::MISC0_CLR::VID_PLL_PREDIV"],[59227,"imxrt_ral::pmu::MISC0_CLR::VID_PLL_PREDIV::RW"],[59229,"imxrt_ral::pmu::MISC0_CLR::XTAL_24M_PWD"],[59234,"imxrt_ral::pmu::MISC0_SET"],[59248,"imxrt_ral::pmu::MISC0_SET::CLKGATE_CTRL"],[59253,"imxrt_ral::pmu::MISC0_SET::CLKGATE_CTRL::RW"],[59255,"imxrt_ral::pmu::MISC0_SET::CLKGATE_DELAY"],[59260,"imxrt_ral::pmu::MISC0_SET::CLKGATE_DELAY::RW"],[59268,"imxrt_ral::pmu::MISC0_SET::DISCON_HIGH_SNVS"],[59273,"imxrt_ral::pmu::MISC0_SET::DISCON_HIGH_SNVS::RW"],[59275,"imxrt_ral::pmu::MISC0_SET::OSC_I"],[59280,"imxrt_ral::pmu::MISC0_SET::OSC_I::RW"],[59284,"imxrt_ral::pmu::MISC0_SET::OSC_XTALOK"],[59289,"imxrt_ral::pmu::MISC0_SET::OSC_XTALOK_EN"],[59294,"imxrt_ral::pmu::MISC0_SET::REFTOP_PWD"],[59299,"imxrt_ral::pmu::MISC0_SET::REFTOP_SELFBIASOFF"],[59304,"imxrt_ral::pmu::MISC0_SET::REFTOP_SELFBIASOFF::RW"],[59306,"imxrt_ral::pmu::MISC0_SET::REFTOP_VBGADJ"],[59311,"imxrt_ral::pmu::MISC0_SET::REFTOP_VBGADJ::RW"],[59319,"imxrt_ral::pmu::MISC0_SET::REFTOP_VBGUP"],[59324,"imxrt_ral::pmu::MISC0_SET::RTC_XTAL_SOURCE"],[59329,"imxrt_ral::pmu::MISC0_SET::RTC_XTAL_SOURCE::RW"],[59331,"imxrt_ral::pmu::MISC0_SET::STOP_MODE_CONFIG"],[59336,"imxrt_ral::pmu::MISC0_SET::STOP_MODE_CONFIG::RW"],[59340,"imxrt_ral::pmu::MISC0_SET::VID_PLL_PREDIV"],[59345,"imxrt_ral::pmu::MISC0_SET::VID_PLL_PREDIV::RW"],[59347,"imxrt_ral::pmu::MISC0_SET::XTAL_24M_PWD"],[59352,"imxrt_ral::pmu::MISC0_TOG"],[59366,"imxrt_ral::pmu::MISC0_TOG::CLKGATE_CTRL"],[59371,"imxrt_ral::pmu::MISC0_TOG::CLKGATE_CTRL::RW"],[59373,"imxrt_ral::pmu::MISC0_TOG::CLKGATE_DELAY"],[59378,"imxrt_ral::pmu::MISC0_TOG::CLKGATE_DELAY::RW"],[59386,"imxrt_ral::pmu::MISC0_TOG::DISCON_HIGH_SNVS"],[59391,"imxrt_ral::pmu::MISC0_TOG::DISCON_HIGH_SNVS::RW"],[59393,"imxrt_ral::pmu::MISC0_TOG::OSC_I"],[59398,"imxrt_ral::pmu::MISC0_TOG::OSC_I::RW"],[59402,"imxrt_ral::pmu::MISC0_TOG::OSC_XTALOK"],[59407,"imxrt_ral::pmu::MISC0_TOG::OSC_XTALOK_EN"],[59412,"imxrt_ral::pmu::MISC0_TOG::REFTOP_PWD"],[59417,"imxrt_ral::pmu::MISC0_TOG::REFTOP_SELFBIASOFF"],[59422,"imxrt_ral::pmu::MISC0_TOG::REFTOP_SELFBIASOFF::RW"],[59424,"imxrt_ral::pmu::MISC0_TOG::REFTOP_VBGADJ"],[59429,"imxrt_ral::pmu::MISC0_TOG::REFTOP_VBGADJ::RW"],[59437,"imxrt_ral::pmu::MISC0_TOG::REFTOP_VBGUP"],[59442,"imxrt_ral::pmu::MISC0_TOG::RTC_XTAL_SOURCE"],[59447,"imxrt_ral::pmu::MISC0_TOG::RTC_XTAL_SOURCE::RW"],[59449,"imxrt_ral::pmu::MISC0_TOG::STOP_MODE_CONFIG"],[59454,"imxrt_ral::pmu::MISC0_TOG::STOP_MODE_CONFIG::RW"],[59458,"imxrt_ral::pmu::MISC0_TOG::VID_PLL_PREDIV"],[59463,"imxrt_ral::pmu::MISC0_TOG::VID_PLL_PREDIV::RW"],[59465,"imxrt_ral::pmu::MISC0_TOG::XTAL_24M_PWD"],[59470,"imxrt_ral::pmu::MISC1"],[59483,"imxrt_ral::pmu::MISC1::IRQ_ANA_BO"],[59488,"imxrt_ral::pmu::MISC1::IRQ_DIG_BO"],[59493,"imxrt_ral::pmu::MISC1::IRQ_TEMPHIGH"],[59498,"imxrt_ral::pmu::MISC1::IRQ_TEMPLOW"],[59503,"imxrt_ral::pmu::MISC1::IRQ_TEMPPANIC"],[59508,"imxrt_ral::pmu::MISC1::LVDS1_CLK_SEL"],[59513,"imxrt_ral::pmu::MISC1::LVDS1_CLK_SEL::RW"],[59529,"imxrt_ral::pmu::MISC1::LVDS2_CLK_SEL"],[59534,"imxrt_ral::pmu::MISC1::LVDS2_CLK_SEL::RW"],[59555,"imxrt_ral::pmu::MISC1::LVDSCLK1_IBEN"],[59560,"imxrt_ral::pmu::MISC1::LVDSCLK1_OBEN"],[59565,"imxrt_ral::pmu::MISC1::LVDSCLK2_IBEN"],[59570,"imxrt_ral::pmu::MISC1::LVDSCLK2_OBEN"],[59575,"imxrt_ral::pmu::MISC1::PFD_480_AUTOGATE_EN"],[59580,"imxrt_ral::pmu::MISC1::PFD_528_AUTOGATE_EN"],[59585,"imxrt_ral::pmu::MISC1_CLR"],[59598,"imxrt_ral::pmu::MISC1_CLR::IRQ_ANA_BO"],[59603,"imxrt_ral::pmu::MISC1_CLR::IRQ_DIG_BO"],[59608,"imxrt_ral::pmu::MISC1_CLR::IRQ_TEMPHIGH"],[59613,"imxrt_ral::pmu::MISC1_CLR::IRQ_TEMPLOW"],[59618,"imxrt_ral::pmu::MISC1_CLR::IRQ_TEMPPANIC"],[59623,"imxrt_ral::pmu::MISC1_CLR::LVDS1_CLK_SEL"],[59628,"imxrt_ral::pmu::MISC1_CLR::LVDS1_CLK_SEL::RW"],[59644,"imxrt_ral::pmu::MISC1_CLR::LVDS2_CLK_SEL"],[59649,"imxrt_ral::pmu::MISC1_CLR::LVDS2_CLK_SEL::RW"],[59670,"imxrt_ral::pmu::MISC1_CLR::LVDSCLK1_IBEN"],[59675,"imxrt_ral::pmu::MISC1_CLR::LVDSCLK1_OBEN"],[59680,"imxrt_ral::pmu::MISC1_CLR::LVDSCLK2_IBEN"],[59685,"imxrt_ral::pmu::MISC1_CLR::LVDSCLK2_OBEN"],[59690,"imxrt_ral::pmu::MISC1_CLR::PFD_480_AUTOGATE_EN"],[59695,"imxrt_ral::pmu::MISC1_CLR::PFD_528_AUTOGATE_EN"],[59700,"imxrt_ral::pmu::MISC1_SET"],[59713,"imxrt_ral::pmu::MISC1_SET::IRQ_ANA_BO"],[59718,"imxrt_ral::pmu::MISC1_SET::IRQ_DIG_BO"],[59723,"imxrt_ral::pmu::MISC1_SET::IRQ_TEMPHIGH"],[59728,"imxrt_ral::pmu::MISC1_SET::IRQ_TEMPLOW"],[59733,"imxrt_ral::pmu::MISC1_SET::IRQ_TEMPPANIC"],[59738,"imxrt_ral::pmu::MISC1_SET::LVDS1_CLK_SEL"],[59743,"imxrt_ral::pmu::MISC1_SET::LVDS1_CLK_SEL::RW"],[59759,"imxrt_ral::pmu::MISC1_SET::LVDS2_CLK_SEL"],[59764,"imxrt_ral::pmu::MISC1_SET::LVDS2_CLK_SEL::RW"],[59785,"imxrt_ral::pmu::MISC1_SET::LVDSCLK1_IBEN"],[59790,"imxrt_ral::pmu::MISC1_SET::LVDSCLK1_OBEN"],[59795,"imxrt_ral::pmu::MISC1_SET::LVDSCLK2_IBEN"],[59800,"imxrt_ral::pmu::MISC1_SET::LVDSCLK2_OBEN"],[59805,"imxrt_ral::pmu::MISC1_SET::PFD_480_AUTOGATE_EN"],[59810,"imxrt_ral::pmu::MISC1_SET::PFD_528_AUTOGATE_EN"],[59815,"imxrt_ral::pmu::MISC1_TOG"],[59828,"imxrt_ral::pmu::MISC1_TOG::IRQ_ANA_BO"],[59833,"imxrt_ral::pmu::MISC1_TOG::IRQ_DIG_BO"],[59838,"imxrt_ral::pmu::MISC1_TOG::IRQ_TEMPHIGH"],[59843,"imxrt_ral::pmu::MISC1_TOG::IRQ_TEMPLOW"],[59848,"imxrt_ral::pmu::MISC1_TOG::IRQ_TEMPPANIC"],[59853,"imxrt_ral::pmu::MISC1_TOG::LVDS1_CLK_SEL"],[59858,"imxrt_ral::pmu::MISC1_TOG::LVDS1_CLK_SEL::RW"],[59874,"imxrt_ral::pmu::MISC1_TOG::LVDS2_CLK_SEL"],[59879,"imxrt_ral::pmu::MISC1_TOG::LVDS2_CLK_SEL::RW"],[59900,"imxrt_ral::pmu::MISC1_TOG::LVDSCLK1_IBEN"],[59905,"imxrt_ral::pmu::MISC1_TOG::LVDSCLK1_OBEN"],[59910,"imxrt_ral::pmu::MISC1_TOG::LVDSCLK2_IBEN"],[59915,"imxrt_ral::pmu::MISC1_TOG::LVDSCLK2_OBEN"],[59920,"imxrt_ral::pmu::MISC1_TOG::PFD_480_AUTOGATE_EN"],[59925,"imxrt_ral::pmu::MISC1_TOG::PFD_528_AUTOGATE_EN"],[59930,"imxrt_ral::pmu::MISC2"],[59947,"imxrt_ral::pmu::MISC2::AUDIO_DIV_LSB"],[59952,"imxrt_ral::pmu::MISC2::AUDIO_DIV_LSB::RW"],[59954,"imxrt_ral::pmu::MISC2::AUDIO_DIV_MSB"],[59959,"imxrt_ral::pmu::MISC2::AUDIO_DIV_MSB::RW"],[59961,"imxrt_ral::pmu::MISC2::PLL3_DISABLE"],[59966,"imxrt_ral::pmu::MISC2::REG0_BO_OFFSET"],[59971,"imxrt_ral::pmu::MISC2::REG0_BO_OFFSET::RW"],[59973,"imxrt_ral::pmu::MISC2::REG0_BO_STATUS"],[59978,"imxrt_ral::pmu::MISC2::REG0_BO_STATUS::RW"],[59979,"imxrt_ral::pmu::MISC2::REG0_ENABLE_BO"],[59984,"imxrt_ral::pmu::MISC2::REG0_STEP_TIME"],[59989,"imxrt_ral::pmu::MISC2::REG0_STEP_TIME::RW"],[59993,"imxrt_ral::pmu::MISC2::REG1_BO_OFFSET"],[59998,"imxrt_ral::pmu::MISC2::REG1_BO_OFFSET::RW"],[60000,"imxrt_ral::pmu::MISC2::REG1_BO_STATUS"],[60005,"imxrt_ral::pmu::MISC2::REG1_BO_STATUS::RW"],[60006,"imxrt_ral::pmu::MISC2::REG1_ENABLE_BO"],[60011,"imxrt_ral::pmu::MISC2::REG1_STEP_TIME"],[60016,"imxrt_ral::pmu::MISC2::REG1_STEP_TIME::RW"],[60020,"imxrt_ral::pmu::MISC2::REG2_BO_OFFSET"],[60025,"imxrt_ral::pmu::MISC2::REG2_BO_OFFSET::RW"],[60027,"imxrt_ral::pmu::MISC2::REG2_BO_STATUS"],[60032,"imxrt_ral::pmu::MISC2::REG2_ENABLE_BO"],[60037,"imxrt_ral::pmu::MISC2::REG2_OK"],[60042,"imxrt_ral::pmu::MISC2::REG2_STEP_TIME"],[60047,"imxrt_ral::pmu::MISC2::REG2_STEP_TIME::RW"],[60051,"imxrt_ral::pmu::MISC2::VIDEO_DIV"],[60056,"imxrt_ral::pmu::MISC2::VIDEO_DIV::RW"],[60060,"imxrt_ral::pmu::MISC2_CLR"],[60077,"imxrt_ral::pmu::MISC2_CLR::AUDIO_DIV_LSB"],[60082,"imxrt_ral::pmu::MISC2_CLR::AUDIO_DIV_LSB::RW"],[60084,"imxrt_ral::pmu::MISC2_CLR::AUDIO_DIV_MSB"],[60089,"imxrt_ral::pmu::MISC2_CLR::AUDIO_DIV_MSB::RW"],[60091,"imxrt_ral::pmu::MISC2_CLR::PLL3_DISABLE"],[60096,"imxrt_ral::pmu::MISC2_CLR::REG0_BO_OFFSET"],[60101,"imxrt_ral::pmu::MISC2_CLR::REG0_BO_OFFSET::RW"],[60103,"imxrt_ral::pmu::MISC2_CLR::REG0_BO_STATUS"],[60108,"imxrt_ral::pmu::MISC2_CLR::REG0_BO_STATUS::RW"],[60109,"imxrt_ral::pmu::MISC2_CLR::REG0_ENABLE_BO"],[60114,"imxrt_ral::pmu::MISC2_CLR::REG0_STEP_TIME"],[60119,"imxrt_ral::pmu::MISC2_CLR::REG0_STEP_TIME::RW"],[60123,"imxrt_ral::pmu::MISC2_CLR::REG1_BO_OFFSET"],[60128,"imxrt_ral::pmu::MISC2_CLR::REG1_BO_OFFSET::RW"],[60130,"imxrt_ral::pmu::MISC2_CLR::REG1_BO_STATUS"],[60135,"imxrt_ral::pmu::MISC2_CLR::REG1_BO_STATUS::RW"],[60136,"imxrt_ral::pmu::MISC2_CLR::REG1_ENABLE_BO"],[60141,"imxrt_ral::pmu::MISC2_CLR::REG1_STEP_TIME"],[60146,"imxrt_ral::pmu::MISC2_CLR::REG1_STEP_TIME::RW"],[60150,"imxrt_ral::pmu::MISC2_CLR::REG2_BO_OFFSET"],[60155,"imxrt_ral::pmu::MISC2_CLR::REG2_BO_OFFSET::RW"],[60157,"imxrt_ral::pmu::MISC2_CLR::REG2_BO_STATUS"],[60162,"imxrt_ral::pmu::MISC2_CLR::REG2_ENABLE_BO"],[60167,"imxrt_ral::pmu::MISC2_CLR::REG2_OK"],[60172,"imxrt_ral::pmu::MISC2_CLR::REG2_STEP_TIME"],[60177,"imxrt_ral::pmu::MISC2_CLR::REG2_STEP_TIME::RW"],[60181,"imxrt_ral::pmu::MISC2_CLR::VIDEO_DIV"],[60186,"imxrt_ral::pmu::MISC2_CLR::VIDEO_DIV::RW"],[60190,"imxrt_ral::pmu::MISC2_SET"],[60207,"imxrt_ral::pmu::MISC2_SET::AUDIO_DIV_LSB"],[60212,"imxrt_ral::pmu::MISC2_SET::AUDIO_DIV_LSB::RW"],[60214,"imxrt_ral::pmu::MISC2_SET::AUDIO_DIV_MSB"],[60219,"imxrt_ral::pmu::MISC2_SET::AUDIO_DIV_MSB::RW"],[60221,"imxrt_ral::pmu::MISC2_SET::PLL3_DISABLE"],[60226,"imxrt_ral::pmu::MISC2_SET::REG0_BO_OFFSET"],[60231,"imxrt_ral::pmu::MISC2_SET::REG0_BO_OFFSET::RW"],[60233,"imxrt_ral::pmu::MISC2_SET::REG0_BO_STATUS"],[60238,"imxrt_ral::pmu::MISC2_SET::REG0_BO_STATUS::RW"],[60239,"imxrt_ral::pmu::MISC2_SET::REG0_ENABLE_BO"],[60244,"imxrt_ral::pmu::MISC2_SET::REG0_STEP_TIME"],[60249,"imxrt_ral::pmu::MISC2_SET::REG0_STEP_TIME::RW"],[60253,"imxrt_ral::pmu::MISC2_SET::REG1_BO_OFFSET"],[60258,"imxrt_ral::pmu::MISC2_SET::REG1_BO_OFFSET::RW"],[60260,"imxrt_ral::pmu::MISC2_SET::REG1_BO_STATUS"],[60265,"imxrt_ral::pmu::MISC2_SET::REG1_BO_STATUS::RW"],[60266,"imxrt_ral::pmu::MISC2_SET::REG1_ENABLE_BO"],[60271,"imxrt_ral::pmu::MISC2_SET::REG1_STEP_TIME"],[60276,"imxrt_ral::pmu::MISC2_SET::REG1_STEP_TIME::RW"],[60280,"imxrt_ral::pmu::MISC2_SET::REG2_BO_OFFSET"],[60285,"imxrt_ral::pmu::MISC2_SET::REG2_BO_OFFSET::RW"],[60287,"imxrt_ral::pmu::MISC2_SET::REG2_BO_STATUS"],[60292,"imxrt_ral::pmu::MISC2_SET::REG2_ENABLE_BO"],[60297,"imxrt_ral::pmu::MISC2_SET::REG2_OK"],[60302,"imxrt_ral::pmu::MISC2_SET::REG2_STEP_TIME"],[60307,"imxrt_ral::pmu::MISC2_SET::REG2_STEP_TIME::RW"],[60311,"imxrt_ral::pmu::MISC2_SET::VIDEO_DIV"],[60316,"imxrt_ral::pmu::MISC2_SET::VIDEO_DIV::RW"],[60320,"imxrt_ral::pmu::MISC2_TOG"],[60337,"imxrt_ral::pmu::MISC2_TOG::AUDIO_DIV_LSB"],[60342,"imxrt_ral::pmu::MISC2_TOG::AUDIO_DIV_LSB::RW"],[60344,"imxrt_ral::pmu::MISC2_TOG::AUDIO_DIV_MSB"],[60349,"imxrt_ral::pmu::MISC2_TOG::AUDIO_DIV_MSB::RW"],[60351,"imxrt_ral::pmu::MISC2_TOG::PLL3_DISABLE"],[60356,"imxrt_ral::pmu::MISC2_TOG::REG0_BO_OFFSET"],[60361,"imxrt_ral::pmu::MISC2_TOG::REG0_BO_OFFSET::RW"],[60363,"imxrt_ral::pmu::MISC2_TOG::REG0_BO_STATUS"],[60368,"imxrt_ral::pmu::MISC2_TOG::REG0_BO_STATUS::RW"],[60369,"imxrt_ral::pmu::MISC2_TOG::REG0_ENABLE_BO"],[60374,"imxrt_ral::pmu::MISC2_TOG::REG0_STEP_TIME"],[60379,"imxrt_ral::pmu::MISC2_TOG::REG0_STEP_TIME::RW"],[60383,"imxrt_ral::pmu::MISC2_TOG::REG1_BO_OFFSET"],[60388,"imxrt_ral::pmu::MISC2_TOG::REG1_BO_OFFSET::RW"],[60390,"imxrt_ral::pmu::MISC2_TOG::REG1_BO_STATUS"],[60395,"imxrt_ral::pmu::MISC2_TOG::REG1_BO_STATUS::RW"],[60396,"imxrt_ral::pmu::MISC2_TOG::REG1_ENABLE_BO"],[60401,"imxrt_ral::pmu::MISC2_TOG::REG1_STEP_TIME"],[60406,"imxrt_ral::pmu::MISC2_TOG::REG1_STEP_TIME::RW"],[60410,"imxrt_ral::pmu::MISC2_TOG::REG2_BO_OFFSET"],[60415,"imxrt_ral::pmu::MISC2_TOG::REG2_BO_OFFSET::RW"],[60417,"imxrt_ral::pmu::MISC2_TOG::REG2_BO_STATUS"],[60422,"imxrt_ral::pmu::MISC2_TOG::REG2_ENABLE_BO"],[60427,"imxrt_ral::pmu::MISC2_TOG::REG2_OK"],[60432,"imxrt_ral::pmu::MISC2_TOG::REG2_STEP_TIME"],[60437,"imxrt_ral::pmu::MISC2_TOG::REG2_STEP_TIME::RW"],[60441,"imxrt_ral::pmu::MISC2_TOG::VIDEO_DIV"],[60446,"imxrt_ral::pmu::MISC2_TOG::VIDEO_DIV::RW"],[60450,"imxrt_ral::pmu::REG_1P1"],[60460,"imxrt_ral::pmu::REG_1P1::BO_OFFSET"],[60465,"imxrt_ral::pmu::REG_1P1::BO_VDD1P1"],[60470,"imxrt_ral::pmu::REG_1P1::ENABLE_BO"],[60475,"imxrt_ral::pmu::REG_1P1::ENABLE_ILIMIT"],[60480,"imxrt_ral::pmu::REG_1P1::ENABLE_LINREG"],[60485,"imxrt_ral::pmu::REG_1P1::ENABLE_PULLDOWN"],[60490,"imxrt_ral::pmu::REG_1P1::ENABLE_WEAK_LINREG"],[60495,"imxrt_ral::pmu::REG_1P1::OK_VDD1P1"],[60500,"imxrt_ral::pmu::REG_1P1::OUTPUT_TRG"],[60505,"imxrt_ral::pmu::REG_1P1::OUTPUT_TRG::RW"],[60507,"imxrt_ral::pmu::REG_1P1::SELREF_WEAK_LINREG"],[60512,"imxrt_ral::pmu::REG_1P1::SELREF_WEAK_LINREG::RW"],[60514,"imxrt_ral::pmu::REG_1P1_CLR"],[60524,"imxrt_ral::pmu::REG_1P1_CLR::BO_OFFSET"],[60529,"imxrt_ral::pmu::REG_1P1_CLR::BO_VDD1P1"],[60534,"imxrt_ral::pmu::REG_1P1_CLR::ENABLE_BO"],[60539,"imxrt_ral::pmu::REG_1P1_CLR::ENABLE_ILIMIT"],[60544,"imxrt_ral::pmu::REG_1P1_CLR::ENABLE_LINREG"],[60549,"imxrt_ral::pmu::REG_1P1_CLR::ENABLE_PULLDOWN"],[60554,"imxrt_ral::pmu::REG_1P1_CLR::ENABLE_WEAK_LINREG"],[60559,"imxrt_ral::pmu::REG_1P1_CLR::OK_VDD1P1"],[60564,"imxrt_ral::pmu::REG_1P1_CLR::OUTPUT_TRG"],[60569,"imxrt_ral::pmu::REG_1P1_CLR::OUTPUT_TRG::RW"],[60571,"imxrt_ral::pmu::REG_1P1_CLR::SELREF_WEAK_LINREG"],[60576,"imxrt_ral::pmu::REG_1P1_CLR::SELREF_WEAK_LINREG::RW"],[60578,"imxrt_ral::pmu::REG_1P1_SET"],[60588,"imxrt_ral::pmu::REG_1P1_SET::BO_OFFSET"],[60593,"imxrt_ral::pmu::REG_1P1_SET::BO_VDD1P1"],[60598,"imxrt_ral::pmu::REG_1P1_SET::ENABLE_BO"],[60603,"imxrt_ral::pmu::REG_1P1_SET::ENABLE_ILIMIT"],[60608,"imxrt_ral::pmu::REG_1P1_SET::ENABLE_LINREG"],[60613,"imxrt_ral::pmu::REG_1P1_SET::ENABLE_PULLDOWN"],[60618,"imxrt_ral::pmu::REG_1P1_SET::ENABLE_WEAK_LINREG"],[60623,"imxrt_ral::pmu::REG_1P1_SET::OK_VDD1P1"],[60628,"imxrt_ral::pmu::REG_1P1_SET::OUTPUT_TRG"],[60633,"imxrt_ral::pmu::REG_1P1_SET::OUTPUT_TRG::RW"],[60635,"imxrt_ral::pmu::REG_1P1_SET::SELREF_WEAK_LINREG"],[60640,"imxrt_ral::pmu::REG_1P1_SET::SELREF_WEAK_LINREG::RW"],[60642,"imxrt_ral::pmu::REG_1P1_TOG"],[60652,"imxrt_ral::pmu::REG_1P1_TOG::BO_OFFSET"],[60657,"imxrt_ral::pmu::REG_1P1_TOG::BO_VDD1P1"],[60662,"imxrt_ral::pmu::REG_1P1_TOG::ENABLE_BO"],[60667,"imxrt_ral::pmu::REG_1P1_TOG::ENABLE_ILIMIT"],[60672,"imxrt_ral::pmu::REG_1P1_TOG::ENABLE_LINREG"],[60677,"imxrt_ral::pmu::REG_1P1_TOG::ENABLE_PULLDOWN"],[60682,"imxrt_ral::pmu::REG_1P1_TOG::ENABLE_WEAK_LINREG"],[60687,"imxrt_ral::pmu::REG_1P1_TOG::OK_VDD1P1"],[60692,"imxrt_ral::pmu::REG_1P1_TOG::OUTPUT_TRG"],[60697,"imxrt_ral::pmu::REG_1P1_TOG::OUTPUT_TRG::RW"],[60699,"imxrt_ral::pmu::REG_1P1_TOG::SELREF_WEAK_LINREG"],[60704,"imxrt_ral::pmu::REG_1P1_TOG::SELREF_WEAK_LINREG::RW"],[60706,"imxrt_ral::pmu::REG_2P5"],[60715,"imxrt_ral::pmu::REG_2P5::BO_OFFSET"],[60720,"imxrt_ral::pmu::REG_2P5::BO_VDD2P5"],[60725,"imxrt_ral::pmu::REG_2P5::ENABLE_BO"],[60730,"imxrt_ral::pmu::REG_2P5::ENABLE_ILIMIT"],[60735,"imxrt_ral::pmu::REG_2P5::ENABLE_LINREG"],[60740,"imxrt_ral::pmu::REG_2P5::ENABLE_PULLDOWN"],[60745,"imxrt_ral::pmu::REG_2P5::ENABLE_WEAK_LINREG"],[60750,"imxrt_ral::pmu::REG_2P5::OK_VDD2P5"],[60755,"imxrt_ral::pmu::REG_2P5::OUTPUT_TRG"],[60760,"imxrt_ral::pmu::REG_2P5::OUTPUT_TRG::RW"],[60763,"imxrt_ral::pmu::REG_2P5_CLR"],[60772,"imxrt_ral::pmu::REG_2P5_CLR::BO_OFFSET"],[60777,"imxrt_ral::pmu::REG_2P5_CLR::BO_VDD2P5"],[60782,"imxrt_ral::pmu::REG_2P5_CLR::ENABLE_BO"],[60787,"imxrt_ral::pmu::REG_2P5_CLR::ENABLE_ILIMIT"],[60792,"imxrt_ral::pmu::REG_2P5_CLR::ENABLE_LINREG"],[60797,"imxrt_ral::pmu::REG_2P5_CLR::ENABLE_PULLDOWN"],[60802,"imxrt_ral::pmu::REG_2P5_CLR::ENABLE_WEAK_LINREG"],[60807,"imxrt_ral::pmu::REG_2P5_CLR::OK_VDD2P5"],[60812,"imxrt_ral::pmu::REG_2P5_CLR::OUTPUT_TRG"],[60817,"imxrt_ral::pmu::REG_2P5_CLR::OUTPUT_TRG::RW"],[60820,"imxrt_ral::pmu::REG_2P5_SET"],[60829,"imxrt_ral::pmu::REG_2P5_SET::BO_OFFSET"],[60834,"imxrt_ral::pmu::REG_2P5_SET::BO_VDD2P5"],[60839,"imxrt_ral::pmu::REG_2P5_SET::ENABLE_BO"],[60844,"imxrt_ral::pmu::REG_2P5_SET::ENABLE_ILIMIT"],[60849,"imxrt_ral::pmu::REG_2P5_SET::ENABLE_LINREG"],[60854,"imxrt_ral::pmu::REG_2P5_SET::ENABLE_PULLDOWN"],[60859,"imxrt_ral::pmu::REG_2P5_SET::ENABLE_WEAK_LINREG"],[60864,"imxrt_ral::pmu::REG_2P5_SET::OK_VDD2P5"],[60869,"imxrt_ral::pmu::REG_2P5_SET::OUTPUT_TRG"],[60874,"imxrt_ral::pmu::REG_2P5_SET::OUTPUT_TRG::RW"],[60877,"imxrt_ral::pmu::REG_2P5_TOG"],[60886,"imxrt_ral::pmu::REG_2P5_TOG::BO_OFFSET"],[60891,"imxrt_ral::pmu::REG_2P5_TOG::BO_VDD2P5"],[60896,"imxrt_ral::pmu::REG_2P5_TOG::ENABLE_BO"],[60901,"imxrt_ral::pmu::REG_2P5_TOG::ENABLE_ILIMIT"],[60906,"imxrt_ral::pmu::REG_2P5_TOG::ENABLE_LINREG"],[60911,"imxrt_ral::pmu::REG_2P5_TOG::ENABLE_PULLDOWN"],[60916,"imxrt_ral::pmu::REG_2P5_TOG::ENABLE_WEAK_LINREG"],[60921,"imxrt_ral::pmu::REG_2P5_TOG::OK_VDD2P5"],[60926,"imxrt_ral::pmu::REG_2P5_TOG::OUTPUT_TRG"],[60931,"imxrt_ral::pmu::REG_2P5_TOG::OUTPUT_TRG::RW"],[60934,"imxrt_ral::pmu::REG_3P0"],[60942,"imxrt_ral::pmu::REG_3P0::BO_OFFSET"],[60947,"imxrt_ral::pmu::REG_3P0::BO_VDD3P0"],[60952,"imxrt_ral::pmu::REG_3P0::ENABLE_BO"],[60957,"imxrt_ral::pmu::REG_3P0::ENABLE_ILIMIT"],[60962,"imxrt_ral::pmu::REG_3P0::ENABLE_LINREG"],[60967,"imxrt_ral::pmu::REG_3P0::OK_VDD3P0"],[60972,"imxrt_ral::pmu::REG_3P0::OUTPUT_TRG"],[60977,"imxrt_ral::pmu::REG_3P0::OUTPUT_TRG::RW"],[60980,"imxrt_ral::pmu::REG_3P0::VBUS_SEL"],[60985,"imxrt_ral::pmu::REG_3P0::VBUS_SEL::RW"],[60987,"imxrt_ral::pmu::REG_3P0_CLR"],[60995,"imxrt_ral::pmu::REG_3P0_CLR::BO_OFFSET"],[61000,"imxrt_ral::pmu::REG_3P0_CLR::BO_VDD3P0"],[61005,"imxrt_ral::pmu::REG_3P0_CLR::ENABLE_BO"],[61010,"imxrt_ral::pmu::REG_3P0_CLR::ENABLE_ILIMIT"],[61015,"imxrt_ral::pmu::REG_3P0_CLR::ENABLE_LINREG"],[61020,"imxrt_ral::pmu::REG_3P0_CLR::OK_VDD3P0"],[61025,"imxrt_ral::pmu::REG_3P0_CLR::OUTPUT_TRG"],[61030,"imxrt_ral::pmu::REG_3P0_CLR::OUTPUT_TRG::RW"],[61033,"imxrt_ral::pmu::REG_3P0_CLR::VBUS_SEL"],[61038,"imxrt_ral::pmu::REG_3P0_CLR::VBUS_SEL::RW"],[61040,"imxrt_ral::pmu::REG_3P0_SET"],[61048,"imxrt_ral::pmu::REG_3P0_SET::BO_OFFSET"],[61053,"imxrt_ral::pmu::REG_3P0_SET::BO_VDD3P0"],[61058,"imxrt_ral::pmu::REG_3P0_SET::ENABLE_BO"],[61063,"imxrt_ral::pmu::REG_3P0_SET::ENABLE_ILIMIT"],[61068,"imxrt_ral::pmu::REG_3P0_SET::ENABLE_LINREG"],[61073,"imxrt_ral::pmu::REG_3P0_SET::OK_VDD3P0"],[61078,"imxrt_ral::pmu::REG_3P0_SET::OUTPUT_TRG"],[61083,"imxrt_ral::pmu::REG_3P0_SET::OUTPUT_TRG::RW"],[61086,"imxrt_ral::pmu::REG_3P0_SET::VBUS_SEL"],[61091,"imxrt_ral::pmu::REG_3P0_SET::VBUS_SEL::RW"],[61093,"imxrt_ral::pmu::REG_3P0_TOG"],[61101,"imxrt_ral::pmu::REG_3P0_TOG::BO_OFFSET"],[61106,"imxrt_ral::pmu::REG_3P0_TOG::BO_VDD3P0"],[61111,"imxrt_ral::pmu::REG_3P0_TOG::ENABLE_BO"],[61116,"imxrt_ral::pmu::REG_3P0_TOG::ENABLE_ILIMIT"],[61121,"imxrt_ral::pmu::REG_3P0_TOG::ENABLE_LINREG"],[61126,"imxrt_ral::pmu::REG_3P0_TOG::OK_VDD3P0"],[61131,"imxrt_ral::pmu::REG_3P0_TOG::OUTPUT_TRG"],[61136,"imxrt_ral::pmu::REG_3P0_TOG::OUTPUT_TRG::RW"],[61139,"imxrt_ral::pmu::REG_3P0_TOG::VBUS_SEL"],[61144,"imxrt_ral::pmu::REG_3P0_TOG::VBUS_SEL::RW"],[61146,"imxrt_ral::pmu::REG_CORE"],[61154,"imxrt_ral::pmu::REG_CORE::FET_ODRIVE"],[61159,"imxrt_ral::pmu::REG_CORE::RAMP_RATE"],[61164,"imxrt_ral::pmu::REG_CORE::RAMP_RATE::RW"],[61168,"imxrt_ral::pmu::REG_CORE::REG0_ADJ"],[61173,"imxrt_ral::pmu::REG_CORE::REG0_ADJ::RW"],[61189,"imxrt_ral::pmu::REG_CORE::REG0_TARG"],[61194,"imxrt_ral::pmu::REG_CORE::REG0_TARG::RW"],[61201,"imxrt_ral::pmu::REG_CORE::REG1_ADJ"],[61206,"imxrt_ral::pmu::REG_CORE::REG1_ADJ::RW"],[61222,"imxrt_ral::pmu::REG_CORE::REG1_TARG"],[61227,"imxrt_ral::pmu::REG_CORE::REG1_TARG::RW"],[61234,"imxrt_ral::pmu::REG_CORE::REG2_ADJ"],[61239,"imxrt_ral::pmu::REG_CORE::REG2_ADJ::RW"],[61255,"imxrt_ral::pmu::REG_CORE::REG2_TARG"],[61260,"imxrt_ral::pmu::REG_CORE::REG2_TARG::RW"],[61267,"imxrt_ral::pmu::REG_CORE_CLR"],[61275,"imxrt_ral::pmu::REG_CORE_CLR::FET_ODRIVE"],[61280,"imxrt_ral::pmu::REG_CORE_CLR::RAMP_RATE"],[61285,"imxrt_ral::pmu::REG_CORE_CLR::RAMP_RATE::RW"],[61289,"imxrt_ral::pmu::REG_CORE_CLR::REG0_ADJ"],[61294,"imxrt_ral::pmu::REG_CORE_CLR::REG0_ADJ::RW"],[61310,"imxrt_ral::pmu::REG_CORE_CLR::REG0_TARG"],[61315,"imxrt_ral::pmu::REG_CORE_CLR::REG0_TARG::RW"],[61322,"imxrt_ral::pmu::REG_CORE_CLR::REG1_ADJ"],[61327,"imxrt_ral::pmu::REG_CORE_CLR::REG1_ADJ::RW"],[61343,"imxrt_ral::pmu::REG_CORE_CLR::REG1_TARG"],[61348,"imxrt_ral::pmu::REG_CORE_CLR::REG1_TARG::RW"],[61355,"imxrt_ral::pmu::REG_CORE_CLR::REG2_ADJ"],[61360,"imxrt_ral::pmu::REG_CORE_CLR::REG2_ADJ::RW"],[61376,"imxrt_ral::pmu::REG_CORE_CLR::REG2_TARG"],[61381,"imxrt_ral::pmu::REG_CORE_CLR::REG2_TARG::RW"],[61388,"imxrt_ral::pmu::REG_CORE_SET"],[61396,"imxrt_ral::pmu::REG_CORE_SET::FET_ODRIVE"],[61401,"imxrt_ral::pmu::REG_CORE_SET::RAMP_RATE"],[61406,"imxrt_ral::pmu::REG_CORE_SET::RAMP_RATE::RW"],[61410,"imxrt_ral::pmu::REG_CORE_SET::REG0_ADJ"],[61415,"imxrt_ral::pmu::REG_CORE_SET::REG0_ADJ::RW"],[61431,"imxrt_ral::pmu::REG_CORE_SET::REG0_TARG"],[61436,"imxrt_ral::pmu::REG_CORE_SET::REG0_TARG::RW"],[61443,"imxrt_ral::pmu::REG_CORE_SET::REG1_ADJ"],[61448,"imxrt_ral::pmu::REG_CORE_SET::REG1_ADJ::RW"],[61464,"imxrt_ral::pmu::REG_CORE_SET::REG1_TARG"],[61469,"imxrt_ral::pmu::REG_CORE_SET::REG1_TARG::RW"],[61476,"imxrt_ral::pmu::REG_CORE_SET::REG2_ADJ"],[61481,"imxrt_ral::pmu::REG_CORE_SET::REG2_ADJ::RW"],[61497,"imxrt_ral::pmu::REG_CORE_SET::REG2_TARG"],[61502,"imxrt_ral::pmu::REG_CORE_SET::REG2_TARG::RW"],[61509,"imxrt_ral::pmu::REG_CORE_TOG"],[61517,"imxrt_ral::pmu::REG_CORE_TOG::FET_ODRIVE"],[61522,"imxrt_ral::pmu::REG_CORE_TOG::RAMP_RATE"],[61527,"imxrt_ral::pmu::REG_CORE_TOG::RAMP_RATE::RW"],[61531,"imxrt_ral::pmu::REG_CORE_TOG::REG0_ADJ"],[61536,"imxrt_ral::pmu::REG_CORE_TOG::REG0_ADJ::RW"],[61552,"imxrt_ral::pmu::REG_CORE_TOG::REG0_TARG"],[61557,"imxrt_ral::pmu::REG_CORE_TOG::REG0_TARG::RW"],[61564,"imxrt_ral::pmu::REG_CORE_TOG::REG1_ADJ"],[61569,"imxrt_ral::pmu::REG_CORE_TOG::REG1_ADJ::RW"],[61585,"imxrt_ral::pmu::REG_CORE_TOG::REG1_TARG"],[61590,"imxrt_ral::pmu::REG_CORE_TOG::REG1_TARG::RW"],[61597,"imxrt_ral::pmu::REG_CORE_TOG::REG2_ADJ"],[61602,"imxrt_ral::pmu::REG_CORE_TOG::REG2_ADJ::RW"],[61618,"imxrt_ral::pmu::REG_CORE_TOG::REG2_TARG"],[61623,"imxrt_ral::pmu::REG_CORE_TOG::REG2_TARG::RW"],[61630,"imxrt_ral::pwm"],[61676,"imxrt_ral::pwm::DTSRCSEL"],[61684,"imxrt_ral::pwm::DTSRCSEL::SM0SEL23"],[61689,"imxrt_ral::pwm::DTSRCSEL::SM0SEL23::RW"],[61693,"imxrt_ral::pwm::DTSRCSEL::SM0SEL45"],[61698,"imxrt_ral::pwm::DTSRCSEL::SM0SEL45::RW"],[61702,"imxrt_ral::pwm::DTSRCSEL::SM1SEL23"],[61707,"imxrt_ral::pwm::DTSRCSEL::SM1SEL23::RW"],[61711,"imxrt_ral::pwm::DTSRCSEL::SM1SEL45"],[61716,"imxrt_ral::pwm::DTSRCSEL::SM1SEL45::RW"],[61720,"imxrt_ral::pwm::DTSRCSEL::SM2SEL23"],[61725,"imxrt_ral::pwm::DTSRCSEL::SM2SEL23::RW"],[61729,"imxrt_ral::pwm::DTSRCSEL::SM2SEL45"],[61734,"imxrt_ral::pwm::DTSRCSEL::SM2SEL45::RW"],[61738,"imxrt_ral::pwm::DTSRCSEL::SM3SEL23"],[61743,"imxrt_ral::pwm::DTSRCSEL::SM3SEL23::RW"],[61747,"imxrt_ral::pwm::DTSRCSEL::SM3SEL45"],[61752,"imxrt_ral::pwm::DTSRCSEL::SM3SEL45::RW"],[61756,"imxrt_ral::pwm::FCTRL0"],[61760,"imxrt_ral::pwm::FCTRL0::FAUTO"],[61765,"imxrt_ral::pwm::FCTRL0::FAUTO::RW"],[61767,"imxrt_ral::pwm::FCTRL0::FIE"],[61772,"imxrt_ral::pwm::FCTRL0::FIE::RW"],[61774,"imxrt_ral::pwm::FCTRL0::FLVL"],[61779,"imxrt_ral::pwm::FCTRL0::FLVL::RW"],[61781,"imxrt_ral::pwm::FCTRL0::FSAFE"],[61786,"imxrt_ral::pwm::FCTRL0::FSAFE::RW"],[61788,"imxrt_ral::pwm::FCTRL20"],[61789,"imxrt_ral::pwm::FCTRL20::NOCOMB"],[61794,"imxrt_ral::pwm::FCTRL20::NOCOMB::RW"],[61796,"imxrt_ral::pwm::FFILT0"],[61799,"imxrt_ral::pwm::FFILT0::FILT_CNT"],[61804,"imxrt_ral::pwm::FFILT0::FILT_PER"],[61809,"imxrt_ral::pwm::FFILT0::GSTR"],[61814,"imxrt_ral::pwm::FFILT0::GSTR::RW"],[61816,"imxrt_ral::pwm::FSTS0"],[61820,"imxrt_ral::pwm::FSTS0::FFLAG"],[61825,"imxrt_ral::pwm::FSTS0::FFLAG::RW"],[61827,"imxrt_ral::pwm::FSTS0::FFPIN"],[61832,"imxrt_ral::pwm::FSTS0::FFULL"],[61837,"imxrt_ral::pwm::FSTS0::FFULL::RW"],[61839,"imxrt_ral::pwm::FSTS0::FHALF"],[61844,"imxrt_ral::pwm::FSTS0::FHALF::RW"],[61846,"imxrt_ral::pwm::FTST0"],[61847,"imxrt_ral::pwm::FTST0::FTEST"],[61852,"imxrt_ral::pwm::FTST0::FTEST::RW"],[61854,"imxrt_ral::pwm::MASK"],[61858,"imxrt_ral::pwm::MASK::MASKA"],[61863,"imxrt_ral::pwm::MASK::MASKA::RW"],[61865,"imxrt_ral::pwm::MASK::MASKB"],[61870,"imxrt_ral::pwm::MASK::MASKB::RW"],[61872,"imxrt_ral::pwm::MASK::MASKX"],[61877,"imxrt_ral::pwm::MASK::MASKX::RW"],[61879,"imxrt_ral::pwm::MASK::UPDATE_MASK"],[61884,"imxrt_ral::pwm::MASK::UPDATE_MASK::RW"],[61886,"imxrt_ral::pwm::MCTRL"],[61890,"imxrt_ral::pwm::MCTRL2"],[61891,"imxrt_ral::pwm::MCTRL2::MONPLL"],[61896,"imxrt_ral::pwm::MCTRL2::MONPLL::RW"],[61900,"imxrt_ral::pwm::MCTRL::CLDOK"],[61905,"imxrt_ral::pwm::MCTRL::IPOL"],[61910,"imxrt_ral::pwm::MCTRL::IPOL::RW"],[61912,"imxrt_ral::pwm::MCTRL::LDOK"],[61917,"imxrt_ral::pwm::MCTRL::LDOK::RW"],[61919,"imxrt_ral::pwm::MCTRL::RUN"],[61924,"imxrt_ral::pwm::MCTRL::RUN::RW"],[61926,"imxrt_ral::pwm::OUTEN"],[61929,"imxrt_ral::pwm::OUTEN::PWMA_EN"],[61934,"imxrt_ral::pwm::OUTEN::PWMA_EN::RW"],[61936,"imxrt_ral::pwm::OUTEN::PWMB_EN"],[61941,"imxrt_ral::pwm::OUTEN::PWMB_EN::RW"],[61943,"imxrt_ral::pwm::OUTEN::PWMX_EN"],[61948,"imxrt_ral::pwm::OUTEN::PWMX_EN::RW"],[61950,"imxrt_ral::pwm::SWCOUT"],[61958,"imxrt_ral::pwm::SWCOUT::SM0OUT23"],[61963,"imxrt_ral::pwm::SWCOUT::SM0OUT23::RW"],[61965,"imxrt_ral::pwm::SWCOUT::SM0OUT45"],[61970,"imxrt_ral::pwm::SWCOUT::SM0OUT45::RW"],[61972,"imxrt_ral::pwm::SWCOUT::SM1OUT23"],[61977,"imxrt_ral::pwm::SWCOUT::SM1OUT23::RW"],[61979,"imxrt_ral::pwm::SWCOUT::SM1OUT45"],[61984,"imxrt_ral::pwm::SWCOUT::SM1OUT45::RW"],[61986,"imxrt_ral::pwm::SWCOUT::SM2OUT23"],[61991,"imxrt_ral::pwm::SWCOUT::SM2OUT23::RW"],[61993,"imxrt_ral::pwm::SWCOUT::SM2OUT45"],[61998,"imxrt_ral::pwm::SWCOUT::SM2OUT45::RW"],[62000,"imxrt_ral::pwm::SWCOUT::SM3OUT23"],[62005,"imxrt_ral::pwm::SWCOUT::SM3OUT23::RW"],[62007,"imxrt_ral::pwm::SWCOUT::SM3OUT45"],[62012,"imxrt_ral::pwm::SWCOUT::SM3OUT45::RW"],[62014,"imxrt_ral::pwm::sm"],[62108,"imxrt_ral::pwm::sm::SMCAPTCOMPA"],[62110,"imxrt_ral::pwm::sm::SMCAPTCOMPA::EDGCMPA"],[62115,"imxrt_ral::pwm::sm::SMCAPTCOMPA::EDGCNTA"],[62120,"imxrt_ral::pwm::sm::SMCAPTCOMPB"],[62122,"imxrt_ral::pwm::sm::SMCAPTCOMPB::EDGCMPB"],[62127,"imxrt_ral::pwm::sm::SMCAPTCOMPB::EDGCNTB"],[62132,"imxrt_ral::pwm::sm::SMCAPTCOMPX"],[62134,"imxrt_ral::pwm::sm::SMCAPTCOMPX::EDGCMPX"],[62139,"imxrt_ral::pwm::sm::SMCAPTCOMPX::EDGCNTX"],[62144,"imxrt_ral::pwm::sm::SMCAPTCTRLA"],[62153,"imxrt_ral::pwm::sm::SMCAPTCTRLA::ARMA"],[62158,"imxrt_ral::pwm::sm::SMCAPTCTRLA::ARMA::RW"],[62160,"imxrt_ral::pwm::sm::SMCAPTCTRLA::CA0CNT"],[62165,"imxrt_ral::pwm::sm::SMCAPTCTRLA::CA1CNT"],[62170,"imxrt_ral::pwm::sm::SMCAPTCTRLA::CFAWM"],[62175,"imxrt_ral::pwm::sm::SMCAPTCTRLA::EDGA0"],[62180,"imxrt_ral::pwm::sm::SMCAPTCTRLA::EDGA0::RW"],[62184,"imxrt_ral::pwm::sm::SMCAPTCTRLA::EDGA1"],[62189,"imxrt_ral::pwm::sm::SMCAPTCTRLA::EDGA1::RW"],[62193,"imxrt_ral::pwm::sm::SMCAPTCTRLA::EDGCNTA_EN"],[62198,"imxrt_ral::pwm::sm::SMCAPTCTRLA::EDGCNTA_EN::RW"],[62200,"imxrt_ral::pwm::sm::SMCAPTCTRLA::INP_SELA"],[62205,"imxrt_ral::pwm::sm::SMCAPTCTRLA::INP_SELA::RW"],[62207,"imxrt_ral::pwm::sm::SMCAPTCTRLA::ONESHOTA"],[62212,"imxrt_ral::pwm::sm::SMCAPTCTRLA::ONESHOTA::RW"],[62214,"imxrt_ral::pwm::sm::SMCAPTCTRLB"],[62223,"imxrt_ral::pwm::sm::SMCAPTCTRLB::ARMB"],[62228,"imxrt_ral::pwm::sm::SMCAPTCTRLB::ARMB::RW"],[62230,"imxrt_ral::pwm::sm::SMCAPTCTRLB::CB0CNT"],[62235,"imxrt_ral::pwm::sm::SMCAPTCTRLB::CB1CNT"],[62240,"imxrt_ral::pwm::sm::SMCAPTCTRLB::CFBWM"],[62245,"imxrt_ral::pwm::sm::SMCAPTCTRLB::EDGB0"],[62250,"imxrt_ral::pwm::sm::SMCAPTCTRLB::EDGB0::RW"],[62254,"imxrt_ral::pwm::sm::SMCAPTCTRLB::EDGB1"],[62259,"imxrt_ral::pwm::sm::SMCAPTCTRLB::EDGB1::RW"],[62263,"imxrt_ral::pwm::sm::SMCAPTCTRLB::EDGCNTB_EN"],[62268,"imxrt_ral::pwm::sm::SMCAPTCTRLB::EDGCNTB_EN::RW"],[62270,"imxrt_ral::pwm::sm::SMCAPTCTRLB::INP_SELB"],[62275,"imxrt_ral::pwm::sm::SMCAPTCTRLB::INP_SELB::RW"],[62277,"imxrt_ral::pwm::sm::SMCAPTCTRLB::ONESHOTB"],[62282,"imxrt_ral::pwm::sm::SMCAPTCTRLB::ONESHOTB::RW"],[62284,"imxrt_ral::pwm::sm::SMCAPTCTRLX"],[62293,"imxrt_ral::pwm::sm::SMCAPTCTRLX::ARMX"],[62298,"imxrt_ral::pwm::sm::SMCAPTCTRLX::ARMX::RW"],[62300,"imxrt_ral::pwm::sm::SMCAPTCTRLX::CFXWM"],[62305,"imxrt_ral::pwm::sm::SMCAPTCTRLX::CX0CNT"],[62310,"imxrt_ral::pwm::sm::SMCAPTCTRLX::CX1CNT"],[62315,"imxrt_ral::pwm::sm::SMCAPTCTRLX::EDGCNTX_EN"],[62320,"imxrt_ral::pwm::sm::SMCAPTCTRLX::EDGCNTX_EN::RW"],[62322,"imxrt_ral::pwm::sm::SMCAPTCTRLX::EDGX0"],[62327,"imxrt_ral::pwm::sm::SMCAPTCTRLX::EDGX0::RW"],[62331,"imxrt_ral::pwm::sm::SMCAPTCTRLX::EDGX1"],[62336,"imxrt_ral::pwm::sm::SMCAPTCTRLX::EDGX1::RW"],[62340,"imxrt_ral::pwm::sm::SMCAPTCTRLX::INP_SELX"],[62345,"imxrt_ral::pwm::sm::SMCAPTCTRLX::INP_SELX::RW"],[62347,"imxrt_ral::pwm::sm::SMCAPTCTRLX::ONESHOTX"],[62352,"imxrt_ral::pwm::sm::SMCAPTCTRLX::ONESHOTX::RW"],[62354,"imxrt_ral::pwm::sm::SMCNT"],[62355,"imxrt_ral::pwm::sm::SMCNT::CNT"],[62360,"imxrt_ral::pwm::sm::SMCTRL"],[62370,"imxrt_ral::pwm::sm::SMCTRL2"],[62382,"imxrt_ral::pwm::sm::SMCTRL2::CLK_SEL"],[62387,"imxrt_ral::pwm::sm::SMCTRL2::CLK_SEL::RW"],[62390,"imxrt_ral::pwm::sm::SMCTRL2::DBGEN"],[62395,"imxrt_ral::pwm::sm::SMCTRL2::FORCE"],[62400,"imxrt_ral::pwm::sm::SMCTRL2::FORCE_SEL"],[62405,"imxrt_ral::pwm::sm::SMCTRL2::FORCE_SEL::RW"],[62413,"imxrt_ral::pwm::sm::SMCTRL2::FRCEN"],[62418,"imxrt_ral::pwm::sm::SMCTRL2::FRCEN::RW"],[62420,"imxrt_ral::pwm::sm::SMCTRL2::INDEP"],[62425,"imxrt_ral::pwm::sm::SMCTRL2::INDEP::RW"],[62427,"imxrt_ral::pwm::sm::SMCTRL2::INIT_SEL"],[62432,"imxrt_ral::pwm::sm::SMCTRL2::INIT_SEL::RW"],[62436,"imxrt_ral::pwm::sm::SMCTRL2::PWM23_INIT"],[62441,"imxrt_ral::pwm::sm::SMCTRL2::PWM45_INIT"],[62446,"imxrt_ral::pwm::sm::SMCTRL2::PWMX_INIT"],[62451,"imxrt_ral::pwm::sm::SMCTRL2::RELOAD_SEL"],[62456,"imxrt_ral::pwm::sm::SMCTRL2::RELOAD_SEL::RW"],[62458,"imxrt_ral::pwm::sm::SMCTRL2::WAITEN"],[62463,"imxrt_ral::pwm::sm::SMCTRL::COMPMODE"],[62468,"imxrt_ral::pwm::sm::SMCTRL::COMPMODE::RW"],[62470,"imxrt_ral::pwm::sm::SMCTRL::DBLEN"],[62475,"imxrt_ral::pwm::sm::SMCTRL::DBLEN::RW"],[62477,"imxrt_ral::pwm::sm::SMCTRL::DBLX"],[62482,"imxrt_ral::pwm::sm::SMCTRL::DBLX::RW"],[62484,"imxrt_ral::pwm::sm::SMCTRL::DT"],[62489,"imxrt_ral::pwm::sm::SMCTRL::FULL"],[62494,"imxrt_ral::pwm::sm::SMCTRL::FULL::RW"],[62496,"imxrt_ral::pwm::sm::SMCTRL::HALF"],[62501,"imxrt_ral::pwm::sm::SMCTRL::HALF::RW"],[62503,"imxrt_ral::pwm::sm::SMCTRL::LDFQ"],[62508,"imxrt_ral::pwm::sm::SMCTRL::LDFQ::RW"],[62524,"imxrt_ral::pwm::sm::SMCTRL::LDMOD"],[62529,"imxrt_ral::pwm::sm::SMCTRL::LDMOD::RW"],[62531,"imxrt_ral::pwm::sm::SMCTRL::PRSC"],[62536,"imxrt_ral::pwm::sm::SMCTRL::PRSC::RW"],[62544,"imxrt_ral::pwm::sm::SMCTRL::SPLIT"],[62549,"imxrt_ral::pwm::sm::SMCTRL::SPLIT::RW"],[62551,"imxrt_ral::pwm::sm::SMCVAL0"],[62552,"imxrt_ral::pwm::sm::SMCVAL0::CAPTVAL0"],[62557,"imxrt_ral::pwm::sm::SMCVAL0CYC"],[62558,"imxrt_ral::pwm::sm::SMCVAL0CYC::CVAL0CYC"],[62563,"imxrt_ral::pwm::sm::SMCVAL1"],[62564,"imxrt_ral::pwm::sm::SMCVAL1::CAPTVAL1"],[62569,"imxrt_ral::pwm::sm::SMCVAL1CYC"],[62570,"imxrt_ral::pwm::sm::SMCVAL1CYC::CVAL1CYC"],[62575,"imxrt_ral::pwm::sm::SMCVAL2"],[62576,"imxrt_ral::pwm::sm::SMCVAL2::CAPTVAL2"],[62581,"imxrt_ral::pwm::sm::SMCVAL2CYC"],[62582,"imxrt_ral::pwm::sm::SMCVAL2CYC::CVAL2CYC"],[62587,"imxrt_ral::pwm::sm::SMCVAL3"],[62588,"imxrt_ral::pwm::sm::SMCVAL3::CAPTVAL3"],[62593,"imxrt_ral::pwm::sm::SMCVAL3CYC"],[62594,"imxrt_ral::pwm::sm::SMCVAL3CYC::CVAL3CYC"],[62599,"imxrt_ral::pwm::sm::SMCVAL4"],[62600,"imxrt_ral::pwm::sm::SMCVAL4::CAPTVAL4"],[62605,"imxrt_ral::pwm::sm::SMCVAL4CYC"],[62606,"imxrt_ral::pwm::sm::SMCVAL4CYC::CVAL4CYC"],[62611,"imxrt_ral::pwm::sm::SMCVAL5"],[62612,"imxrt_ral::pwm::sm::SMCVAL5::CAPTVAL5"],[62617,"imxrt_ral::pwm::sm::SMCVAL5CYC"],[62618,"imxrt_ral::pwm::sm::SMCVAL5CYC::CVAL5CYC"],[62623,"imxrt_ral::pwm::sm::SMDISMAP0"],[62626,"imxrt_ral::pwm::sm::SMDISMAP0::DIS0A"],[62631,"imxrt_ral::pwm::sm::SMDISMAP0::DIS0B"],[62636,"imxrt_ral::pwm::sm::SMDISMAP0::DIS0X"],[62641,"imxrt_ral::pwm::sm::SMDISMAP1"],[62644,"imxrt_ral::pwm::sm::SMDISMAP1::DIS1A"],[62649,"imxrt_ral::pwm::sm::SMDISMAP1::DIS1B"],[62654,"imxrt_ral::pwm::sm::SMDISMAP1::DIS1X"],[62659,"imxrt_ral::pwm::sm::SMDMAEN"],[62668,"imxrt_ral::pwm::sm::SMDMAEN::CA0DE"],[62673,"imxrt_ral::pwm::sm::SMDMAEN::CA1DE"],[62678,"imxrt_ral::pwm::sm::SMDMAEN::CAPTDE"],[62683,"imxrt_ral::pwm::sm::SMDMAEN::CAPTDE::RW"],[62687,"imxrt_ral::pwm::sm::SMDMAEN::CB0DE"],[62692,"imxrt_ral::pwm::sm::SMDMAEN::CB1DE"],[62697,"imxrt_ral::pwm::sm::SMDMAEN::CX0DE"],[62702,"imxrt_ral::pwm::sm::SMDMAEN::CX1DE"],[62707,"imxrt_ral::pwm::sm::SMDMAEN::FAND"],[62712,"imxrt_ral::pwm::sm::SMDMAEN::FAND::RW"],[62714,"imxrt_ral::pwm::sm::SMDMAEN::VALDE"],[62719,"imxrt_ral::pwm::sm::SMDMAEN::VALDE::RW"],[62721,"imxrt_ral::pwm::sm::SMDTCNT0"],[62722,"imxrt_ral::pwm::sm::SMDTCNT0::DTCNT0"],[62727,"imxrt_ral::pwm::sm::SMDTCNT1"],[62728,"imxrt_ral::pwm::sm::SMDTCNT1::DTCNT1"],[62733,"imxrt_ral::pwm::sm::SMFRACVAL1"],[62734,"imxrt_ral::pwm::sm::SMFRACVAL1::FRACVAL1"],[62739,"imxrt_ral::pwm::sm::SMFRACVAL2"],[62740,"imxrt_ral::pwm::sm::SMFRACVAL2::FRACVAL2"],[62745,"imxrt_ral::pwm::sm::SMFRACVAL3"],[62746,"imxrt_ral::pwm::sm::SMFRACVAL3::FRACVAL3"],[62751,"imxrt_ral::pwm::sm::SMFRACVAL4"],[62752,"imxrt_ral::pwm::sm::SMFRACVAL4::FRACVAL4"],[62757,"imxrt_ral::pwm::sm::SMFRACVAL5"],[62758,"imxrt_ral::pwm::sm::SMFRACVAL5::FRACVAL5"],[62763,"imxrt_ral::pwm::sm::SMFRCTRL"],[62768,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC1_EN"],[62773,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC1_EN::RW"],[62775,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC23_EN"],[62780,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC23_EN::RW"],[62782,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC45_EN"],[62787,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC45_EN::RW"],[62789,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC_PU"],[62794,"imxrt_ral::pwm::sm::SMFRCTRL::FRAC_PU::RW"],[62796,"imxrt_ral::pwm::sm::SMFRCTRL::TEST"],[62801,"imxrt_ral::pwm::sm::SMINIT"],[62802,"imxrt_ral::pwm::sm::SMINIT::INIT"],[62807,"imxrt_ral::pwm::sm::SMINTEN"],[62816,"imxrt_ral::pwm::sm::SMINTEN::CA0IE"],[62821,"imxrt_ral::pwm::sm::SMINTEN::CA0IE::RW"],[62823,"imxrt_ral::pwm::sm::SMINTEN::CA1IE"],[62828,"imxrt_ral::pwm::sm::SMINTEN::CA1IE::RW"],[62830,"imxrt_ral::pwm::sm::SMINTEN::CB0IE"],[62835,"imxrt_ral::pwm::sm::SMINTEN::CB0IE::RW"],[62837,"imxrt_ral::pwm::sm::SMINTEN::CB1IE"],[62842,"imxrt_ral::pwm::sm::SMINTEN::CB1IE::RW"],[62844,"imxrt_ral::pwm::sm::SMINTEN::CMPIE"],[62849,"imxrt_ral::pwm::sm::SMINTEN::CMPIE::RW"],[62851,"imxrt_ral::pwm::sm::SMINTEN::CX0IE"],[62856,"imxrt_ral::pwm::sm::SMINTEN::CX0IE::RW"],[62858,"imxrt_ral::pwm::sm::SMINTEN::CX1IE"],[62863,"imxrt_ral::pwm::sm::SMINTEN::CX1IE::RW"],[62865,"imxrt_ral::pwm::sm::SMINTEN::REIE"],[62870,"imxrt_ral::pwm::sm::SMINTEN::REIE::RW"],[62872,"imxrt_ral::pwm::sm::SMINTEN::RIE"],[62877,"imxrt_ral::pwm::sm::SMINTEN::RIE::RW"],[62879,"imxrt_ral::pwm::sm::SMOCTRL"],[62888,"imxrt_ral::pwm::sm::SMOCTRL::POLA"],[62893,"imxrt_ral::pwm::sm::SMOCTRL::POLA::RW"],[62895,"imxrt_ral::pwm::sm::SMOCTRL::POLB"],[62900,"imxrt_ral::pwm::sm::SMOCTRL::POLB::RW"],[62902,"imxrt_ral::pwm::sm::SMOCTRL::POLX"],[62907,"imxrt_ral::pwm::sm::SMOCTRL::POLX::RW"],[62909,"imxrt_ral::pwm::sm::SMOCTRL::PWMAFS"],[62914,"imxrt_ral::pwm::sm::SMOCTRL::PWMAFS::RW"],[62918,"imxrt_ral::pwm::sm::SMOCTRL::PWMA_IN"],[62923,"imxrt_ral::pwm::sm::SMOCTRL::PWMBFS"],[62928,"imxrt_ral::pwm::sm::SMOCTRL::PWMBFS::RW"],[62932,"imxrt_ral::pwm::sm::SMOCTRL::PWMB_IN"],[62937,"imxrt_ral::pwm::sm::SMOCTRL::PWMXFS"],[62942,"imxrt_ral::pwm::sm::SMOCTRL::PWMXFS::RW"],[62946,"imxrt_ral::pwm::sm::SMOCTRL::PWMX_IN"],[62951,"imxrt_ral::pwm::sm::SMSTS"],[62961,"imxrt_ral::pwm::sm::SMSTS::CFA0"],[62966,"imxrt_ral::pwm::sm::SMSTS::CFA1"],[62971,"imxrt_ral::pwm::sm::SMSTS::CFB0"],[62976,"imxrt_ral::pwm::sm::SMSTS::CFB1"],[62981,"imxrt_ral::pwm::sm::SMSTS::CFX0"],[62986,"imxrt_ral::pwm::sm::SMSTS::CFX1"],[62991,"imxrt_ral::pwm::sm::SMSTS::CMPF"],[62996,"imxrt_ral::pwm::sm::SMSTS::CMPF::RW"],[62998,"imxrt_ral::pwm::sm::SMSTS::REF"],[63003,"imxrt_ral::pwm::sm::SMSTS::REF::RW"],[63005,"imxrt_ral::pwm::sm::SMSTS::RF"],[63010,"imxrt_ral::pwm::sm::SMSTS::RF::RW"],[63012,"imxrt_ral::pwm::sm::SMSTS::RUF"],[63017,"imxrt_ral::pwm::sm::SMSTS::RUF::RW"],[63019,"imxrt_ral::pwm::sm::SMTCTRL"],[63023,"imxrt_ral::pwm::sm::SMTCTRL::OUT_TRIG_EN"],[63028,"imxrt_ral::pwm::sm::SMTCTRL::OUT_TRIG_EN::RW"],[63030,"imxrt_ral::pwm::sm::SMTCTRL::PWAOT0"],[63035,"imxrt_ral::pwm::sm::SMTCTRL::PWAOT0::RW"],[63037,"imxrt_ral::pwm::sm::SMTCTRL::PWBOT1"],[63042,"imxrt_ral::pwm::sm::SMTCTRL::PWBOT1::RW"],[63044,"imxrt_ral::pwm::sm::SMTCTRL::TRGFRQ"],[63049,"imxrt_ral::pwm::sm::SMTCTRL::TRGFRQ::RW"],[63051,"imxrt_ral::pwm::sm::SMVAL0"],[63052,"imxrt_ral::pwm::sm::SMVAL0::VAL0"],[63057,"imxrt_ral::pwm::sm::SMVAL1"],[63058,"imxrt_ral::pwm::sm::SMVAL1::VAL1"],[63063,"imxrt_ral::pwm::sm::SMVAL2"],[63064,"imxrt_ral::pwm::sm::SMVAL2::VAL2"],[63069,"imxrt_ral::pwm::sm::SMVAL3"],[63070,"imxrt_ral::pwm::sm::SMVAL3::VAL3"],[63075,"imxrt_ral::pwm::sm::SMVAL4"],[63076,"imxrt_ral::pwm::sm::SMVAL4::VAL4"],[63081,"imxrt_ral::pwm::sm::SMVAL5"],[63082,"imxrt_ral::pwm::sm::SMVAL5::VAL5"],[63087,"imxrt_ral::pxp"],[63188,"imxrt_ral::pxp::AS_BUF"],[63189,"imxrt_ral::pxp::AS_BUF::ADDR"],[63194,"imxrt_ral::pxp::AS_CLRKEYHIGH"],[63195,"imxrt_ral::pxp::AS_CLRKEYHIGH::PIXEL"],[63200,"imxrt_ral::pxp::AS_CLRKEYLOW"],[63201,"imxrt_ral::pxp::AS_CLRKEYLOW::PIXEL"],[63206,"imxrt_ral::pxp::AS_CTRL"],[63212,"imxrt_ral::pxp::AS_CTRL::ALPHA"],[63217,"imxrt_ral::pxp::AS_CTRL::ALPHA_CTRL"],[63222,"imxrt_ral::pxp::AS_CTRL::ALPHA_CTRL::RW"],[63226,"imxrt_ral::pxp::AS_CTRL::ALPHA_INVERT"],[63231,"imxrt_ral::pxp::AS_CTRL::ENABLE_COLORKEY"],[63236,"imxrt_ral::pxp::AS_CTRL::FORMAT"],[63241,"imxrt_ral::pxp::AS_CTRL::FORMAT::RW"],[63248,"imxrt_ral::pxp::AS_CTRL::ROP"],[63253,"imxrt_ral::pxp::AS_CTRL::ROP::RW"],[63265,"imxrt_ral::pxp::AS_PITCH"],[63266,"imxrt_ral::pxp::AS_PITCH::PITCH"],[63271,"imxrt_ral::pxp::CSC1_COEF0"],[63276,"imxrt_ral::pxp::CSC1_COEF0::BYPASS"],[63281,"imxrt_ral::pxp::CSC1_COEF0::C0"],[63286,"imxrt_ral::pxp::CSC1_COEF0::UV_OFFSET"],[63291,"imxrt_ral::pxp::CSC1_COEF0::YCBCR_MODE"],[63296,"imxrt_ral::pxp::CSC1_COEF0::Y_OFFSET"],[63301,"imxrt_ral::pxp::CSC1_COEF1"],[63303,"imxrt_ral::pxp::CSC1_COEF1::C1"],[63308,"imxrt_ral::pxp::CSC1_COEF1::C4"],[63313,"imxrt_ral::pxp::CSC1_COEF2"],[63315,"imxrt_ral::pxp::CSC1_COEF2::C2"],[63320,"imxrt_ral::pxp::CSC1_COEF2::C3"],[63325,"imxrt_ral::pxp::CTRL"],[63337,"imxrt_ral::pxp::CTRL::BLOCK_SIZE"],[63342,"imxrt_ral::pxp::CTRL::BLOCK_SIZE::RW"],[63344,"imxrt_ral::pxp::CTRL::CLKGATE"],[63349,"imxrt_ral::pxp::CTRL::ENABLE"],[63354,"imxrt_ral::pxp::CTRL::ENABLE_LCD_HANDSHAKE"],[63359,"imxrt_ral::pxp::CTRL::EN_REPEAT"],[63364,"imxrt_ral::pxp::CTRL::HFLIP"],[63369,"imxrt_ral::pxp::CTRL::IRQ_ENABLE"],[63374,"imxrt_ral::pxp::CTRL::NEXT_IRQ_ENABLE"],[63379,"imxrt_ral::pxp::CTRL::ROTATE"],[63384,"imxrt_ral::pxp::CTRL::ROTATE::RW"],[63388,"imxrt_ral::pxp::CTRL::ROT_POS"],[63393,"imxrt_ral::pxp::CTRL::SFTRST"],[63398,"imxrt_ral::pxp::CTRL::VFLIP"],[63403,"imxrt_ral::pxp::CTRL_CLR"],[63415,"imxrt_ral::pxp::CTRL_CLR::BLOCK_SIZE"],[63420,"imxrt_ral::pxp::CTRL_CLR::BLOCK_SIZE::RW"],[63422,"imxrt_ral::pxp::CTRL_CLR::CLKGATE"],[63427,"imxrt_ral::pxp::CTRL_CLR::ENABLE"],[63432,"imxrt_ral::pxp::CTRL_CLR::ENABLE_LCD_HANDSHAKE"],[63437,"imxrt_ral::pxp::CTRL_CLR::EN_REPEAT"],[63442,"imxrt_ral::pxp::CTRL_CLR::HFLIP"],[63447,"imxrt_ral::pxp::CTRL_CLR::IRQ_ENABLE"],[63452,"imxrt_ral::pxp::CTRL_CLR::NEXT_IRQ_ENABLE"],[63457,"imxrt_ral::pxp::CTRL_CLR::ROTATE"],[63462,"imxrt_ral::pxp::CTRL_CLR::ROTATE::RW"],[63466,"imxrt_ral::pxp::CTRL_CLR::ROT_POS"],[63471,"imxrt_ral::pxp::CTRL_CLR::SFTRST"],[63476,"imxrt_ral::pxp::CTRL_CLR::VFLIP"],[63481,"imxrt_ral::pxp::CTRL_SET"],[63493,"imxrt_ral::pxp::CTRL_SET::BLOCK_SIZE"],[63498,"imxrt_ral::pxp::CTRL_SET::BLOCK_SIZE::RW"],[63500,"imxrt_ral::pxp::CTRL_SET::CLKGATE"],[63505,"imxrt_ral::pxp::CTRL_SET::ENABLE"],[63510,"imxrt_ral::pxp::CTRL_SET::ENABLE_LCD_HANDSHAKE"],[63515,"imxrt_ral::pxp::CTRL_SET::EN_REPEAT"],[63520,"imxrt_ral::pxp::CTRL_SET::HFLIP"],[63525,"imxrt_ral::pxp::CTRL_SET::IRQ_ENABLE"],[63530,"imxrt_ral::pxp::CTRL_SET::NEXT_IRQ_ENABLE"],[63535,"imxrt_ral::pxp::CTRL_SET::ROTATE"],[63540,"imxrt_ral::pxp::CTRL_SET::ROTATE::RW"],[63544,"imxrt_ral::pxp::CTRL_SET::ROT_POS"],[63549,"imxrt_ral::pxp::CTRL_SET::SFTRST"],[63554,"imxrt_ral::pxp::CTRL_SET::VFLIP"],[63559,"imxrt_ral::pxp::CTRL_TOG"],[63571,"imxrt_ral::pxp::CTRL_TOG::BLOCK_SIZE"],[63576,"imxrt_ral::pxp::CTRL_TOG::BLOCK_SIZE::RW"],[63578,"imxrt_ral::pxp::CTRL_TOG::CLKGATE"],[63583,"imxrt_ral::pxp::CTRL_TOG::ENABLE"],[63588,"imxrt_ral::pxp::CTRL_TOG::ENABLE_LCD_HANDSHAKE"],[63593,"imxrt_ral::pxp::CTRL_TOG::EN_REPEAT"],[63598,"imxrt_ral::pxp::CTRL_TOG::HFLIP"],[63603,"imxrt_ral::pxp::CTRL_TOG::IRQ_ENABLE"],[63608,"imxrt_ral::pxp::CTRL_TOG::NEXT_IRQ_ENABLE"],[63613,"imxrt_ral::pxp::CTRL_TOG::ROTATE"],[63618,"imxrt_ral::pxp::CTRL_TOG::ROTATE::RW"],[63622,"imxrt_ral::pxp::CTRL_TOG::ROT_POS"],[63627,"imxrt_ral::pxp::CTRL_TOG::SFTRST"],[63632,"imxrt_ral::pxp::CTRL_TOG::VFLIP"],[63637,"imxrt_ral::pxp::NEXT"],[63639,"imxrt_ral::pxp::NEXT::ENABLED"],[63644,"imxrt_ral::pxp::NEXT::POINTER"],[63649,"imxrt_ral::pxp::OUT_AS_LRC"],[63651,"imxrt_ral::pxp::OUT_AS_LRC::X"],[63656,"imxrt_ral::pxp::OUT_AS_LRC::Y"],[63661,"imxrt_ral::pxp::OUT_AS_ULC"],[63663,"imxrt_ral::pxp::OUT_AS_ULC::X"],[63668,"imxrt_ral::pxp::OUT_AS_ULC::Y"],[63673,"imxrt_ral::pxp::OUT_BUF"],[63674,"imxrt_ral::pxp::OUT_BUF2"],[63675,"imxrt_ral::pxp::OUT_BUF2::ADDR"],[63680,"imxrt_ral::pxp::OUT_BUF::ADDR"],[63685,"imxrt_ral::pxp::OUT_CTRL"],[63689,"imxrt_ral::pxp::OUT_CTRL::ALPHA"],[63694,"imxrt_ral::pxp::OUT_CTRL::ALPHA_OUTPUT"],[63699,"imxrt_ral::pxp::OUT_CTRL::FORMAT"],[63704,"imxrt_ral::pxp::OUT_CTRL::FORMAT::RW"],[63721,"imxrt_ral::pxp::OUT_CTRL::INTERLACED_OUTPUT"],[63726,"imxrt_ral::pxp::OUT_CTRL::INTERLACED_OUTPUT::RW"],[63730,"imxrt_ral::pxp::OUT_CTRL_CLR"],[63734,"imxrt_ral::pxp::OUT_CTRL_CLR::ALPHA"],[63739,"imxrt_ral::pxp::OUT_CTRL_CLR::ALPHA_OUTPUT"],[63744,"imxrt_ral::pxp::OUT_CTRL_CLR::FORMAT"],[63749,"imxrt_ral::pxp::OUT_CTRL_CLR::FORMAT::RW"],[63766,"imxrt_ral::pxp::OUT_CTRL_CLR::INTERLACED_OUTPUT"],[63771,"imxrt_ral::pxp::OUT_CTRL_CLR::INTERLACED_OUTPUT::RW"],[63775,"imxrt_ral::pxp::OUT_CTRL_SET"],[63779,"imxrt_ral::pxp::OUT_CTRL_SET::ALPHA"],[63784,"imxrt_ral::pxp::OUT_CTRL_SET::ALPHA_OUTPUT"],[63789,"imxrt_ral::pxp::OUT_CTRL_SET::FORMAT"],[63794,"imxrt_ral::pxp::OUT_CTRL_SET::FORMAT::RW"],[63811,"imxrt_ral::pxp::OUT_CTRL_SET::INTERLACED_OUTPUT"],[63816,"imxrt_ral::pxp::OUT_CTRL_SET::INTERLACED_OUTPUT::RW"],[63820,"imxrt_ral::pxp::OUT_CTRL_TOG"],[63824,"imxrt_ral::pxp::OUT_CTRL_TOG::ALPHA"],[63829,"imxrt_ral::pxp::OUT_CTRL_TOG::ALPHA_OUTPUT"],[63834,"imxrt_ral::pxp::OUT_CTRL_TOG::FORMAT"],[63839,"imxrt_ral::pxp::OUT_CTRL_TOG::FORMAT::RW"],[63856,"imxrt_ral::pxp::OUT_CTRL_TOG::INTERLACED_OUTPUT"],[63861,"imxrt_ral::pxp::OUT_CTRL_TOG::INTERLACED_OUTPUT::RW"],[63865,"imxrt_ral::pxp::OUT_LRC"],[63867,"imxrt_ral::pxp::OUT_LRC::X"],[63872,"imxrt_ral::pxp::OUT_LRC::Y"],[63877,"imxrt_ral::pxp::OUT_PITCH"],[63878,"imxrt_ral::pxp::OUT_PITCH::PITCH"],[63883,"imxrt_ral::pxp::OUT_PS_LRC"],[63885,"imxrt_ral::pxp::OUT_PS_LRC::X"],[63890,"imxrt_ral::pxp::OUT_PS_LRC::Y"],[63895,"imxrt_ral::pxp::OUT_PS_ULC"],[63897,"imxrt_ral::pxp::OUT_PS_ULC::X"],[63902,"imxrt_ral::pxp::OUT_PS_ULC::Y"],[63907,"imxrt_ral::pxp::PORTER_DUFF_CTRL"],[63918,"imxrt_ral::pxp::PORTER_DUFF_CTRL::POTER_DUFF_ENABLE"],[63923,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S0_ALPHA_MODE"],[63928,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S0_COLOR_MODE"],[63933,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S0_GLOBAL_ALPHA"],[63938,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S0_GLOBAL_ALPHA_MODE"],[63943,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S0_S1_FACTOR_MODE"],[63948,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S1_ALPHA_MODE"],[63953,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S1_COLOR_MODE"],[63958,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S1_GLOBAL_ALPHA"],[63963,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S1_GLOBAL_ALPHA_MODE"],[63968,"imxrt_ral::pxp::PORTER_DUFF_CTRL::S1_S0_FACTOR_MODE"],[63973,"imxrt_ral::pxp::POWER"],[63975,"imxrt_ral::pxp::POWER::CTRL"],[63980,"imxrt_ral::pxp::POWER::ROT_MEM_LP_STATE"],[63985,"imxrt_ral::pxp::POWER::ROT_MEM_LP_STATE::RW"],[63989,"imxrt_ral::pxp::PS_BACKGROUND"],[63990,"imxrt_ral::pxp::PS_BACKGROUND::COLOR"],[63995,"imxrt_ral::pxp::PS_BUF"],[63996,"imxrt_ral::pxp::PS_BUF::ADDR"],[64001,"imxrt_ral::pxp::PS_CLRKEYHIGH"],[64002,"imxrt_ral::pxp::PS_CLRKEYHIGH::PIXEL"],[64007,"imxrt_ral::pxp::PS_CLRKEYLOW"],[64008,"imxrt_ral::pxp::PS_CLRKEYLOW::PIXEL"],[64013,"imxrt_ral::pxp::PS_CTRL"],[64017,"imxrt_ral::pxp::PS_CTRL::DECX"],[64022,"imxrt_ral::pxp::PS_CTRL::DECX::RW"],[64026,"imxrt_ral::pxp::PS_CTRL::DECY"],[64031,"imxrt_ral::pxp::PS_CTRL::DECY::RW"],[64035,"imxrt_ral::pxp::PS_CTRL::FORMAT"],[64040,"imxrt_ral::pxp::PS_CTRL::FORMAT::RW"],[64055,"imxrt_ral::pxp::PS_CTRL::WB_SWAP"],[64060,"imxrt_ral::pxp::PS_CTRL_CLR"],[64064,"imxrt_ral::pxp::PS_CTRL_CLR::DECX"],[64069,"imxrt_ral::pxp::PS_CTRL_CLR::DECX::RW"],[64073,"imxrt_ral::pxp::PS_CTRL_CLR::DECY"],[64078,"imxrt_ral::pxp::PS_CTRL_CLR::DECY::RW"],[64082,"imxrt_ral::pxp::PS_CTRL_CLR::FORMAT"],[64087,"imxrt_ral::pxp::PS_CTRL_CLR::FORMAT::RW"],[64102,"imxrt_ral::pxp::PS_CTRL_CLR::WB_SWAP"],[64107,"imxrt_ral::pxp::PS_CTRL_SET"],[64111,"imxrt_ral::pxp::PS_CTRL_SET::DECX"],[64116,"imxrt_ral::pxp::PS_CTRL_SET::DECX::RW"],[64120,"imxrt_ral::pxp::PS_CTRL_SET::DECY"],[64125,"imxrt_ral::pxp::PS_CTRL_SET::DECY::RW"],[64129,"imxrt_ral::pxp::PS_CTRL_SET::FORMAT"],[64134,"imxrt_ral::pxp::PS_CTRL_SET::FORMAT::RW"],[64149,"imxrt_ral::pxp::PS_CTRL_SET::WB_SWAP"],[64154,"imxrt_ral::pxp::PS_CTRL_TOG"],[64158,"imxrt_ral::pxp::PS_CTRL_TOG::DECX"],[64163,"imxrt_ral::pxp::PS_CTRL_TOG::DECX::RW"],[64167,"imxrt_ral::pxp::PS_CTRL_TOG::DECY"],[64172,"imxrt_ral::pxp::PS_CTRL_TOG::DECY::RW"],[64176,"imxrt_ral::pxp::PS_CTRL_TOG::FORMAT"],[64181,"imxrt_ral::pxp::PS_CTRL_TOG::FORMAT::RW"],[64196,"imxrt_ral::pxp::PS_CTRL_TOG::WB_SWAP"],[64201,"imxrt_ral::pxp::PS_OFFSET"],[64203,"imxrt_ral::pxp::PS_OFFSET::XOFFSET"],[64208,"imxrt_ral::pxp::PS_OFFSET::YOFFSET"],[64213,"imxrt_ral::pxp::PS_PITCH"],[64214,"imxrt_ral::pxp::PS_PITCH::PITCH"],[64219,"imxrt_ral::pxp::PS_SCALE"],[64221,"imxrt_ral::pxp::PS_SCALE::XSCALE"],[64226,"imxrt_ral::pxp::PS_SCALE::YSCALE"],[64231,"imxrt_ral::pxp::PS_UBUF"],[64232,"imxrt_ral::pxp::PS_UBUF::ADDR"],[64237,"imxrt_ral::pxp::PS_VBUF"],[64238,"imxrt_ral::pxp::PS_VBUF::ADDR"],[64243,"imxrt_ral::pxp::STAT"],[64251,"imxrt_ral::pxp::STAT::AXI_ERROR_ID"],[64256,"imxrt_ral::pxp::STAT::AXI_READ_ERROR"],[64261,"imxrt_ral::pxp::STAT::AXI_WRITE_ERROR"],[64266,"imxrt_ral::pxp::STAT::BLOCKX"],[64271,"imxrt_ral::pxp::STAT::BLOCKY"],[64276,"imxrt_ral::pxp::STAT::IRQ"],[64281,"imxrt_ral::pxp::STAT::LUT_DMA_LOAD_DONE_IRQ"],[64286,"imxrt_ral::pxp::STAT::NEXT_IRQ"],[64291,"imxrt_ral::pxp::STAT_CLR"],[64299,"imxrt_ral::pxp::STAT_CLR::AXI_ERROR_ID"],[64304,"imxrt_ral::pxp::STAT_CLR::AXI_READ_ERROR"],[64309,"imxrt_ral::pxp::STAT_CLR::AXI_WRITE_ERROR"],[64314,"imxrt_ral::pxp::STAT_CLR::BLOCKX"],[64319,"imxrt_ral::pxp::STAT_CLR::BLOCKY"],[64324,"imxrt_ral::pxp::STAT_CLR::IRQ"],[64329,"imxrt_ral::pxp::STAT_CLR::LUT_DMA_LOAD_DONE_IRQ"],[64334,"imxrt_ral::pxp::STAT_CLR::NEXT_IRQ"],[64339,"imxrt_ral::pxp::STAT_SET"],[64347,"imxrt_ral::pxp::STAT_SET::AXI_ERROR_ID"],[64352,"imxrt_ral::pxp::STAT_SET::AXI_READ_ERROR"],[64357,"imxrt_ral::pxp::STAT_SET::AXI_WRITE_ERROR"],[64362,"imxrt_ral::pxp::STAT_SET::BLOCKX"],[64367,"imxrt_ral::pxp::STAT_SET::BLOCKY"],[64372,"imxrt_ral::pxp::STAT_SET::IRQ"],[64377,"imxrt_ral::pxp::STAT_SET::LUT_DMA_LOAD_DONE_IRQ"],[64382,"imxrt_ral::pxp::STAT_SET::NEXT_IRQ"],[64387,"imxrt_ral::pxp::STAT_TOG"],[64395,"imxrt_ral::pxp::STAT_TOG::AXI_ERROR_ID"],[64400,"imxrt_ral::pxp::STAT_TOG::AXI_READ_ERROR"],[64405,"imxrt_ral::pxp::STAT_TOG::AXI_WRITE_ERROR"],[64410,"imxrt_ral::pxp::STAT_TOG::BLOCKX"],[64415,"imxrt_ral::pxp::STAT_TOG::BLOCKY"],[64420,"imxrt_ral::pxp::STAT_TOG::IRQ"],[64425,"imxrt_ral::pxp::STAT_TOG::LUT_DMA_LOAD_DONE_IRQ"],[64430,"imxrt_ral::pxp::STAT_TOG::NEXT_IRQ"],[64435,"imxrt_ral::romc"],[64459,"imxrt_ral::romc::ROMPATCHA"],[64461,"imxrt_ral::romc::ROMPATCHA::ADDRX"],[64466,"imxrt_ral::romc::ROMPATCHA::THUMBX"],[64471,"imxrt_ral::romc::ROMPATCHA::THUMBX::RW"],[64473,"imxrt_ral::romc::ROMPATCHCNTL"],[64475,"imxrt_ral::romc::ROMPATCHCNTL::DATAFIX"],[64480,"imxrt_ral::romc::ROMPATCHCNTL::DATAFIX::RW"],[64482,"imxrt_ral::romc::ROMPATCHCNTL::DIS"],[64487,"imxrt_ral::romc::ROMPATCHCNTL::DIS::RW"],[64489,"imxrt_ral::romc::ROMPATCHD"],[64490,"imxrt_ral::romc::ROMPATCHD::DATAX"],[64495,"imxrt_ral::romc::ROMPATCHENL"],[64496,"imxrt_ral::romc::ROMPATCHENL::ENABLE"],[64501,"imxrt_ral::romc::ROMPATCHENL::ENABLE::RW"],[64503,"imxrt_ral::romc::ROMPATCHSR"],[64505,"imxrt_ral::romc::ROMPATCHSR::SOURCE"],[64510,"imxrt_ral::romc::ROMPATCHSR::SOURCE::RW"],[64513,"imxrt_ral::romc::ROMPATCHSR::SW"],[64518,"imxrt_ral::romc::ROMPATCHSR::SW::RW"],[64520,"imxrt_ral::rtwdog"],[64541,"imxrt_ral::rtwdog::CNT"],[64543,"imxrt_ral::rtwdog::CNT::CNTHIGH"],[64548,"imxrt_ral::rtwdog::CNT::CNTLOW"],[64553,"imxrt_ral::rtwdog::CS"],[64567,"imxrt_ral::rtwdog::CS::CLK"],[64572,"imxrt_ral::rtwdog::CS::CLK::RW"],[64576,"imxrt_ral::rtwdog::CS::CMD32EN"],[64581,"imxrt_ral::rtwdog::CS::CMD32EN::RW"],[64583,"imxrt_ral::rtwdog::CS::DBG"],[64588,"imxrt_ral::rtwdog::CS::DBG::RW"],[64590,"imxrt_ral::rtwdog::CS::EN"],[64595,"imxrt_ral::rtwdog::CS::EN::RW"],[64597,"imxrt_ral::rtwdog::CS::FLG"],[64602,"imxrt_ral::rtwdog::CS::FLG::RW"],[64604,"imxrt_ral::rtwdog::CS::INT"],[64609,"imxrt_ral::rtwdog::CS::INT::RW"],[64611,"imxrt_ral::rtwdog::CS::PRES"],[64616,"imxrt_ral::rtwdog::CS::PRES::RW"],[64618,"imxrt_ral::rtwdog::CS::RCS"],[64623,"imxrt_ral::rtwdog::CS::RCS::RW"],[64625,"imxrt_ral::rtwdog::CS::STOP"],[64630,"imxrt_ral::rtwdog::CS::STOP::RW"],[64632,"imxrt_ral::rtwdog::CS::TST"],[64637,"imxrt_ral::rtwdog::CS::TST::RW"],[64641,"imxrt_ral::rtwdog::CS::ULK"],[64646,"imxrt_ral::rtwdog::CS::ULK::RW"],[64648,"imxrt_ral::rtwdog::CS::UPDATE"],[64653,"imxrt_ral::rtwdog::CS::UPDATE::RW"],[64655,"imxrt_ral::rtwdog::CS::WAIT"],[64660,"imxrt_ral::rtwdog::CS::WAIT::RW"],[64662,"imxrt_ral::rtwdog::CS::WIN"],[64667,"imxrt_ral::rtwdog::CS::WIN::RW"],[64669,"imxrt_ral::rtwdog::TOVAL"],[64671,"imxrt_ral::rtwdog::TOVAL::TOVALHIGH"],[64676,"imxrt_ral::rtwdog::TOVAL::TOVALLOW"],[64681,"imxrt_ral::rtwdog::WIN"],[64683,"imxrt_ral::rtwdog::WIN::WINHIGH"],[64688,"imxrt_ral::rtwdog::WIN::WINLOW"],[64693,"imxrt_ral::sai"],[64752,"imxrt_ral::sai::PARAM"],[64755,"imxrt_ral::sai::PARAM::DATALINE"],[64760,"imxrt_ral::sai::PARAM::FIFO"],[64765,"imxrt_ral::sai::PARAM::FRAME"],[64770,"imxrt_ral::sai::RCR1"],[64771,"imxrt_ral::sai::RCR1::RFW"],[64776,"imxrt_ral::sai::RCR2"],[64783,"imxrt_ral::sai::RCR2::BCD"],[64788,"imxrt_ral::sai::RCR2::BCD::RW"],[64790,"imxrt_ral::sai::RCR2::BCI"],[64795,"imxrt_ral::sai::RCR2::BCI::RW"],[64797,"imxrt_ral::sai::RCR2::BCP"],[64802,"imxrt_ral::sai::RCR2::BCP::RW"],[64804,"imxrt_ral::sai::RCR2::BCS"],[64809,"imxrt_ral::sai::RCR2::BCS::RW"],[64811,"imxrt_ral::sai::RCR2::DIV"],[64816,"imxrt_ral::sai::RCR2::MSEL"],[64821,"imxrt_ral::sai::RCR2::MSEL::RW"],[64825,"imxrt_ral::sai::RCR2::SYNC"],[64830,"imxrt_ral::sai::RCR2::SYNC::RW"],[64832,"imxrt_ral::sai::RCR3"],[64835,"imxrt_ral::sai::RCR3::CFR"],[64840,"imxrt_ral::sai::RCR3::RCE"],[64845,"imxrt_ral::sai::RCR3::WDFL"],[64850,"imxrt_ral::sai::RCR4"],[64860,"imxrt_ral::sai::RCR4::FCOMB"],[64865,"imxrt_ral::sai::RCR4::FCOMB::RW"],[64869,"imxrt_ral::sai::RCR4::FCONT"],[64874,"imxrt_ral::sai::RCR4::FCONT::RW"],[64876,"imxrt_ral::sai::RCR4::FPACK"],[64881,"imxrt_ral::sai::RCR4::FPACK::RW"],[64884,"imxrt_ral::sai::RCR4::FRSZ"],[64889,"imxrt_ral::sai::RCR4::FSD"],[64894,"imxrt_ral::sai::RCR4::FSD::RW"],[64896,"imxrt_ral::sai::RCR4::FSE"],[64901,"imxrt_ral::sai::RCR4::FSE::RW"],[64903,"imxrt_ral::sai::RCR4::FSP"],[64908,"imxrt_ral::sai::RCR4::FSP::RW"],[64910,"imxrt_ral::sai::RCR4::MF"],[64915,"imxrt_ral::sai::RCR4::MF::RW"],[64917,"imxrt_ral::sai::RCR4::ONDEM"],[64922,"imxrt_ral::sai::RCR4::ONDEM::RW"],[64924,"imxrt_ral::sai::RCR4::SYWD"],[64929,"imxrt_ral::sai::RCR5"],[64932,"imxrt_ral::sai::RCR5::FBT"],[64937,"imxrt_ral::sai::RCR5::W0W"],[64942,"imxrt_ral::sai::RCR5::WNW"],[64947,"imxrt_ral::sai::RCSR"],[64965,"imxrt_ral::sai::RCSR::BCE"],[64970,"imxrt_ral::sai::RCSR::BCE::RW"],[64972,"imxrt_ral::sai::RCSR::DBGE"],[64977,"imxrt_ral::sai::RCSR::DBGE::RW"],[64979,"imxrt_ral::sai::RCSR::FEF"],[64984,"imxrt_ral::sai::RCSR::FEF::RW"],[64986,"imxrt_ral::sai::RCSR::FEIE"],[64991,"imxrt_ral::sai::RCSR::FEIE::RW"],[64993,"imxrt_ral::sai::RCSR::FR"],[64998,"imxrt_ral::sai::RCSR::FR::RW"],[65000,"imxrt_ral::sai::RCSR::FRDE"],[65005,"imxrt_ral::sai::RCSR::FRDE::RW"],[65007,"imxrt_ral::sai::RCSR::FRF"],[65012,"imxrt_ral::sai::RCSR::FRF::RW"],[65014,"imxrt_ral::sai::RCSR::FRIE"],[65019,"imxrt_ral::sai::RCSR::FRIE::RW"],[65021,"imxrt_ral::sai::RCSR::FWDE"],[65026,"imxrt_ral::sai::RCSR::FWDE::RW"],[65028,"imxrt_ral::sai::RCSR::FWF"],[65033,"imxrt_ral::sai::RCSR::FWF::RW"],[65035,"imxrt_ral::sai::RCSR::FWIE"],[65040,"imxrt_ral::sai::RCSR::FWIE::RW"],[65042,"imxrt_ral::sai::RCSR::RE"],[65047,"imxrt_ral::sai::RCSR::RE::RW"],[65049,"imxrt_ral::sai::RCSR::SEF"],[65054,"imxrt_ral::sai::RCSR::SEF::RW"],[65056,"imxrt_ral::sai::RCSR::SEIE"],[65061,"imxrt_ral::sai::RCSR::SEIE::RW"],[65063,"imxrt_ral::sai::RCSR::SR"],[65068,"imxrt_ral::sai::RCSR::SR::RW"],[65070,"imxrt_ral::sai::RCSR::STOPE"],[65075,"imxrt_ral::sai::RCSR::STOPE::RW"],[65077,"imxrt_ral::sai::RCSR::WSF"],[65082,"imxrt_ral::sai::RCSR::WSF::RW"],[65084,"imxrt_ral::sai::RCSR::WSIE"],[65089,"imxrt_ral::sai::RCSR::WSIE::RW"],[65091,"imxrt_ral::sai::RDR"],[65092,"imxrt_ral::sai::RDR::RDR"],[65097,"imxrt_ral::sai::RFR"],[65100,"imxrt_ral::sai::RFR::RCP"],[65105,"imxrt_ral::sai::RFR::RCP::RW"],[65107,"imxrt_ral::sai::RFR::RFP"],[65112,"imxrt_ral::sai::RFR::WFP"],[65117,"imxrt_ral::sai::RMR"],[65118,"imxrt_ral::sai::RMR::RWM"],[65123,"imxrt_ral::sai::RMR::RWM::RW"],[65125,"imxrt_ral::sai::TCR1"],[65126,"imxrt_ral::sai::TCR1::TFW"],[65131,"imxrt_ral::sai::TCR2"],[65138,"imxrt_ral::sai::TCR2::BCD"],[65143,"imxrt_ral::sai::TCR2::BCD::RW"],[65145,"imxrt_ral::sai::TCR2::BCI"],[65150,"imxrt_ral::sai::TCR2::BCI::RW"],[65152,"imxrt_ral::sai::TCR2::BCP"],[65157,"imxrt_ral::sai::TCR2::BCP::RW"],[65159,"imxrt_ral::sai::TCR2::BCS"],[65164,"imxrt_ral::sai::TCR2::BCS::RW"],[65166,"imxrt_ral::sai::TCR2::DIV"],[65171,"imxrt_ral::sai::TCR2::MSEL"],[65176,"imxrt_ral::sai::TCR2::MSEL::RW"],[65180,"imxrt_ral::sai::TCR2::SYNC"],[65185,"imxrt_ral::sai::TCR2::SYNC::RW"],[65187,"imxrt_ral::sai::TCR3"],[65190,"imxrt_ral::sai::TCR3::CFR"],[65195,"imxrt_ral::sai::TCR3::TCE"],[65200,"imxrt_ral::sai::TCR3::WDFL"],[65205,"imxrt_ral::sai::TCR4"],[65216,"imxrt_ral::sai::TCR4::CHMOD"],[65221,"imxrt_ral::sai::TCR4::CHMOD::RW"],[65223,"imxrt_ral::sai::TCR4::FCOMB"],[65228,"imxrt_ral::sai::TCR4::FCOMB::RW"],[65232,"imxrt_ral::sai::TCR4::FCONT"],[65237,"imxrt_ral::sai::TCR4::FCONT::RW"],[65239,"imxrt_ral::sai::TCR4::FPACK"],[65244,"imxrt_ral::sai::TCR4::FPACK::RW"],[65247,"imxrt_ral::sai::TCR4::FRSZ"],[65252,"imxrt_ral::sai::TCR4::FSD"],[65257,"imxrt_ral::sai::TCR4::FSD::RW"],[65259,"imxrt_ral::sai::TCR4::FSE"],[65264,"imxrt_ral::sai::TCR4::FSE::RW"],[65266,"imxrt_ral::sai::TCR4::FSP"],[65271,"imxrt_ral::sai::TCR4::FSP::RW"],[65273,"imxrt_ral::sai::TCR4::MF"],[65278,"imxrt_ral::sai::TCR4::MF::RW"],[65280,"imxrt_ral::sai::TCR4::ONDEM"],[65285,"imxrt_ral::sai::TCR4::ONDEM::RW"],[65287,"imxrt_ral::sai::TCR4::SYWD"],[65292,"imxrt_ral::sai::TCR5"],[65295,"imxrt_ral::sai::TCR5::FBT"],[65300,"imxrt_ral::sai::TCR5::W0W"],[65305,"imxrt_ral::sai::TCR5::WNW"],[65310,"imxrt_ral::sai::TCSR"],[65328,"imxrt_ral::sai::TCSR::BCE"],[65333,"imxrt_ral::sai::TCSR::BCE::RW"],[65335,"imxrt_ral::sai::TCSR::DBGE"],[65340,"imxrt_ral::sai::TCSR::DBGE::RW"],[65342,"imxrt_ral::sai::TCSR::FEF"],[65347,"imxrt_ral::sai::TCSR::FEF::RW"],[65349,"imxrt_ral::sai::TCSR::FEIE"],[65354,"imxrt_ral::sai::TCSR::FEIE::RW"],[65356,"imxrt_ral::sai::TCSR::FR"],[65361,"imxrt_ral::sai::TCSR::FR::RW"],[65363,"imxrt_ral::sai::TCSR::FRDE"],[65368,"imxrt_ral::sai::TCSR::FRDE::RW"],[65370,"imxrt_ral::sai::TCSR::FRF"],[65375,"imxrt_ral::sai::TCSR::FRF::RW"],[65377,"imxrt_ral::sai::TCSR::FRIE"],[65382,"imxrt_ral::sai::TCSR::FRIE::RW"],[65384,"imxrt_ral::sai::TCSR::FWDE"],[65389,"imxrt_ral::sai::TCSR::FWDE::RW"],[65391,"imxrt_ral::sai::TCSR::FWF"],[65396,"imxrt_ral::sai::TCSR::FWF::RW"],[65398,"imxrt_ral::sai::TCSR::FWIE"],[65403,"imxrt_ral::sai::TCSR::FWIE::RW"],[65405,"imxrt_ral::sai::TCSR::SEF"],[65410,"imxrt_ral::sai::TCSR::SEF::RW"],[65412,"imxrt_ral::sai::TCSR::SEIE"],[65417,"imxrt_ral::sai::TCSR::SEIE::RW"],[65419,"imxrt_ral::sai::TCSR::SR"],[65424,"imxrt_ral::sai::TCSR::SR::RW"],[65426,"imxrt_ral::sai::TCSR::STOPE"],[65431,"imxrt_ral::sai::TCSR::STOPE::RW"],[65433,"imxrt_ral::sai::TCSR::TE"],[65438,"imxrt_ral::sai::TCSR::TE::RW"],[65440,"imxrt_ral::sai::TCSR::WSF"],[65445,"imxrt_ral::sai::TCSR::WSF::RW"],[65447,"imxrt_ral::sai::TCSR::WSIE"],[65452,"imxrt_ral::sai::TCSR::WSIE::RW"],[65454,"imxrt_ral::sai::TDR"],[65455,"imxrt_ral::sai::TDR::TDR"],[65460,"imxrt_ral::sai::TFR"],[65463,"imxrt_ral::sai::TFR::RFP"],[65468,"imxrt_ral::sai::TFR::WCP"],[65473,"imxrt_ral::sai::TFR::WCP::RW"],[65475,"imxrt_ral::sai::TFR::WFP"],[65480,"imxrt_ral::sai::TMR"],[65481,"imxrt_ral::sai::TMR::TWM"],[65486,"imxrt_ral::sai::TMR::TWM::RW"],[65488,"imxrt_ral::sai::VERID"],[65491,"imxrt_ral::sai::VERID::FEATURE"],[65496,"imxrt_ral::sai::VERID::FEATURE::RW"],[65497,"imxrt_ral::sai::VERID::MAJOR"],[65502,"imxrt_ral::sai::VERID::MINOR"],[65507,"imxrt_ral::semc"],[65619,"imxrt_ral::semc::BMCR0"],[65623,"imxrt_ral::semc::BMCR0::WAGE"],[65628,"imxrt_ral::semc::BMCR0::WQOS"],[65633,"imxrt_ral::semc::BMCR0::WRWS"],[65638,"imxrt_ral::semc::BMCR0::WSH"],[65643,"imxrt_ral::semc::BMCR1"],[65648,"imxrt_ral::semc::BMCR1::WAGE"],[65653,"imxrt_ral::semc::BMCR1::WBR"],[65658,"imxrt_ral::semc::BMCR1::WPH"],[65663,"imxrt_ral::semc::BMCR1::WQOS"],[65668,"imxrt_ral::semc::BMCR1::WRWS"],[65673,"imxrt_ral::semc::BR0"],[65676,"imxrt_ral::semc::BR0::BA"],[65681,"imxrt_ral::semc::BR0::MS"],[65686,"imxrt_ral::semc::BR0::MS::RW"],[65718,"imxrt_ral::semc::BR0::VLD"],[65723,"imxrt_ral::semc::BR1"],[65726,"imxrt_ral::semc::BR1::BA"],[65731,"imxrt_ral::semc::BR1::MS"],[65736,"imxrt_ral::semc::BR1::MS::RW"],[65768,"imxrt_ral::semc::BR1::VLD"],[65773,"imxrt_ral::semc::BR2"],[65776,"imxrt_ral::semc::BR2::BA"],[65781,"imxrt_ral::semc::BR2::MS"],[65786,"imxrt_ral::semc::BR2::MS::RW"],[65818,"imxrt_ral::semc::BR2::VLD"],[65823,"imxrt_ral::semc::BR3"],[65826,"imxrt_ral::semc::BR3::BA"],[65831,"imxrt_ral::semc::BR3::MS"],[65836,"imxrt_ral::semc::BR3::MS::RW"],[65868,"imxrt_ral::semc::BR3::VLD"],[65873,"imxrt_ral::semc::BR4"],[65876,"imxrt_ral::semc::BR4::BA"],[65881,"imxrt_ral::semc::BR4::MS"],[65886,"imxrt_ral::semc::BR4::MS::RW"],[65918,"imxrt_ral::semc::BR4::VLD"],[65923,"imxrt_ral::semc::BR5"],[65926,"imxrt_ral::semc::BR5::BA"],[65931,"imxrt_ral::semc::BR5::MS"],[65936,"imxrt_ral::semc::BR5::MS::RW"],[65968,"imxrt_ral::semc::BR5::VLD"],[65973,"imxrt_ral::semc::BR6"],[65976,"imxrt_ral::semc::BR6::BA"],[65981,"imxrt_ral::semc::BR6::MS"],[65986,"imxrt_ral::semc::BR6::MS::RW"],[66018,"imxrt_ral::semc::BR6::VLD"],[66023,"imxrt_ral::semc::BR7"],[66026,"imxrt_ral::semc::BR7::BA"],[66031,"imxrt_ral::semc::BR7::MS"],[66036,"imxrt_ral::semc::BR7::MS::RW"],[66068,"imxrt_ral::semc::BR7::VLD"],[66073,"imxrt_ral::semc::BR8"],[66076,"imxrt_ral::semc::BR8::BA"],[66081,"imxrt_ral::semc::BR8::MS"],[66086,"imxrt_ral::semc::BR8::MS::RW"],[66118,"imxrt_ral::semc::BR8::VLD"],[66123,"imxrt_ral::semc::DBICR0"],[66126,"imxrt_ral::semc::DBICR0::BL"],[66131,"imxrt_ral::semc::DBICR0::BL::RW"],[66139,"imxrt_ral::semc::DBICR0::COL"],[66144,"imxrt_ral::semc::DBICR0::COL::RW"],[66160,"imxrt_ral::semc::DBICR0::PS"],[66165,"imxrt_ral::semc::DBICR0::PS::RW"],[66167,"imxrt_ral::semc::DBICR1"],[66174,"imxrt_ral::semc::DBICR1::CEH"],[66179,"imxrt_ral::semc::DBICR1::CEITV"],[66184,"imxrt_ral::semc::DBICR1::CES"],[66189,"imxrt_ral::semc::DBICR1::REH"],[66194,"imxrt_ral::semc::DBICR1::REL"],[66199,"imxrt_ral::semc::DBICR1::WEH"],[66204,"imxrt_ral::semc::DBICR1::WEL"],[66209,"imxrt_ral::semc::DLLCR"],[66214,"imxrt_ral::semc::DLLCR::DLLEN"],[66219,"imxrt_ral::semc::DLLCR::DLLRESET"],[66224,"imxrt_ral::semc::DLLCR::OVRDEN"],[66229,"imxrt_ral::semc::DLLCR::OVRDVAL"],[66234,"imxrt_ral::semc::DLLCR::SLVDLYTARGET"],[66239,"imxrt_ral::semc::INTEN"],[66245,"imxrt_ral::semc::INTEN::AXIBUSERREN"],[66250,"imxrt_ral::semc::INTEN::AXICMDERREN"],[66255,"imxrt_ral::semc::INTEN::IPCMDDONEEN"],[66260,"imxrt_ral::semc::INTEN::IPCMDERREN"],[66265,"imxrt_ral::semc::INTEN::NDNOPENDEN"],[66270,"imxrt_ral::semc::INTEN::NDNOPENDEN::RW"],[66272,"imxrt_ral::semc::INTEN::NDPAGEENDEN"],[66277,"imxrt_ral::semc::INTEN::NDPAGEENDEN::RW"],[66279,"imxrt_ral::semc::INTR"],[66285,"imxrt_ral::semc::INTR::AXIBUSERR"],[66290,"imxrt_ral::semc::INTR::AXICMDERR"],[66295,"imxrt_ral::semc::INTR::IPCMDDONE"],[66300,"imxrt_ral::semc::INTR::IPCMDERR"],[66305,"imxrt_ral::semc::INTR::NDNOPEND"],[66310,"imxrt_ral::semc::INTR::NDPAGEEND"],[66315,"imxrt_ral::semc::IOCR"],[66323,"imxrt_ral::semc::IOCR::MUX_A8"],[66328,"imxrt_ral::semc::IOCR::MUX_A8::RW"],[66336,"imxrt_ral::semc::IOCR::MUX_CLKX0"],[66341,"imxrt_ral::semc::IOCR::MUX_CLKX0::RW"],[66343,"imxrt_ral::semc::IOCR::MUX_CLKX1"],[66348,"imxrt_ral::semc::IOCR::MUX_CLKX1::RW"],[66350,"imxrt_ral::semc::IOCR::MUX_CSX0"],[66355,"imxrt_ral::semc::IOCR::MUX_CSX0::RW"],[66363,"imxrt_ral::semc::IOCR::MUX_CSX1"],[66368,"imxrt_ral::semc::IOCR::MUX_CSX1::RW"],[66376,"imxrt_ral::semc::IOCR::MUX_CSX2"],[66381,"imxrt_ral::semc::IOCR::MUX_CSX2::RW"],[66389,"imxrt_ral::semc::IOCR::MUX_CSX3"],[66394,"imxrt_ral::semc::IOCR::MUX_CSX3::RW"],[66402,"imxrt_ral::semc::IOCR::MUX_RDY"],[66407,"imxrt_ral::semc::IOCR::MUX_RDY::RW"],[66415,"imxrt_ral::semc::IPCMD"],[66417,"imxrt_ral::semc::IPCMD::CMD"],[66422,"imxrt_ral::semc::IPCMD::KEY"],[66427,"imxrt_ral::semc::IPCR0"],[66428,"imxrt_ral::semc::IPCR0::SA"],[66433,"imxrt_ral::semc::IPCR1"],[66435,"imxrt_ral::semc::IPCR1::DATSZ"],[66440,"imxrt_ral::semc::IPCR1::DATSZ::RW"],[66448,"imxrt_ral::semc::IPCR1::NAND_EXT_ADDR"],[66453,"imxrt_ral::semc::IPCR2"],[66457,"imxrt_ral::semc::IPCR2::BM0"],[66462,"imxrt_ral::semc::IPCR2::BM0::RW"],[66464,"imxrt_ral::semc::IPCR2::BM1"],[66469,"imxrt_ral::semc::IPCR2::BM1::RW"],[66471,"imxrt_ral::semc::IPCR2::BM2"],[66476,"imxrt_ral::semc::IPCR2::BM2::RW"],[66478,"imxrt_ral::semc::IPCR2::BM3"],[66483,"imxrt_ral::semc::IPCR2::BM3::RW"],[66485,"imxrt_ral::semc::IPRXDAT"],[66486,"imxrt_ral::semc::IPRXDAT::DAT"],[66491,"imxrt_ral::semc::IPTXDAT"],[66492,"imxrt_ral::semc::IPTXDAT::DAT"],[66497,"imxrt_ral::semc::MCR"],[66506,"imxrt_ral::semc::MCR::BTO"],[66511,"imxrt_ral::semc::MCR::BTO::RW"],[66522,"imxrt_ral::semc::MCR::CTO"],[66527,"imxrt_ral::semc::MCR::DLLSEL"],[66532,"imxrt_ral::semc::MCR::DLLSEL::RW"],[66534,"imxrt_ral::semc::MCR::DQSMD"],[66539,"imxrt_ral::semc::MCR::DQSMD::RW"],[66541,"imxrt_ral::semc::MCR::DQSSEL"],[66546,"imxrt_ral::semc::MCR::DQSSEL::RW"],[66548,"imxrt_ral::semc::MCR::MDIS"],[66553,"imxrt_ral::semc::MCR::MDIS::RW"],[66555,"imxrt_ral::semc::MCR::SWRST"],[66560,"imxrt_ral::semc::MCR::WPOL0"],[66565,"imxrt_ral::semc::MCR::WPOL0::RW"],[66567,"imxrt_ral::semc::MCR::WPOL1"],[66572,"imxrt_ral::semc::MCR::WPOL1::RW"],[66574,"imxrt_ral::semc::NANDCR0"],[66579,"imxrt_ral::semc::NANDCR0::BL"],[66584,"imxrt_ral::semc::NANDCR0::BL::RW"],[66592,"imxrt_ral::semc::NANDCR0::COL"],[66597,"imxrt_ral::semc::NANDCR0::COL::RW"],[66605,"imxrt_ral::semc::NANDCR0::EDO"],[66610,"imxrt_ral::semc::NANDCR0::EDO::RW"],[66612,"imxrt_ral::semc::NANDCR0::PS"],[66617,"imxrt_ral::semc::NANDCR0::PS::RW"],[66619,"imxrt_ral::semc::NANDCR0::SYNCEN"],[66624,"imxrt_ral::semc::NANDCR0::SYNCEN::RW"],[66626,"imxrt_ral::semc::NANDCR1"],[66634,"imxrt_ral::semc::NANDCR1::CEH"],[66639,"imxrt_ral::semc::NANDCR1::CEITV"],[66644,"imxrt_ral::semc::NANDCR1::CES"],[66649,"imxrt_ral::semc::NANDCR1::REH"],[66654,"imxrt_ral::semc::NANDCR1::REL"],[66659,"imxrt_ral::semc::NANDCR1::TA"],[66664,"imxrt_ral::semc::NANDCR1::WEH"],[66669,"imxrt_ral::semc::NANDCR1::WEL"],[66674,"imxrt_ral::semc::NANDCR2"],[66679,"imxrt_ral::semc::NANDCR2::TADL"],[66684,"imxrt_ral::semc::NANDCR2::TRHW"],[66689,"imxrt_ral::semc::NANDCR2::TRR"],[66694,"imxrt_ral::semc::NANDCR2::TWB"],[66699,"imxrt_ral::semc::NANDCR2::TWHR"],[66704,"imxrt_ral::semc::NANDCR3"],[66712,"imxrt_ral::semc::NANDCR3::CLE"],[66717,"imxrt_ral::semc::NANDCR3::NDOPT1"],[66722,"imxrt_ral::semc::NANDCR3::NDOPT2"],[66727,"imxrt_ral::semc::NANDCR3::NDOPT3"],[66732,"imxrt_ral::semc::NANDCR3::RDH"],[66737,"imxrt_ral::semc::NANDCR3::RDS"],[66742,"imxrt_ral::semc::NANDCR3::WDH"],[66747,"imxrt_ral::semc::NANDCR3::WDS"],[66752,"imxrt_ral::semc::NORCR0"],[66759,"imxrt_ral::semc::NORCR0::ADVH"],[66764,"imxrt_ral::semc::NORCR0::ADVH::RW"],[66766,"imxrt_ral::semc::NORCR0::ADVP"],[66771,"imxrt_ral::semc::NORCR0::ADVP::RW"],[66773,"imxrt_ral::semc::NORCR0::AM"],[66778,"imxrt_ral::semc::NORCR0::AM::RW"],[66782,"imxrt_ral::semc::NORCR0::BL"],[66787,"imxrt_ral::semc::NORCR0::BL::RW"],[66795,"imxrt_ral::semc::NORCR0::COL"],[66800,"imxrt_ral::semc::NORCR0::COL::RW"],[66816,"imxrt_ral::semc::NORCR0::PS"],[66821,"imxrt_ral::semc::NORCR0::PS::RW"],[66823,"imxrt_ral::semc::NORCR0::SYNCEN"],[66828,"imxrt_ral::semc::NORCR0::SYNCEN::RW"],[66830,"imxrt_ral::semc::NORCR1"],[66838,"imxrt_ral::semc::NORCR1::AH"],[66843,"imxrt_ral::semc::NORCR1::AS"],[66848,"imxrt_ral::semc::NORCR1::CEH"],[66853,"imxrt_ral::semc::NORCR1::CES"],[66858,"imxrt_ral::semc::NORCR1::REH"],[66863,"imxrt_ral::semc::NORCR1::REL"],[66868,"imxrt_ral::semc::NORCR1::WEH"],[66873,"imxrt_ral::semc::NORCR1::WEL"],[66878,"imxrt_ral::semc::NORCR2"],[66884,"imxrt_ral::semc::NORCR2::AWDH"],[66889,"imxrt_ral::semc::NORCR2::CEITV"],[66894,"imxrt_ral::semc::NORCR2::LC"],[66899,"imxrt_ral::semc::NORCR2::RD"],[66904,"imxrt_ral::semc::NORCR2::RDH"],[66909,"imxrt_ral::semc::NORCR2::TA"],[66914,"imxrt_ral::semc::NORCR3"],[66916,"imxrt_ral::semc::NORCR3::AHSR"],[66921,"imxrt_ral::semc::NORCR3::ASSR"],[66926,"imxrt_ral::semc::SDRAMCR0"],[66932,"imxrt_ral::semc::SDRAMCR0::BANK2"],[66937,"imxrt_ral::semc::SDRAMCR0::BANK2::RW"],[66939,"imxrt_ral::semc::SDRAMCR0::BL"],[66944,"imxrt_ral::semc::SDRAMCR0::BL::RW"],[66952,"imxrt_ral::semc::SDRAMCR0::CL"],[66957,"imxrt_ral::semc::SDRAMCR0::CL::RW"],[66961,"imxrt_ral::semc::SDRAMCR0::COL"],[66966,"imxrt_ral::semc::SDRAMCR0::COL8"],[66971,"imxrt_ral::semc::SDRAMCR0::COL8::RW"],[66973,"imxrt_ral::semc::SDRAMCR0::COL::RW"],[66977,"imxrt_ral::semc::SDRAMCR0::PS"],[66982,"imxrt_ral::semc::SDRAMCR0::PS::RW"],[66984,"imxrt_ral::semc::SDRAMCR1"],[66990,"imxrt_ral::semc::SDRAMCR1::ACT2PRE"],[66995,"imxrt_ral::semc::SDRAMCR1::ACT2RW"],[67000,"imxrt_ral::semc::SDRAMCR1::CKEOFF"],[67005,"imxrt_ral::semc::SDRAMCR1::PRE2ACT"],[67010,"imxrt_ral::semc::SDRAMCR1::RFRC"],[67015,"imxrt_ral::semc::SDRAMCR1::WRC"],[67020,"imxrt_ral::semc::SDRAMCR2"],[67024,"imxrt_ral::semc::SDRAMCR2::ACT2ACT"],[67029,"imxrt_ral::semc::SDRAMCR2::ITO"],[67034,"imxrt_ral::semc::SDRAMCR2::ITO::RW"],[67044,"imxrt_ral::semc::SDRAMCR2::REF2REF"],[67049,"imxrt_ral::semc::SDRAMCR2::SRRC"],[67054,"imxrt_ral::semc::SDRAMCR3"],[67059,"imxrt_ral::semc::SDRAMCR3::PRESCALE"],[67064,"imxrt_ral::semc::SDRAMCR3::PRESCALE::RW"],[67074,"imxrt_ral::semc::SDRAMCR3::REBL"],[67079,"imxrt_ral::semc::SDRAMCR3::REBL::RW"],[67087,"imxrt_ral::semc::SDRAMCR3::REN"],[67092,"imxrt_ral::semc::SDRAMCR3::RT"],[67097,"imxrt_ral::semc::SDRAMCR3::RT::RW"],[67107,"imxrt_ral::semc::SDRAMCR3::UT"],[67112,"imxrt_ral::semc::SDRAMCR3::UT::RW"],[67122,"imxrt_ral::semc::SRAMCR0"],[67129,"imxrt_ral::semc::SRAMCR0::ADVH"],[67134,"imxrt_ral::semc::SRAMCR0::ADVH::RW"],[67136,"imxrt_ral::semc::SRAMCR0::ADVP"],[67141,"imxrt_ral::semc::SRAMCR0::ADVP::RW"],[67143,"imxrt_ral::semc::SRAMCR0::AM"],[67148,"imxrt_ral::semc::SRAMCR0::AM::RW"],[67152,"imxrt_ral::semc::SRAMCR0::BL"],[67157,"imxrt_ral::semc::SRAMCR0::BL::RW"],[67165,"imxrt_ral::semc::SRAMCR0::COL"],[67170,"imxrt_ral::semc::SRAMCR0::COL::RW"],[67186,"imxrt_ral::semc::SRAMCR0::PS"],[67191,"imxrt_ral::semc::SRAMCR0::PS::RW"],[67193,"imxrt_ral::semc::SRAMCR0::SYNCEN"],[67198,"imxrt_ral::semc::SRAMCR0::SYNCEN::RW"],[67200,"imxrt_ral::semc::SRAMCR1"],[67208,"imxrt_ral::semc::SRAMCR1::AH"],[67213,"imxrt_ral::semc::SRAMCR1::AS"],[67218,"imxrt_ral::semc::SRAMCR1::CEH"],[67223,"imxrt_ral::semc::SRAMCR1::CES"],[67228,"imxrt_ral::semc::SRAMCR1::REH"],[67233,"imxrt_ral::semc::SRAMCR1::REL"],[67238,"imxrt_ral::semc::SRAMCR1::WEH"],[67243,"imxrt_ral::semc::SRAMCR1::WEL"],[67248,"imxrt_ral::semc::SRAMCR2"],[67256,"imxrt_ral::semc::SRAMCR2::AWDH"],[67261,"imxrt_ral::semc::SRAMCR2::CEITV"],[67266,"imxrt_ral::semc::SRAMCR2::LC"],[67271,"imxrt_ral::semc::SRAMCR2::RD"],[67276,"imxrt_ral::semc::SRAMCR2::RDH"],[67281,"imxrt_ral::semc::SRAMCR2::TA"],[67286,"imxrt_ral::semc::SRAMCR2::WDH"],[67291,"imxrt_ral::semc::SRAMCR2::WDS"],[67296,"imxrt_ral::semc::STS0"],[67298,"imxrt_ral::semc::STS0::IDLE"],[67303,"imxrt_ral::semc::STS0::NARDY"],[67308,"imxrt_ral::semc::STS0::NARDY::RW"],[67310,"imxrt_ral::semc::STS12"],[67311,"imxrt_ral::semc::STS12::NDADDR"],[67316,"imxrt_ral::semc::STS13"],[67320,"imxrt_ral::semc::STS13::REFLOCK"],[67325,"imxrt_ral::semc::STS13::REFSEL"],[67330,"imxrt_ral::semc::STS13::SLVLOCK"],[67335,"imxrt_ral::semc::STS13::SLVSEL"],[67340,"imxrt_ral::semc::STS2"],[67341,"imxrt_ral::semc::STS2::NDWRPEND"],[67346,"imxrt_ral::semc::STS2::NDWRPEND::RW"],[67348,"imxrt_ral::snvs"],[67423,"imxrt_ral::snvs::HPCOMR"],[67438,"imxrt_ral::snvs::HPCOMR::HAC_CLEAR"],[67443,"imxrt_ral::snvs::HPCOMR::HAC_CLEAR::RW"],[67445,"imxrt_ral::snvs::HPCOMR::HAC_EN"],[67450,"imxrt_ral::snvs::HPCOMR::HAC_EN::RW"],[67452,"imxrt_ral::snvs::HPCOMR::HAC_LOAD"],[67457,"imxrt_ral::snvs::HPCOMR::HAC_LOAD::RW"],[67459,"imxrt_ral::snvs::HPCOMR::HAC_STOP"],[67464,"imxrt_ral::snvs::HPCOMR::LP_SWR"],[67469,"imxrt_ral::snvs::HPCOMR::LP_SWR::RW"],[67471,"imxrt_ral::snvs::HPCOMR::LP_SWR_DIS"],[67476,"imxrt_ral::snvs::HPCOMR::LP_SWR_DIS::RW"],[67478,"imxrt_ral::snvs::HPCOMR::MKS_EN"],[67483,"imxrt_ral::snvs::HPCOMR::MKS_EN::RW"],[67485,"imxrt_ral::snvs::HPCOMR::NPSWA_EN"],[67490,"imxrt_ral::snvs::HPCOMR::PROG_ZMK"],[67495,"imxrt_ral::snvs::HPCOMR::PROG_ZMK::RW"],[67497,"imxrt_ral::snvs::HPCOMR::SSM_SFNS_DIS"],[67502,"imxrt_ral::snvs::HPCOMR::SSM_SFNS_DIS::RW"],[67504,"imxrt_ral::snvs::HPCOMR::SSM_ST"],[67509,"imxrt_ral::snvs::HPCOMR::SSM_ST_DIS"],[67514,"imxrt_ral::snvs::HPCOMR::SSM_ST_DIS::RW"],[67516,"imxrt_ral::snvs::HPCOMR::SW_FSV"],[67521,"imxrt_ral::snvs::HPCOMR::SW_LPSV"],[67526,"imxrt_ral::snvs::HPCOMR::SW_SV"],[67531,"imxrt_ral::snvs::HPCR"],[67541,"imxrt_ral::snvs::HPCR::BTN_CONFIG"],[67546,"imxrt_ral::snvs::HPCR::BTN_MASK"],[67551,"imxrt_ral::snvs::HPCR::DIS_PI"],[67556,"imxrt_ral::snvs::HPCR::DIS_PI::RW"],[67558,"imxrt_ral::snvs::HPCR::HPCALB_EN"],[67563,"imxrt_ral::snvs::HPCR::HPCALB_EN::RW"],[67565,"imxrt_ral::snvs::HPCR::HPCALB_VAL"],[67570,"imxrt_ral::snvs::HPCR::HPCALB_VAL::RW"],[67578,"imxrt_ral::snvs::HPCR::HPTA_EN"],[67583,"imxrt_ral::snvs::HPCR::HPTA_EN::RW"],[67585,"imxrt_ral::snvs::HPCR::HP_TS"],[67590,"imxrt_ral::snvs::HPCR::HP_TS::RW"],[67592,"imxrt_ral::snvs::HPCR::PI_EN"],[67597,"imxrt_ral::snvs::HPCR::PI_EN::RW"],[67599,"imxrt_ral::snvs::HPCR::PI_FREQ"],[67604,"imxrt_ral::snvs::HPCR::PI_FREQ::RW"],[67620,"imxrt_ral::snvs::HPCR::RTC_EN"],[67625,"imxrt_ral::snvs::HPCR::RTC_EN::RW"],[67627,"imxrt_ral::snvs::HPHACIVR"],[67628,"imxrt_ral::snvs::HPHACIVR::HAC_COUNTER_IV"],[67633,"imxrt_ral::snvs::HPHACR"],[67634,"imxrt_ral::snvs::HPHACR::HAC_COUNTER"],[67639,"imxrt_ral::snvs::HPLR"],[67651,"imxrt_ral::snvs::HPLR::GPR_SL"],[67656,"imxrt_ral::snvs::HPLR::GPR_SL::RW"],[67658,"imxrt_ral::snvs::HPLR::HAC_L"],[67663,"imxrt_ral::snvs::HPLR::HAC_L::RW"],[67665,"imxrt_ral::snvs::HPLR::HPSICR_L"],[67670,"imxrt_ral::snvs::HPLR::HPSICR_L::RW"],[67672,"imxrt_ral::snvs::HPLR::HPSVCR_L"],[67677,"imxrt_ral::snvs::HPLR::HPSVCR_L::RW"],[67679,"imxrt_ral::snvs::HPLR::LPCALB_SL"],[67684,"imxrt_ral::snvs::HPLR::LPCALB_SL::RW"],[67686,"imxrt_ral::snvs::HPLR::LPSVCR_SL"],[67691,"imxrt_ral::snvs::HPLR::LPSVCR_SL::RW"],[67693,"imxrt_ral::snvs::HPLR::LPTDCR_SL"],[67698,"imxrt_ral::snvs::HPLR::LPTDCR_SL::RW"],[67700,"imxrt_ral::snvs::HPLR::MC_SL"],[67705,"imxrt_ral::snvs::HPLR::MC_SL::RW"],[67707,"imxrt_ral::snvs::HPLR::MKS_SL"],[67712,"imxrt_ral::snvs::HPLR::MKS_SL::RW"],[67714,"imxrt_ral::snvs::HPLR::SRTC_SL"],[67719,"imxrt_ral::snvs::HPLR::SRTC_SL::RW"],[67721,"imxrt_ral::snvs::HPLR::ZMK_RSL"],[67726,"imxrt_ral::snvs::HPLR::ZMK_RSL::RW"],[67728,"imxrt_ral::snvs::HPLR::ZMK_WSL"],[67733,"imxrt_ral::snvs::HPLR::ZMK_WSL::RW"],[67735,"imxrt_ral::snvs::HPRTCLR"],[67736,"imxrt_ral::snvs::HPRTCLR::RTC"],[67741,"imxrt_ral::snvs::HPRTCMR"],[67742,"imxrt_ral::snvs::HPRTCMR::RTC"],[67747,"imxrt_ral::snvs::HPSICR"],[67754,"imxrt_ral::snvs::HPSICR::LPSVI_EN"],[67759,"imxrt_ral::snvs::HPSICR::LPSVI_EN::RW"],[67761,"imxrt_ral::snvs::HPSICR::SV0_EN"],[67766,"imxrt_ral::snvs::HPSICR::SV0_EN::RW"],[67768,"imxrt_ral::snvs::HPSICR::SV1_EN"],[67773,"imxrt_ral::snvs::HPSICR::SV1_EN::RW"],[67775,"imxrt_ral::snvs::HPSICR::SV2_EN"],[67780,"imxrt_ral::snvs::HPSICR::SV2_EN::RW"],[67782,"imxrt_ral::snvs::HPSICR::SV3_EN"],[67787,"imxrt_ral::snvs::HPSICR::SV3_EN::RW"],[67789,"imxrt_ral::snvs::HPSICR::SV4_EN"],[67794,"imxrt_ral::snvs::HPSICR::SV4_EN::RW"],[67796,"imxrt_ral::snvs::HPSICR::SV5_EN"],[67801,"imxrt_ral::snvs::HPSICR::SV5_EN::RW"],[67803,"imxrt_ral::snvs::HPSR"],[67813,"imxrt_ral::snvs::HPSR::BI"],[67818,"imxrt_ral::snvs::HPSR::BTN"],[67823,"imxrt_ral::snvs::HPSR::HPTA"],[67828,"imxrt_ral::snvs::HPSR::HPTA::RW"],[67830,"imxrt_ral::snvs::HPSR::LPDIS"],[67835,"imxrt_ral::snvs::HPSR::OTPMK_SYNDROME"],[67840,"imxrt_ral::snvs::HPSR::OTPMK_ZERO"],[67845,"imxrt_ral::snvs::HPSR::OTPMK_ZERO::RW"],[67847,"imxrt_ral::snvs::HPSR::PI"],[67852,"imxrt_ral::snvs::HPSR::PI::RW"],[67854,"imxrt_ral::snvs::HPSR::SECURITY_CONFIG"],[67859,"imxrt_ral::snvs::HPSR::SECURITY_CONFIG::R"],[67862,"imxrt_ral::snvs::HPSR::SSM_STATE"],[67867,"imxrt_ral::snvs::HPSR::SSM_STATE::RW"],[67875,"imxrt_ral::snvs::HPSR::ZMK_ZERO"],[67880,"imxrt_ral::snvs::HPSR::ZMK_ZERO::RW"],[67882,"imxrt_ral::snvs::HPSVCR"],[67889,"imxrt_ral::snvs::HPSVCR::LPSV_CFG"],[67894,"imxrt_ral::snvs::HPSVCR::LPSV_CFG::RW"],[67897,"imxrt_ral::snvs::HPSVCR::SV0_CFG"],[67902,"imxrt_ral::snvs::HPSVCR::SV0_CFG::RW"],[67904,"imxrt_ral::snvs::HPSVCR::SV1_CFG"],[67909,"imxrt_ral::snvs::HPSVCR::SV1_CFG::RW"],[67911,"imxrt_ral::snvs::HPSVCR::SV2_CFG"],[67916,"imxrt_ral::snvs::HPSVCR::SV2_CFG::RW"],[67918,"imxrt_ral::snvs::HPSVCR::SV3_CFG"],[67923,"imxrt_ral::snvs::HPSVCR::SV3_CFG::RW"],[67925,"imxrt_ral::snvs::HPSVCR::SV4_CFG"],[67930,"imxrt_ral::snvs::HPSVCR::SV4_CFG::RW"],[67932,"imxrt_ral::snvs::HPSVCR::SV5_CFG"],[67937,"imxrt_ral::snvs::HPSVCR::SV5_CFG::RW"],[67940,"imxrt_ral::snvs::HPSVSR"],[67952,"imxrt_ral::snvs::HPSVSR::LP_SEC_VIO"],[67957,"imxrt_ral::snvs::HPSVSR::SV0"],[67962,"imxrt_ral::snvs::HPSVSR::SV0::RW"],[67964,"imxrt_ral::snvs::HPSVSR::SV1"],[67969,"imxrt_ral::snvs::HPSVSR::SV1::RW"],[67971,"imxrt_ral::snvs::HPSVSR::SV2"],[67976,"imxrt_ral::snvs::HPSVSR::SV2::RW"],[67978,"imxrt_ral::snvs::HPSVSR::SV3"],[67983,"imxrt_ral::snvs::HPSVSR::SV3::RW"],[67985,"imxrt_ral::snvs::HPSVSR::SV4"],[67990,"imxrt_ral::snvs::HPSVSR::SV4::RW"],[67992,"imxrt_ral::snvs::HPSVSR::SV5"],[67997,"imxrt_ral::snvs::HPSVSR::SV5::RW"],[67999,"imxrt_ral::snvs::HPSVSR::SW_FSV"],[68004,"imxrt_ral::snvs::HPSVSR::SW_LPSV"],[68009,"imxrt_ral::snvs::HPSVSR::SW_SV"],[68014,"imxrt_ral::snvs::HPSVSR::ZMK_ECC_FAIL"],[68019,"imxrt_ral::snvs::HPSVSR::ZMK_ECC_FAIL::RW"],[68021,"imxrt_ral::snvs::HPSVSR::ZMK_SYNDROME"],[68026,"imxrt_ral::snvs::HPTALR"],[68027,"imxrt_ral::snvs::HPTALR::HPTA_LS"],[68032,"imxrt_ral::snvs::HPTAMR"],[68033,"imxrt_ral::snvs::HPTAMR::HPTA_MS"],[68038,"imxrt_ral::snvs::HPVIDR1"],[68041,"imxrt_ral::snvs::HPVIDR1::IP_ID"],[68046,"imxrt_ral::snvs::HPVIDR1::MAJOR_REV"],[68051,"imxrt_ral::snvs::HPVIDR1::MINOR_REV"],[68056,"imxrt_ral::snvs::HPVIDR2"],[68060,"imxrt_ral::snvs::HPVIDR2::CONFIG_OPT"],[68065,"imxrt_ral::snvs::HPVIDR2::ECO_REV"],[68070,"imxrt_ral::snvs::HPVIDR2::INTG_OPT"],[68075,"imxrt_ral::snvs::HPVIDR2::IP_ERA"],[68080,"imxrt_ral::snvs::LPCR"],[68096,"imxrt_ral::snvs::LPCR::BTN_PRESS_TIME"],[68101,"imxrt_ral::snvs::LPCR::DEBOUNCE"],[68106,"imxrt_ral::snvs::LPCR::DP_EN"],[68111,"imxrt_ral::snvs::LPCR::DP_EN::RW"],[68113,"imxrt_ral::snvs::LPCR::GPR_Z_DIS"],[68118,"imxrt_ral::snvs::LPCR::LPCALB_EN"],[68123,"imxrt_ral::snvs::LPCR::LPCALB_EN::RW"],[68125,"imxrt_ral::snvs::LPCR::LPCALB_VAL"],[68130,"imxrt_ral::snvs::LPCR::LPCALB_VAL::RW"],[68138,"imxrt_ral::snvs::LPCR::LPTA_EN"],[68143,"imxrt_ral::snvs::LPCR::LPTA_EN::RW"],[68145,"imxrt_ral::snvs::LPCR::LPWUI_EN"],[68150,"imxrt_ral::snvs::LPCR::MC_ENV"],[68155,"imxrt_ral::snvs::LPCR::MC_ENV::RW"],[68157,"imxrt_ral::snvs::LPCR::ON_TIME"],[68162,"imxrt_ral::snvs::LPCR::PK_EN"],[68167,"imxrt_ral::snvs::LPCR::PK_OVERRIDE"],[68172,"imxrt_ral::snvs::LPCR::PWR_GLITCH_EN"],[68177,"imxrt_ral::snvs::LPCR::SRTC_ENV"],[68182,"imxrt_ral::snvs::LPCR::SRTC_ENV::RW"],[68184,"imxrt_ral::snvs::LPCR::SRTC_INV_EN"],[68189,"imxrt_ral::snvs::LPCR::SRTC_INV_EN::RW"],[68191,"imxrt_ral::snvs::LPCR::TOP"],[68196,"imxrt_ral::snvs::LPCR::TOP::RW"],[68198,"imxrt_ral::snvs::LPGPR"],[68199,"imxrt_ral::snvs::LPGPR0_LEGACY_ALIAS"],[68200,"imxrt_ral::snvs::LPGPR0_LEGACY_ALIAS::GPR"],[68205,"imxrt_ral::snvs::LPGPR::GPR"],[68210,"imxrt_ral::snvs::LPGPR_ALIAS"],[68211,"imxrt_ral::snvs::LPGPR_ALIAS::GPR"],[68216,"imxrt_ral::snvs::LPLR"],[68225,"imxrt_ral::snvs::LPLR::GPR_HL"],[68230,"imxrt_ral::snvs::LPLR::GPR_HL::RW"],[68232,"imxrt_ral::snvs::LPLR::LPCALB_HL"],[68237,"imxrt_ral::snvs::LPLR::LPCALB_HL::RW"],[68239,"imxrt_ral::snvs::LPLR::LPSVCR_HL"],[68244,"imxrt_ral::snvs::LPLR::LPSVCR_HL::RW"],[68246,"imxrt_ral::snvs::LPLR::LPTDCR_HL"],[68251,"imxrt_ral::snvs::LPLR::LPTDCR_HL::RW"],[68253,"imxrt_ral::snvs::LPLR::MC_HL"],[68258,"imxrt_ral::snvs::LPLR::MC_HL::RW"],[68260,"imxrt_ral::snvs::LPLR::MKS_HL"],[68265,"imxrt_ral::snvs::LPLR::MKS_HL::RW"],[68267,"imxrt_ral::snvs::LPLR::SRTC_HL"],[68272,"imxrt_ral::snvs::LPLR::SRTC_HL::RW"],[68274,"imxrt_ral::snvs::LPLR::ZMK_RHL"],[68279,"imxrt_ral::snvs::LPLR::ZMK_RHL::RW"],[68281,"imxrt_ral::snvs::LPLR::ZMK_WHL"],[68286,"imxrt_ral::snvs::LPLR::ZMK_WHL::RW"],[68288,"imxrt_ral::snvs::LPMKCR"],[68293,"imxrt_ral::snvs::LPMKCR::MASTER_KEY_SEL"],[68298,"imxrt_ral::snvs::LPMKCR::MASTER_KEY_SEL::RW"],[68301,"imxrt_ral::snvs::LPMKCR::ZMK_ECC_EN"],[68306,"imxrt_ral::snvs::LPMKCR::ZMK_ECC_EN::RW"],[68308,"imxrt_ral::snvs::LPMKCR::ZMK_ECC_VALUE"],[68313,"imxrt_ral::snvs::LPMKCR::ZMK_HWP"],[68318,"imxrt_ral::snvs::LPMKCR::ZMK_HWP::RW"],[68320,"imxrt_ral::snvs::LPMKCR::ZMK_VAL"],[68325,"imxrt_ral::snvs::LPMKCR::ZMK_VAL::RW"],[68327,"imxrt_ral::snvs::LPPGDR"],[68328,"imxrt_ral::snvs::LPPGDR::PGD"],[68333,"imxrt_ral::snvs::LPSMCLR"],[68334,"imxrt_ral::snvs::LPSMCLR::MON_COUNTER"],[68339,"imxrt_ral::snvs::LPSMCMR"],[68341,"imxrt_ral::snvs::LPSMCMR::MC_ERA_BITS"],[68346,"imxrt_ral::snvs::LPSMCMR::MON_COUNTER"],[68351,"imxrt_ral::snvs::LPSR"],[68362,"imxrt_ral::snvs::LPSR::EO"],[68367,"imxrt_ral::snvs::LPSR::EO::RW"],[68369,"imxrt_ral::snvs::LPSR::ESVD"],[68374,"imxrt_ral::snvs::LPSR::ESVD::RW"],[68376,"imxrt_ral::snvs::LPSR::ET1D"],[68381,"imxrt_ral::snvs::LPSR::ET1D::RW"],[68383,"imxrt_ral::snvs::LPSR::LPNS"],[68388,"imxrt_ral::snvs::LPSR::LPNS::RW"],[68390,"imxrt_ral::snvs::LPSR::LPS"],[68395,"imxrt_ral::snvs::LPSR::LPS::RW"],[68397,"imxrt_ral::snvs::LPSR::LPTA"],[68402,"imxrt_ral::snvs::LPSR::LPTA::RW"],[68404,"imxrt_ral::snvs::LPSR::MCR"],[68409,"imxrt_ral::snvs::LPSR::MCR::RW"],[68411,"imxrt_ral::snvs::LPSR::PGD"],[68416,"imxrt_ral::snvs::LPSR::SED"],[68421,"imxrt_ral::snvs::LPSR::SED::RW"],[68423,"imxrt_ral::snvs::LPSR::SPO"],[68428,"imxrt_ral::snvs::LPSR::SPO::RW"],[68430,"imxrt_ral::snvs::LPSR::SRTCR"],[68435,"imxrt_ral::snvs::LPSR::SRTCR::RW"],[68437,"imxrt_ral::snvs::LPSRTCLR"],[68438,"imxrt_ral::snvs::LPSRTCLR::SRTC"],[68443,"imxrt_ral::snvs::LPSRTCMR"],[68444,"imxrt_ral::snvs::LPSRTCMR::SRTC"],[68449,"imxrt_ral::snvs::LPSVCR"],[68455,"imxrt_ral::snvs::LPSVCR::SV0_EN"],[68460,"imxrt_ral::snvs::LPSVCR::SV0_EN::RW"],[68462,"imxrt_ral::snvs::LPSVCR::SV1_EN"],[68467,"imxrt_ral::snvs::LPSVCR::SV1_EN::RW"],[68469,"imxrt_ral::snvs::LPSVCR::SV2_EN"],[68474,"imxrt_ral::snvs::LPSVCR::SV2_EN::RW"],[68476,"imxrt_ral::snvs::LPSVCR::SV3_EN"],[68481,"imxrt_ral::snvs::LPSVCR::SV3_EN::RW"],[68483,"imxrt_ral::snvs::LPSVCR::SV4_EN"],[68488,"imxrt_ral::snvs::LPSVCR::SV4_EN::RW"],[68490,"imxrt_ral::snvs::LPSVCR::SV5_EN"],[68495,"imxrt_ral::snvs::LPSVCR::SV5_EN::RW"],[68497,"imxrt_ral::snvs::LPTAR"],[68498,"imxrt_ral::snvs::LPTAR::LPTA"],[68503,"imxrt_ral::snvs::LPTDCR"],[68510,"imxrt_ral::snvs::LPTDCR::ET1P"],[68515,"imxrt_ral::snvs::LPTDCR::ET1P::RW"],[68517,"imxrt_ral::snvs::LPTDCR::ET1_EN"],[68522,"imxrt_ral::snvs::LPTDCR::ET1_EN::RW"],[68524,"imxrt_ral::snvs::LPTDCR::MCR_EN"],[68529,"imxrt_ral::snvs::LPTDCR::MCR_EN::RW"],[68531,"imxrt_ral::snvs::LPTDCR::OSCB"],[68536,"imxrt_ral::snvs::LPTDCR::OSCB::RW"],[68538,"imxrt_ral::snvs::LPTDCR::PFD_OBSERV"],[68543,"imxrt_ral::snvs::LPTDCR::POR_OBSERV"],[68548,"imxrt_ral::snvs::LPTDCR::SRTCR_EN"],[68553,"imxrt_ral::snvs::LPTDCR::SRTCR_EN::RW"],[68555,"imxrt_ral::snvs::LPZMKR"],[68556,"imxrt_ral::snvs::LPZMKR::ZMK"],[68561,"imxrt_ral::spdif"],[68608,"imxrt_ral::spdif::SCR"],[68623,"imxrt_ral::spdif::SCR::DMA_RX_EN"],[68628,"imxrt_ral::spdif::SCR::DMA_TX_EN"],[68633,"imxrt_ral::spdif::SCR::LOW_POWER"],[68638,"imxrt_ral::spdif::SCR::RXAUTOSYNC"],[68643,"imxrt_ral::spdif::SCR::RXAUTOSYNC::RW"],[68645,"imxrt_ral::spdif::SCR::RXFIFOFULL_SEL"],[68650,"imxrt_ral::spdif::SCR::RXFIFOFULL_SEL::RW"],[68654,"imxrt_ral::spdif::SCR::RXFIFO_CTRL"],[68659,"imxrt_ral::spdif::SCR::RXFIFO_CTRL::RW"],[68661,"imxrt_ral::spdif::SCR::RXFIFO_OFF_ON"],[68666,"imxrt_ral::spdif::SCR::RXFIFO_OFF_ON::RW"],[68668,"imxrt_ral::spdif::SCR::RXFIFO_RST"],[68673,"imxrt_ral::spdif::SCR::RXFIFO_RST::RW"],[68675,"imxrt_ral::spdif::SCR::SOFT_RESET"],[68680,"imxrt_ral::spdif::SCR::TXAUTOSYNC"],[68685,"imxrt_ral::spdif::SCR::TXAUTOSYNC::RW"],[68687,"imxrt_ral::spdif::SCR::TXFIFOEMPTY_SEL"],[68692,"imxrt_ral::spdif::SCR::TXFIFOEMPTY_SEL::RW"],[68696,"imxrt_ral::spdif::SCR::TXFIFO_CTRL"],[68701,"imxrt_ral::spdif::SCR::TXFIFO_CTRL::RW"],[68704,"imxrt_ral::spdif::SCR::TXSEL"],[68709,"imxrt_ral::spdif::SCR::TXSEL::RW"],[68712,"imxrt_ral::spdif::SCR::USRC_SEL"],[68717,"imxrt_ral::spdif::SCR::USRC_SEL::RW"],[68720,"imxrt_ral::spdif::SCR::VALCTRL"],[68725,"imxrt_ral::spdif::SCR::VALCTRL::RW"],[68727,"imxrt_ral::spdif::SIC"],[68741,"imxrt_ral::spdif::SIC::BITERR"],[68746,"imxrt_ral::spdif::SIC::CNEW"],[68751,"imxrt_ral::spdif::SIC::LOCK"],[68756,"imxrt_ral::spdif::SIC::LOCKLOSS"],[68761,"imxrt_ral::spdif::SIC::QRXOV"],[68766,"imxrt_ral::spdif::SIC::RXFIFORESYN"],[68771,"imxrt_ral::spdif::SIC::RXFIFOUNOV"],[68776,"imxrt_ral::spdif::SIC::SYMERR"],[68781,"imxrt_ral::spdif::SIC::TXRESYN"],[68786,"imxrt_ral::spdif::SIC::TXUNOV"],[68791,"imxrt_ral::spdif::SIC::UQERR"],[68796,"imxrt_ral::spdif::SIC::UQSYNC"],[68801,"imxrt_ral::spdif::SIC::URXOV"],[68806,"imxrt_ral::spdif::SIC::VALNOGOOD"],[68811,"imxrt_ral::spdif::SIE"],[68829,"imxrt_ral::spdif::SIE::BITERR"],[68834,"imxrt_ral::spdif::SIE::CNEW"],[68839,"imxrt_ral::spdif::SIE::LOCK"],[68844,"imxrt_ral::spdif::SIE::LOCKLOSS"],[68849,"imxrt_ral::spdif::SIE::QRXFUL"],[68854,"imxrt_ral::spdif::SIE::QRXOV"],[68859,"imxrt_ral::spdif::SIE::RXFIFOFUL"],[68864,"imxrt_ral::spdif::SIE::RXFIFORESYN"],[68869,"imxrt_ral::spdif::SIE::RXFIFOUNOV"],[68874,"imxrt_ral::spdif::SIE::SYMERR"],[68879,"imxrt_ral::spdif::SIE::TXEM"],[68884,"imxrt_ral::spdif::SIE::TXRESYN"],[68889,"imxrt_ral::spdif::SIE::TXUNOV"],[68894,"imxrt_ral::spdif::SIE::UQERR"],[68899,"imxrt_ral::spdif::SIE::UQSYNC"],[68904,"imxrt_ral::spdif::SIE::URXFUL"],[68909,"imxrt_ral::spdif::SIE::URXOV"],[68914,"imxrt_ral::spdif::SIE::VALNOGOOD"],[68919,"imxrt_ral::spdif::SRCD"],[68920,"imxrt_ral::spdif::SRCD::USYNCMODE"],[68925,"imxrt_ral::spdif::SRCD::USYNCMODE::RW"],[68927,"imxrt_ral::spdif::SRCSH"],[68928,"imxrt_ral::spdif::SRCSH::RXCCHANNEL_H"],[68933,"imxrt_ral::spdif::SRCSL"],[68934,"imxrt_ral::spdif::SRCSL::RXCCHANNEL_L"],[68939,"imxrt_ral::spdif::SRFM"],[68940,"imxrt_ral::spdif::SRFM::FREQMEAS"],[68945,"imxrt_ral::spdif::SRL"],[68946,"imxrt_ral::spdif::SRL::RXDATALEFT"],[68951,"imxrt_ral::spdif::SRPC"],[68954,"imxrt_ral::spdif::SRPC::CLKSRC_SEL"],[68959,"imxrt_ral::spdif::SRPC::CLKSRC_SEL::RW"],[68965,"imxrt_ral::spdif::SRPC::GAINSEL"],[68970,"imxrt_ral::spdif::SRPC::GAINSEL::RW"],[68977,"imxrt_ral::spdif::SRPC::LOCK"],[68982,"imxrt_ral::spdif::SRQ"],[68983,"imxrt_ral::spdif::SRQ::RXQCHANNEL"],[68988,"imxrt_ral::spdif::SRR"],[68989,"imxrt_ral::spdif::SRR::RXDATARIGHT"],[68994,"imxrt_ral::spdif::SRU"],[68995,"imxrt_ral::spdif::SRU::RXUCHANNEL"],[69000,"imxrt_ral::spdif::STC"],[69004,"imxrt_ral::spdif::STC::SYSCLK_DF"],[69009,"imxrt_ral::spdif::STC::SYSCLK_DF::RW"],[69012,"imxrt_ral::spdif::STC::TXCLK_DF"],[69017,"imxrt_ral::spdif::STC::TXCLK_DF::RW"],[69020,"imxrt_ral::spdif::STC::TXCLK_SOURCE"],[69025,"imxrt_ral::spdif::STC::TXCLK_SOURCE::RW"],[69032,"imxrt_ral::spdif::STC::TX_ALL_CLK_EN"],[69037,"imxrt_ral::spdif::STC::TX_ALL_CLK_EN::RW"],[69039,"imxrt_ral::spdif::STCSCH"],[69040,"imxrt_ral::spdif::STCSCH::TXCCHANNELCONS_H"],[69045,"imxrt_ral::spdif::STCSCL"],[69046,"imxrt_ral::spdif::STCSCL::TXCCHANNELCONS_L"],[69051,"imxrt_ral::spdif::STL"],[69052,"imxrt_ral::spdif::STL::TXDATALEFT"],[69057,"imxrt_ral::spdif::STR"],[69058,"imxrt_ral::spdif::STR::TXDATARIGHT"],[69063,"imxrt_ral::src"],[69096,"imxrt_ral::src::GPR1"],[69097,"imxrt_ral::src::GPR1::PERSISTENT_ENTRY0"],[69102,"imxrt_ral::src::GPR2"],[69103,"imxrt_ral::src::GPR2::PERSISTENT_ARG0"],[69108,"imxrt_ral::src::SBMR1"],[69112,"imxrt_ral::src::SBMR1::BOOT_CFG1"],[69117,"imxrt_ral::src::SBMR1::BOOT_CFG2"],[69122,"imxrt_ral::src::SBMR1::BOOT_CFG3"],[69127,"imxrt_ral::src::SBMR1::BOOT_CFG4"],[69132,"imxrt_ral::src::SBMR2"],[69136,"imxrt_ral::src::SBMR2::BMOD"],[69141,"imxrt_ral::src::SBMR2::BT_FUSE_SEL"],[69146,"imxrt_ral::src::SBMR2::DIR_BT_DIS"],[69151,"imxrt_ral::src::SBMR2::SEC_CONFIG"],[69156,"imxrt_ral::src::SCR"],[69161,"imxrt_ral::src::SCR::CORE0_DBG_RST"],[69166,"imxrt_ral::src::SCR::CORE0_DBG_RST::RW"],[69168,"imxrt_ral::src::SCR::CORE0_RST"],[69173,"imxrt_ral::src::SCR::CORE0_RST::RW"],[69175,"imxrt_ral::src::SCR::DBG_RST_MSK_PG"],[69180,"imxrt_ral::src::SCR::DBG_RST_MSK_PG::RW"],[69182,"imxrt_ral::src::SCR::MASK_WDOG3_RST"],[69187,"imxrt_ral::src::SCR::MASK_WDOG3_RST::RW"],[69189,"imxrt_ral::src::SCR::MASK_WDOG_RST"],[69194,"imxrt_ral::src::SCR::MASK_WDOG_RST::RW"],[69196,"imxrt_ral::src::SRSR"],[69205,"imxrt_ral::src::SRSR::CSU_RESET_B"],[69210,"imxrt_ral::src::SRSR::CSU_RESET_B::RW"],[69212,"imxrt_ral::src::SRSR::IPP_RESET_B"],[69217,"imxrt_ral::src::SRSR::IPP_RESET_B::RW"],[69219,"imxrt_ral::src::SRSR::IPP_USER_RESET_B"],[69224,"imxrt_ral::src::SRSR::IPP_USER_RESET_B::RW"],[69226,"imxrt_ral::src::SRSR::JTAG_RST_B"],[69231,"imxrt_ral::src::SRSR::JTAG_RST_B::RW"],[69233,"imxrt_ral::src::SRSR::JTAG_SW_RST"],[69238,"imxrt_ral::src::SRSR::JTAG_SW_RST::RW"],[69240,"imxrt_ral::src::SRSR::LOCKUP_SYSRESETREQ"],[69245,"imxrt_ral::src::SRSR::LOCKUP_SYSRESETREQ::RW"],[69247,"imxrt_ral::src::SRSR::TEMPSENSE_RST_B"],[69252,"imxrt_ral::src::SRSR::TEMPSENSE_RST_B::RW"],[69254,"imxrt_ral::src::SRSR::WDOG3_RST_B"],[69259,"imxrt_ral::src::SRSR::WDOG3_RST_B::RW"],[69261,"imxrt_ral::src::SRSR::WDOG_RST_B"],[69266,"imxrt_ral::src::SRSR::WDOG_RST_B::RW"],[69268,"imxrt_ral::tempmon"],[69305,"imxrt_ral::tempmon::TEMPSENSE0"],[69310,"imxrt_ral::tempmon::TEMPSENSE0::ALARM_VALUE"],[69315,"imxrt_ral::tempmon::TEMPSENSE0::FINISHED"],[69320,"imxrt_ral::tempmon::TEMPSENSE0::FINISHED::RW"],[69322,"imxrt_ral::tempmon::TEMPSENSE0::MEASURE_TEMP"],[69327,"imxrt_ral::tempmon::TEMPSENSE0::MEASURE_TEMP::RW"],[69329,"imxrt_ral::tempmon::TEMPSENSE0::POWER_DOWN"],[69334,"imxrt_ral::tempmon::TEMPSENSE0::POWER_DOWN::RW"],[69336,"imxrt_ral::tempmon::TEMPSENSE0::TEMP_CNT"],[69341,"imxrt_ral::tempmon::TEMPSENSE0_CLR"],[69346,"imxrt_ral::tempmon::TEMPSENSE0_CLR::ALARM_VALUE"],[69351,"imxrt_ral::tempmon::TEMPSENSE0_CLR::FINISHED"],[69356,"imxrt_ral::tempmon::TEMPSENSE0_CLR::FINISHED::RW"],[69358,"imxrt_ral::tempmon::TEMPSENSE0_CLR::MEASURE_TEMP"],[69363,"imxrt_ral::tempmon::TEMPSENSE0_CLR::MEASURE_TEMP::RW"],[69365,"imxrt_ral::tempmon::TEMPSENSE0_CLR::POWER_DOWN"],[69370,"imxrt_ral::tempmon::TEMPSENSE0_CLR::POWER_DOWN::RW"],[69372,"imxrt_ral::tempmon::TEMPSENSE0_CLR::TEMP_CNT"],[69377,"imxrt_ral::tempmon::TEMPSENSE0_SET"],[69382,"imxrt_ral::tempmon::TEMPSENSE0_SET::ALARM_VALUE"],[69387,"imxrt_ral::tempmon::TEMPSENSE0_SET::FINISHED"],[69392,"imxrt_ral::tempmon::TEMPSENSE0_SET::FINISHED::RW"],[69394,"imxrt_ral::tempmon::TEMPSENSE0_SET::MEASURE_TEMP"],[69399,"imxrt_ral::tempmon::TEMPSENSE0_SET::MEASURE_TEMP::RW"],[69401,"imxrt_ral::tempmon::TEMPSENSE0_SET::POWER_DOWN"],[69406,"imxrt_ral::tempmon::TEMPSENSE0_SET::POWER_DOWN::RW"],[69408,"imxrt_ral::tempmon::TEMPSENSE0_SET::TEMP_CNT"],[69413,"imxrt_ral::tempmon::TEMPSENSE0_TOG"],[69418,"imxrt_ral::tempmon::TEMPSENSE0_TOG::ALARM_VALUE"],[69423,"imxrt_ral::tempmon::TEMPSENSE0_TOG::FINISHED"],[69428,"imxrt_ral::tempmon::TEMPSENSE0_TOG::FINISHED::RW"],[69430,"imxrt_ral::tempmon::TEMPSENSE0_TOG::MEASURE_TEMP"],[69435,"imxrt_ral::tempmon::TEMPSENSE0_TOG::MEASURE_TEMP::RW"],[69437,"imxrt_ral::tempmon::TEMPSENSE0_TOG::POWER_DOWN"],[69442,"imxrt_ral::tempmon::TEMPSENSE0_TOG::POWER_DOWN::RW"],[69444,"imxrt_ral::tempmon::TEMPSENSE0_TOG::TEMP_CNT"],[69449,"imxrt_ral::tempmon::TEMPSENSE1"],[69450,"imxrt_ral::tempmon::TEMPSENSE1::MEASURE_FREQ"],[69455,"imxrt_ral::tempmon::TEMPSENSE1_CLR"],[69456,"imxrt_ral::tempmon::TEMPSENSE1_CLR::MEASURE_FREQ"],[69461,"imxrt_ral::tempmon::TEMPSENSE1_SET"],[69462,"imxrt_ral::tempmon::TEMPSENSE1_SET::MEASURE_FREQ"],[69467,"imxrt_ral::tempmon::TEMPSENSE1_TOG"],[69468,"imxrt_ral::tempmon::TEMPSENSE1_TOG::MEASURE_FREQ"],[69473,"imxrt_ral::tempmon::TEMPSENSE2"],[69475,"imxrt_ral::tempmon::TEMPSENSE2::LOW_ALARM_VALUE"],[69480,"imxrt_ral::tempmon::TEMPSENSE2::PANIC_ALARM_VALUE"],[69485,"imxrt_ral::tempmon::TEMPSENSE2_CLR"],[69487,"imxrt_ral::tempmon::TEMPSENSE2_CLR::LOW_ALARM_VALUE"],[69492,"imxrt_ral::tempmon::TEMPSENSE2_CLR::PANIC_ALARM_VALUE"],[69497,"imxrt_ral::tempmon::TEMPSENSE2_SET"],[69499,"imxrt_ral::tempmon::TEMPSENSE2_SET::LOW_ALARM_VALUE"],[69504,"imxrt_ral::tempmon::TEMPSENSE2_SET::PANIC_ALARM_VALUE"],[69509,"imxrt_ral::tempmon::TEMPSENSE2_TOG"],[69511,"imxrt_ral::tempmon::TEMPSENSE2_TOG::LOW_ALARM_VALUE"],[69516,"imxrt_ral::tempmon::TEMPSENSE2_TOG::PANIC_ALARM_VALUE"],[69521,"imxrt_ral::tmr"],[69649,"imxrt_ral::tmr::CAPT0"],[69650,"imxrt_ral::tmr::CAPT0::CAPTURE"],[69655,"imxrt_ral::tmr::CAPT1"],[69656,"imxrt_ral::tmr::CAPT1::CAPTURE"],[69661,"imxrt_ral::tmr::CAPT2"],[69662,"imxrt_ral::tmr::CAPT2::CAPTURE"],[69667,"imxrt_ral::tmr::CAPT3"],[69668,"imxrt_ral::tmr::CAPT3::CAPTURE"],[69673,"imxrt_ral::tmr::CMPLD10"],[69674,"imxrt_ral::tmr::CMPLD10::COMPARATOR_LOAD_1"],[69679,"imxrt_ral::tmr::CMPLD11"],[69680,"imxrt_ral::tmr::CMPLD11::COMPARATOR_LOAD_1"],[69685,"imxrt_ral::tmr::CMPLD12"],[69686,"imxrt_ral::tmr::CMPLD12::COMPARATOR_LOAD_1"],[69691,"imxrt_ral::tmr::CMPLD13"],[69692,"imxrt_ral::tmr::CMPLD13::COMPARATOR_LOAD_1"],[69697,"imxrt_ral::tmr::CMPLD20"],[69698,"imxrt_ral::tmr::CMPLD20::COMPARATOR_LOAD_2"],[69703,"imxrt_ral::tmr::CMPLD21"],[69704,"imxrt_ral::tmr::CMPLD21::COMPARATOR_LOAD_2"],[69709,"imxrt_ral::tmr::CMPLD22"],[69710,"imxrt_ral::tmr::CMPLD22::COMPARATOR_LOAD_2"],[69715,"imxrt_ral::tmr::CMPLD23"],[69716,"imxrt_ral::tmr::CMPLD23::COMPARATOR_LOAD_2"],[69721,"imxrt_ral::tmr::CNTR0"],[69722,"imxrt_ral::tmr::CNTR0::COUNTER"],[69727,"imxrt_ral::tmr::CNTR1"],[69728,"imxrt_ral::tmr::CNTR1::COUNTER"],[69733,"imxrt_ral::tmr::CNTR2"],[69734,"imxrt_ral::tmr::CNTR2::COUNTER"],[69739,"imxrt_ral::tmr::CNTR3"],[69740,"imxrt_ral::tmr::CNTR3::COUNTER"],[69745,"imxrt_ral::tmr::COMP10"],[69746,"imxrt_ral::tmr::COMP10::COMPARISON_1"],[69751,"imxrt_ral::tmr::COMP11"],[69752,"imxrt_ral::tmr::COMP11::COMPARISON_1"],[69757,"imxrt_ral::tmr::COMP12"],[69758,"imxrt_ral::tmr::COMP12::COMPARISON_1"],[69763,"imxrt_ral::tmr::COMP13"],[69764,"imxrt_ral::tmr::COMP13::COMPARISON_1"],[69769,"imxrt_ral::tmr::COMP20"],[69770,"imxrt_ral::tmr::COMP20::COMPARISON_2"],[69775,"imxrt_ral::tmr::COMP21"],[69776,"imxrt_ral::tmr::COMP21::COMPARISON_2"],[69781,"imxrt_ral::tmr::COMP22"],[69782,"imxrt_ral::tmr::COMP22::COMPARISON_2"],[69787,"imxrt_ral::tmr::COMP23"],[69788,"imxrt_ral::tmr::COMP23::COMPARISON_2"],[69793,"imxrt_ral::tmr::CSCTRL0"],[69805,"imxrt_ral::tmr::CSCTRL0::ALT_LOAD"],[69810,"imxrt_ral::tmr::CSCTRL0::ALT_LOAD::RW"],[69812,"imxrt_ral::tmr::CSCTRL0::CL1"],[69817,"imxrt_ral::tmr::CSCTRL0::CL1::RW"],[69820,"imxrt_ral::tmr::CSCTRL0::CL2"],[69825,"imxrt_ral::tmr::CSCTRL0::CL2::RW"],[69828,"imxrt_ral::tmr::CSCTRL0::DBG_EN"],[69833,"imxrt_ral::tmr::CSCTRL0::DBG_EN::RW"],[69837,"imxrt_ral::tmr::CSCTRL0::FAULT"],[69842,"imxrt_ral::tmr::CSCTRL0::FAULT::RW"],[69844,"imxrt_ral::tmr::CSCTRL0::ROC"],[69849,"imxrt_ral::tmr::CSCTRL0::ROC::RW"],[69851,"imxrt_ral::tmr::CSCTRL0::TCF1"],[69856,"imxrt_ral::tmr::CSCTRL0::TCF1EN"],[69861,"imxrt_ral::tmr::CSCTRL0::TCF2"],[69866,"imxrt_ral::tmr::CSCTRL0::TCF2EN"],[69871,"imxrt_ral::tmr::CSCTRL0::TCI"],[69876,"imxrt_ral::tmr::CSCTRL0::TCI::RW"],[69878,"imxrt_ral::tmr::CSCTRL0::UP"],[69883,"imxrt_ral::tmr::CSCTRL0::UP::RW"],[69885,"imxrt_ral::tmr::CSCTRL1"],[69897,"imxrt_ral::tmr::CSCTRL1::ALT_LOAD"],[69902,"imxrt_ral::tmr::CSCTRL1::ALT_LOAD::RW"],[69904,"imxrt_ral::tmr::CSCTRL1::CL1"],[69909,"imxrt_ral::tmr::CSCTRL1::CL1::RW"],[69912,"imxrt_ral::tmr::CSCTRL1::CL2"],[69917,"imxrt_ral::tmr::CSCTRL1::CL2::RW"],[69920,"imxrt_ral::tmr::CSCTRL1::DBG_EN"],[69925,"imxrt_ral::tmr::CSCTRL1::DBG_EN::RW"],[69929,"imxrt_ral::tmr::CSCTRL1::FAULT"],[69934,"imxrt_ral::tmr::CSCTRL1::FAULT::RW"],[69936,"imxrt_ral::tmr::CSCTRL1::ROC"],[69941,"imxrt_ral::tmr::CSCTRL1::ROC::RW"],[69943,"imxrt_ral::tmr::CSCTRL1::TCF1"],[69948,"imxrt_ral::tmr::CSCTRL1::TCF1EN"],[69953,"imxrt_ral::tmr::CSCTRL1::TCF2"],[69958,"imxrt_ral::tmr::CSCTRL1::TCF2EN"],[69963,"imxrt_ral::tmr::CSCTRL1::TCI"],[69968,"imxrt_ral::tmr::CSCTRL1::TCI::RW"],[69970,"imxrt_ral::tmr::CSCTRL1::UP"],[69975,"imxrt_ral::tmr::CSCTRL1::UP::RW"],[69977,"imxrt_ral::tmr::CSCTRL2"],[69989,"imxrt_ral::tmr::CSCTRL2::ALT_LOAD"],[69994,"imxrt_ral::tmr::CSCTRL2::ALT_LOAD::RW"],[69996,"imxrt_ral::tmr::CSCTRL2::CL1"],[70001,"imxrt_ral::tmr::CSCTRL2::CL1::RW"],[70004,"imxrt_ral::tmr::CSCTRL2::CL2"],[70009,"imxrt_ral::tmr::CSCTRL2::CL2::RW"],[70012,"imxrt_ral::tmr::CSCTRL2::DBG_EN"],[70017,"imxrt_ral::tmr::CSCTRL2::DBG_EN::RW"],[70021,"imxrt_ral::tmr::CSCTRL2::FAULT"],[70026,"imxrt_ral::tmr::CSCTRL2::FAULT::RW"],[70028,"imxrt_ral::tmr::CSCTRL2::ROC"],[70033,"imxrt_ral::tmr::CSCTRL2::ROC::RW"],[70035,"imxrt_ral::tmr::CSCTRL2::TCF1"],[70040,"imxrt_ral::tmr::CSCTRL2::TCF1EN"],[70045,"imxrt_ral::tmr::CSCTRL2::TCF2"],[70050,"imxrt_ral::tmr::CSCTRL2::TCF2EN"],[70055,"imxrt_ral::tmr::CSCTRL2::TCI"],[70060,"imxrt_ral::tmr::CSCTRL2::TCI::RW"],[70062,"imxrt_ral::tmr::CSCTRL2::UP"],[70067,"imxrt_ral::tmr::CSCTRL2::UP::RW"],[70069,"imxrt_ral::tmr::CSCTRL3"],[70081,"imxrt_ral::tmr::CSCTRL3::ALT_LOAD"],[70086,"imxrt_ral::tmr::CSCTRL3::ALT_LOAD::RW"],[70088,"imxrt_ral::tmr::CSCTRL3::CL1"],[70093,"imxrt_ral::tmr::CSCTRL3::CL1::RW"],[70096,"imxrt_ral::tmr::CSCTRL3::CL2"],[70101,"imxrt_ral::tmr::CSCTRL3::CL2::RW"],[70104,"imxrt_ral::tmr::CSCTRL3::DBG_EN"],[70109,"imxrt_ral::tmr::CSCTRL3::DBG_EN::RW"],[70113,"imxrt_ral::tmr::CSCTRL3::FAULT"],[70118,"imxrt_ral::tmr::CSCTRL3::FAULT::RW"],[70120,"imxrt_ral::tmr::CSCTRL3::ROC"],[70125,"imxrt_ral::tmr::CSCTRL3::ROC::RW"],[70127,"imxrt_ral::tmr::CSCTRL3::TCF1"],[70132,"imxrt_ral::tmr::CSCTRL3::TCF1EN"],[70137,"imxrt_ral::tmr::CSCTRL3::TCF2"],[70142,"imxrt_ral::tmr::CSCTRL3::TCF2EN"],[70147,"imxrt_ral::tmr::CSCTRL3::TCI"],[70152,"imxrt_ral::tmr::CSCTRL3::TCI::RW"],[70154,"imxrt_ral::tmr::CSCTRL3::UP"],[70159,"imxrt_ral::tmr::CSCTRL3::UP::RW"],[70161,"imxrt_ral::tmr::CTRL0"],[70169,"imxrt_ral::tmr::CTRL0::CM"],[70174,"imxrt_ral::tmr::CTRL0::CM::RW"],[70182,"imxrt_ral::tmr::CTRL0::COINIT"],[70187,"imxrt_ral::tmr::CTRL0::COINIT::RW"],[70189,"imxrt_ral::tmr::CTRL0::DIR"],[70194,"imxrt_ral::tmr::CTRL0::DIR::RW"],[70196,"imxrt_ral::tmr::CTRL0::LENGTH"],[70201,"imxrt_ral::tmr::CTRL0::LENGTH::RW"],[70203,"imxrt_ral::tmr::CTRL0::ONCE"],[70208,"imxrt_ral::tmr::CTRL0::ONCE::RW"],[70210,"imxrt_ral::tmr::CTRL0::OUTMODE"],[70215,"imxrt_ral::tmr::CTRL0::OUTMODE::RW"],[70223,"imxrt_ral::tmr::CTRL0::PCS"],[70228,"imxrt_ral::tmr::CTRL0::PCS::RW"],[70244,"imxrt_ral::tmr::CTRL0::SCS"],[70249,"imxrt_ral::tmr::CTRL0::SCS::RW"],[70253,"imxrt_ral::tmr::CTRL1"],[70261,"imxrt_ral::tmr::CTRL1::CM"],[70266,"imxrt_ral::tmr::CTRL1::CM::RW"],[70274,"imxrt_ral::tmr::CTRL1::COINIT"],[70279,"imxrt_ral::tmr::CTRL1::COINIT::RW"],[70281,"imxrt_ral::tmr::CTRL1::DIR"],[70286,"imxrt_ral::tmr::CTRL1::DIR::RW"],[70288,"imxrt_ral::tmr::CTRL1::LENGTH"],[70293,"imxrt_ral::tmr::CTRL1::LENGTH::RW"],[70295,"imxrt_ral::tmr::CTRL1::ONCE"],[70300,"imxrt_ral::tmr::CTRL1::ONCE::RW"],[70302,"imxrt_ral::tmr::CTRL1::OUTMODE"],[70307,"imxrt_ral::tmr::CTRL1::OUTMODE::RW"],[70315,"imxrt_ral::tmr::CTRL1::PCS"],[70320,"imxrt_ral::tmr::CTRL1::PCS::RW"],[70336,"imxrt_ral::tmr::CTRL1::SCS"],[70341,"imxrt_ral::tmr::CTRL1::SCS::RW"],[70345,"imxrt_ral::tmr::CTRL2"],[70353,"imxrt_ral::tmr::CTRL2::CM"],[70358,"imxrt_ral::tmr::CTRL2::CM::RW"],[70366,"imxrt_ral::tmr::CTRL2::COINIT"],[70371,"imxrt_ral::tmr::CTRL2::COINIT::RW"],[70373,"imxrt_ral::tmr::CTRL2::DIR"],[70378,"imxrt_ral::tmr::CTRL2::DIR::RW"],[70380,"imxrt_ral::tmr::CTRL2::LENGTH"],[70385,"imxrt_ral::tmr::CTRL2::LENGTH::RW"],[70387,"imxrt_ral::tmr::CTRL2::ONCE"],[70392,"imxrt_ral::tmr::CTRL2::ONCE::RW"],[70394,"imxrt_ral::tmr::CTRL2::OUTMODE"],[70399,"imxrt_ral::tmr::CTRL2::OUTMODE::RW"],[70407,"imxrt_ral::tmr::CTRL2::PCS"],[70412,"imxrt_ral::tmr::CTRL2::PCS::RW"],[70428,"imxrt_ral::tmr::CTRL2::SCS"],[70433,"imxrt_ral::tmr::CTRL2::SCS::RW"],[70437,"imxrt_ral::tmr::CTRL3"],[70445,"imxrt_ral::tmr::CTRL3::CM"],[70450,"imxrt_ral::tmr::CTRL3::CM::RW"],[70458,"imxrt_ral::tmr::CTRL3::COINIT"],[70463,"imxrt_ral::tmr::CTRL3::COINIT::RW"],[70465,"imxrt_ral::tmr::CTRL3::DIR"],[70470,"imxrt_ral::tmr::CTRL3::DIR::RW"],[70472,"imxrt_ral::tmr::CTRL3::LENGTH"],[70477,"imxrt_ral::tmr::CTRL3::LENGTH::RW"],[70479,"imxrt_ral::tmr::CTRL3::ONCE"],[70484,"imxrt_ral::tmr::CTRL3::ONCE::RW"],[70486,"imxrt_ral::tmr::CTRL3::OUTMODE"],[70491,"imxrt_ral::tmr::CTRL3::OUTMODE::RW"],[70499,"imxrt_ral::tmr::CTRL3::PCS"],[70504,"imxrt_ral::tmr::CTRL3::PCS::RW"],[70520,"imxrt_ral::tmr::CTRL3::SCS"],[70525,"imxrt_ral::tmr::CTRL3::SCS::RW"],[70529,"imxrt_ral::tmr::DMA0"],[70532,"imxrt_ral::tmr::DMA0::CMPLD1DE"],[70537,"imxrt_ral::tmr::DMA0::CMPLD2DE"],[70542,"imxrt_ral::tmr::DMA0::IEFDE"],[70547,"imxrt_ral::tmr::DMA1"],[70550,"imxrt_ral::tmr::DMA1::CMPLD1DE"],[70555,"imxrt_ral::tmr::DMA1::CMPLD2DE"],[70560,"imxrt_ral::tmr::DMA1::IEFDE"],[70565,"imxrt_ral::tmr::DMA2"],[70568,"imxrt_ral::tmr::DMA2::CMPLD1DE"],[70573,"imxrt_ral::tmr::DMA2::CMPLD2DE"],[70578,"imxrt_ral::tmr::DMA2::IEFDE"],[70583,"imxrt_ral::tmr::DMA3"],[70586,"imxrt_ral::tmr::DMA3::CMPLD1DE"],[70591,"imxrt_ral::tmr::DMA3::CMPLD2DE"],[70596,"imxrt_ral::tmr::DMA3::IEFDE"],[70601,"imxrt_ral::tmr::ENBL"],[70602,"imxrt_ral::tmr::ENBL::ENBL"],[70607,"imxrt_ral::tmr::ENBL::ENBL::RW"],[70609,"imxrt_ral::tmr::FILT0"],[70611,"imxrt_ral::tmr::FILT0::FILT_CNT"],[70616,"imxrt_ral::tmr::FILT0::FILT_PER"],[70621,"imxrt_ral::tmr::FILT1"],[70623,"imxrt_ral::tmr::FILT1::FILT_CNT"],[70628,"imxrt_ral::tmr::FILT1::FILT_PER"],[70633,"imxrt_ral::tmr::FILT2"],[70635,"imxrt_ral::tmr::FILT2::FILT_CNT"],[70640,"imxrt_ral::tmr::FILT2::FILT_PER"],[70645,"imxrt_ral::tmr::FILT3"],[70647,"imxrt_ral::tmr::FILT3::FILT_CNT"],[70652,"imxrt_ral::tmr::FILT3::FILT_PER"],[70657,"imxrt_ral::tmr::HOLD0"],[70658,"imxrt_ral::tmr::HOLD0::HOLD"],[70663,"imxrt_ral::tmr::HOLD1"],[70664,"imxrt_ral::tmr::HOLD1::HOLD"],[70669,"imxrt_ral::tmr::HOLD2"],[70670,"imxrt_ral::tmr::HOLD2::HOLD"],[70675,"imxrt_ral::tmr::HOLD3"],[70676,"imxrt_ral::tmr::HOLD3::HOLD"],[70681,"imxrt_ral::tmr::LOAD0"],[70682,"imxrt_ral::tmr::LOAD0::LOAD"],[70687,"imxrt_ral::tmr::LOAD1"],[70688,"imxrt_ral::tmr::LOAD1::LOAD"],[70693,"imxrt_ral::tmr::LOAD2"],[70694,"imxrt_ral::tmr::LOAD2::LOAD"],[70699,"imxrt_ral::tmr::LOAD3"],[70700,"imxrt_ral::tmr::LOAD3::LOAD"],[70705,"imxrt_ral::tmr::SCTRL0"],[70720,"imxrt_ral::tmr::SCTRL0::CAPTURE_MODE"],[70725,"imxrt_ral::tmr::SCTRL0::CAPTURE_MODE::RW"],[70729,"imxrt_ral::tmr::SCTRL0::EEOF"],[70734,"imxrt_ral::tmr::SCTRL0::FORCE"],[70739,"imxrt_ral::tmr::SCTRL0::IEF"],[70744,"imxrt_ral::tmr::SCTRL0::IEFIE"],[70749,"imxrt_ral::tmr::SCTRL0::INPUT"],[70754,"imxrt_ral::tmr::SCTRL0::IPS"],[70759,"imxrt_ral::tmr::SCTRL0::MSTR"],[70764,"imxrt_ral::tmr::SCTRL0::OEN"],[70769,"imxrt_ral::tmr::SCTRL0::OEN::RW"],[70771,"imxrt_ral::tmr::SCTRL0::OPS"],[70776,"imxrt_ral::tmr::SCTRL0::OPS::RW"],[70778,"imxrt_ral::tmr::SCTRL0::TCF"],[70783,"imxrt_ral::tmr::SCTRL0::TCFIE"],[70788,"imxrt_ral::tmr::SCTRL0::TOF"],[70793,"imxrt_ral::tmr::SCTRL0::TOFIE"],[70798,"imxrt_ral::tmr::SCTRL0::VAL"],[70803,"imxrt_ral::tmr::SCTRL1"],[70818,"imxrt_ral::tmr::SCTRL1::CAPTURE_MODE"],[70823,"imxrt_ral::tmr::SCTRL1::CAPTURE_MODE::RW"],[70827,"imxrt_ral::tmr::SCTRL1::EEOF"],[70832,"imxrt_ral::tmr::SCTRL1::FORCE"],[70837,"imxrt_ral::tmr::SCTRL1::IEF"],[70842,"imxrt_ral::tmr::SCTRL1::IEFIE"],[70847,"imxrt_ral::tmr::SCTRL1::INPUT"],[70852,"imxrt_ral::tmr::SCTRL1::IPS"],[70857,"imxrt_ral::tmr::SCTRL1::MSTR"],[70862,"imxrt_ral::tmr::SCTRL1::OEN"],[70867,"imxrt_ral::tmr::SCTRL1::OEN::RW"],[70869,"imxrt_ral::tmr::SCTRL1::OPS"],[70874,"imxrt_ral::tmr::SCTRL1::OPS::RW"],[70876,"imxrt_ral::tmr::SCTRL1::TCF"],[70881,"imxrt_ral::tmr::SCTRL1::TCFIE"],[70886,"imxrt_ral::tmr::SCTRL1::TOF"],[70891,"imxrt_ral::tmr::SCTRL1::TOFIE"],[70896,"imxrt_ral::tmr::SCTRL1::VAL"],[70901,"imxrt_ral::tmr::SCTRL2"],[70916,"imxrt_ral::tmr::SCTRL2::CAPTURE_MODE"],[70921,"imxrt_ral::tmr::SCTRL2::CAPTURE_MODE::RW"],[70925,"imxrt_ral::tmr::SCTRL2::EEOF"],[70930,"imxrt_ral::tmr::SCTRL2::FORCE"],[70935,"imxrt_ral::tmr::SCTRL2::IEF"],[70940,"imxrt_ral::tmr::SCTRL2::IEFIE"],[70945,"imxrt_ral::tmr::SCTRL2::INPUT"],[70950,"imxrt_ral::tmr::SCTRL2::IPS"],[70955,"imxrt_ral::tmr::SCTRL2::MSTR"],[70960,"imxrt_ral::tmr::SCTRL2::OEN"],[70965,"imxrt_ral::tmr::SCTRL2::OEN::RW"],[70967,"imxrt_ral::tmr::SCTRL2::OPS"],[70972,"imxrt_ral::tmr::SCTRL2::OPS::RW"],[70974,"imxrt_ral::tmr::SCTRL2::TCF"],[70979,"imxrt_ral::tmr::SCTRL2::TCFIE"],[70984,"imxrt_ral::tmr::SCTRL2::TOF"],[70989,"imxrt_ral::tmr::SCTRL2::TOFIE"],[70994,"imxrt_ral::tmr::SCTRL2::VAL"],[70999,"imxrt_ral::tmr::SCTRL3"],[71014,"imxrt_ral::tmr::SCTRL3::CAPTURE_MODE"],[71019,"imxrt_ral::tmr::SCTRL3::CAPTURE_MODE::RW"],[71023,"imxrt_ral::tmr::SCTRL3::EEOF"],[71028,"imxrt_ral::tmr::SCTRL3::FORCE"],[71033,"imxrt_ral::tmr::SCTRL3::IEF"],[71038,"imxrt_ral::tmr::SCTRL3::IEFIE"],[71043,"imxrt_ral::tmr::SCTRL3::INPUT"],[71048,"imxrt_ral::tmr::SCTRL3::IPS"],[71053,"imxrt_ral::tmr::SCTRL3::MSTR"],[71058,"imxrt_ral::tmr::SCTRL3::OEN"],[71063,"imxrt_ral::tmr::SCTRL3::OEN::RW"],[71065,"imxrt_ral::tmr::SCTRL3::OPS"],[71070,"imxrt_ral::tmr::SCTRL3::OPS::RW"],[71072,"imxrt_ral::tmr::SCTRL3::TCF"],[71077,"imxrt_ral::tmr::SCTRL3::TCFIE"],[71082,"imxrt_ral::tmr::SCTRL3::TOF"],[71087,"imxrt_ral::tmr::SCTRL3::TOFIE"],[71092,"imxrt_ral::tmr::SCTRL3::VAL"],[71097,"imxrt_ral::trng"],[71172,"imxrt_ral::trng::ENT"],[71173,"imxrt_ral::trng::ENT::ENT"],[71178,"imxrt_ral::trng::FRQMAX"],[71179,"imxrt_ral::trng::FRQMAX::FRQ_MAX"],[71184,"imxrt_ral::trng::FRQMIN"],[71185,"imxrt_ral::trng::FRQMIN::FRQ_MIN"],[71190,"imxrt_ral::trng::INT_CTRL"],[71193,"imxrt_ral::trng::INT_CTRL::ENT_VAL"],[71198,"imxrt_ral::trng::INT_CTRL::ENT_VAL::RW"],[71200,"imxrt_ral::trng::INT_CTRL::FRQ_CT_FAIL"],[71205,"imxrt_ral::trng::INT_CTRL::FRQ_CT_FAIL::RW"],[71207,"imxrt_ral::trng::INT_CTRL::HW_ERR"],[71212,"imxrt_ral::trng::INT_CTRL::HW_ERR::RW"],[71214,"imxrt_ral::trng::INT_MASK"],[71217,"imxrt_ral::trng::INT_MASK::ENT_VAL"],[71222,"imxrt_ral::trng::INT_MASK::ENT_VAL::RW"],[71224,"imxrt_ral::trng::INT_MASK::FRQ_CT_FAIL"],[71229,"imxrt_ral::trng::INT_MASK::FRQ_CT_FAIL::RW"],[71231,"imxrt_ral::trng::INT_MASK::HW_ERR"],[71236,"imxrt_ral::trng::INT_MASK::HW_ERR::RW"],[71238,"imxrt_ral::trng::INT_STATUS"],[71241,"imxrt_ral::trng::INT_STATUS::ENT_VAL"],[71246,"imxrt_ral::trng::INT_STATUS::ENT_VAL::RW"],[71248,"imxrt_ral::trng::INT_STATUS::FRQ_CT_FAIL"],[71253,"imxrt_ral::trng::INT_STATUS::FRQ_CT_FAIL::RW"],[71255,"imxrt_ral::trng::INT_STATUS::HW_ERR"],[71260,"imxrt_ral::trng::INT_STATUS::HW_ERR::RW"],[71262,"imxrt_ral::trng::MCTL"],[71276,"imxrt_ral::trng::MCTL::ENT_VAL"],[71281,"imxrt_ral::trng::MCTL::ERR"],[71286,"imxrt_ral::trng::MCTL::FCT_FAIL"],[71291,"imxrt_ral::trng::MCTL::FCT_VAL"],[71296,"imxrt_ral::trng::MCTL::FOR_SCLK"],[71301,"imxrt_ral::trng::MCTL::LRUN_CONT"],[71306,"imxrt_ral::trng::MCTL::OSC_DIV"],[71311,"imxrt_ral::trng::MCTL::OSC_DIV::RW"],[71315,"imxrt_ral::trng::MCTL::PRGM"],[71320,"imxrt_ral::trng::MCTL::RST_DEF"],[71325,"imxrt_ral::trng::MCTL::SAMP_MODE"],[71330,"imxrt_ral::trng::MCTL::SAMP_MODE::RW"],[71334,"imxrt_ral::trng::MCTL::TSTOP_OK"],[71339,"imxrt_ral::trng::MCTL::TST_OUT"],[71344,"imxrt_ral::trng::MCTL::UNUSED4"],[71349,"imxrt_ral::trng::MCTL::UNUSED5"],[71354,"imxrt_ral::trng::PKRCNT10"],[71356,"imxrt_ral::trng::PKRCNT10::PKR_0_CT"],[71361,"imxrt_ral::trng::PKRCNT10::PKR_1_CT"],[71366,"imxrt_ral::trng::PKRCNT32"],[71368,"imxrt_ral::trng::PKRCNT32::PKR_2_CT"],[71373,"imxrt_ral::trng::PKRCNT32::PKR_3_CT"],[71378,"imxrt_ral::trng::PKRCNT54"],[71380,"imxrt_ral::trng::PKRCNT54::PKR_4_CT"],[71385,"imxrt_ral::trng::PKRCNT54::PKR_5_CT"],[71390,"imxrt_ral::trng::PKRCNT76"],[71392,"imxrt_ral::trng::PKRCNT76::PKR_6_CT"],[71397,"imxrt_ral::trng::PKRCNT76::PKR_7_CT"],[71402,"imxrt_ral::trng::PKRCNT98"],[71404,"imxrt_ral::trng::PKRCNT98::PKR_8_CT"],[71409,"imxrt_ral::trng::PKRCNT98::PKR_9_CT"],[71414,"imxrt_ral::trng::PKRCNTBA"],[71416,"imxrt_ral::trng::PKRCNTBA::PKR_A_CT"],[71421,"imxrt_ral::trng::PKRCNTBA::PKR_B_CT"],[71426,"imxrt_ral::trng::PKRCNTDC"],[71428,"imxrt_ral::trng::PKRCNTDC::PKR_C_CT"],[71433,"imxrt_ral::trng::PKRCNTDC::PKR_D_CT"],[71438,"imxrt_ral::trng::PKRCNTFE"],[71440,"imxrt_ral::trng::PKRCNTFE::PKR_E_CT"],[71445,"imxrt_ral::trng::PKRCNTFE::PKR_F_CT"],[71450,"imxrt_ral::trng::PKRMAX"],[71451,"imxrt_ral::trng::PKRMAX::PKR_MAX"],[71456,"imxrt_ral::trng::PKRRNG"],[71457,"imxrt_ral::trng::PKRRNG::PKR_RNG"],[71462,"imxrt_ral::trng::SBLIM"],[71463,"imxrt_ral::trng::SBLIM::SB_LIM"],[71468,"imxrt_ral::trng::SCMISC"],[71470,"imxrt_ral::trng::SCMISC::LRUN_MAX"],[71475,"imxrt_ral::trng::SCMISC::RTY_CT"],[71480,"imxrt_ral::trng::SCML"],[71482,"imxrt_ral::trng::SCML::MONO_MAX"],[71487,"imxrt_ral::trng::SCML::MONO_RNG"],[71492,"imxrt_ral::trng::SCR1L"],[71494,"imxrt_ral::trng::SCR1L::RUN1_MAX"],[71499,"imxrt_ral::trng::SCR1L::RUN1_RNG"],[71504,"imxrt_ral::trng::SCR2L"],[71506,"imxrt_ral::trng::SCR2L::RUN2_MAX"],[71511,"imxrt_ral::trng::SCR2L::RUN2_RNG"],[71516,"imxrt_ral::trng::SCR3L"],[71518,"imxrt_ral::trng::SCR3L::RUN3_MAX"],[71523,"imxrt_ral::trng::SCR3L::RUN3_RNG"],[71528,"imxrt_ral::trng::SCR4L"],[71530,"imxrt_ral::trng::SCR4L::RUN4_MAX"],[71535,"imxrt_ral::trng::SCR4L::RUN4_RNG"],[71540,"imxrt_ral::trng::SCR5L"],[71542,"imxrt_ral::trng::SCR5L::RUN5_MAX"],[71547,"imxrt_ral::trng::SCR5L::RUN5_RNG"],[71552,"imxrt_ral::trng::SCR6PL"],[71554,"imxrt_ral::trng::SCR6PL::RUN6P_MAX"],[71559,"imxrt_ral::trng::SCR6PL::RUN6P_RNG"],[71564,"imxrt_ral::trng::SDCTL"],[71566,"imxrt_ral::trng::SDCTL::ENT_DLY"],[71571,"imxrt_ral::trng::SDCTL::SAMP_SIZE"],[71576,"imxrt_ral::trng::SEC_CFG"],[71579,"imxrt_ral::trng::SEC_CFG::NO_PRGM"],[71584,"imxrt_ral::trng::SEC_CFG::NO_PRGM::RW"],[71586,"imxrt_ral::trng::SEC_CFG::UNUSED0"],[71591,"imxrt_ral::trng::SEC_CFG::UNUSED2"],[71596,"imxrt_ral::trng::STATUS"],[71613,"imxrt_ral::trng::STATUS::RETRY_CT"],[71618,"imxrt_ral::trng::STATUS::TF1BR0"],[71623,"imxrt_ral::trng::STATUS::TF1BR1"],[71628,"imxrt_ral::trng::STATUS::TF2BR0"],[71633,"imxrt_ral::trng::STATUS::TF2BR1"],[71638,"imxrt_ral::trng::STATUS::TF3BR0"],[71643,"imxrt_ral::trng::STATUS::TF3BR1"],[71648,"imxrt_ral::trng::STATUS::TF4BR0"],[71653,"imxrt_ral::trng::STATUS::TF4BR1"],[71658,"imxrt_ral::trng::STATUS::TF5BR0"],[71663,"imxrt_ral::trng::STATUS::TF5BR1"],[71668,"imxrt_ral::trng::STATUS::TF6PBR0"],[71673,"imxrt_ral::trng::STATUS::TF6PBR1"],[71678,"imxrt_ral::trng::STATUS::TFLR"],[71683,"imxrt_ral::trng::STATUS::TFMB"],[71688,"imxrt_ral::trng::STATUS::TFP"],[71693,"imxrt_ral::trng::STATUS::TFSB"],[71698,"imxrt_ral::trng::VID1"],[71701,"imxrt_ral::trng::VID1::IP_ID"],[71706,"imxrt_ral::trng::VID1::IP_ID::RW"],[71707,"imxrt_ral::trng::VID1::MAJ_REV"],[71712,"imxrt_ral::trng::VID1::MAJ_REV::RW"],[71713,"imxrt_ral::trng::VID1::MIN_REV"],[71718,"imxrt_ral::trng::VID1::MIN_REV::RW"],[71719,"imxrt_ral::trng::VID2"],[71723,"imxrt_ral::trng::VID2::CONFIG_OPT"],[71728,"imxrt_ral::trng::VID2::CONFIG_OPT::RW"],[71729,"imxrt_ral::trng::VID2::ECO_REV"],[71734,"imxrt_ral::trng::VID2::ECO_REV::RW"],[71735,"imxrt_ral::trng::VID2::ERA"],[71740,"imxrt_ral::trng::VID2::ERA::RW"],[71741,"imxrt_ral::trng::VID2::INTG_OPT"],[71746,"imxrt_ral::trng::VID2::INTG_OPT::RW"],[71747,"imxrt_ral::tsc"],[71778,"imxrt_ral::tsc::BASIC_SETTING"],[71781,"imxrt_ral::tsc::BASIC_SETTING::AUTO_MEASURE"],[71786,"imxrt_ral::tsc::BASIC_SETTING::AUTO_MEASURE::RW"],[71788,"imxrt_ral::tsc::BASIC_SETTING::MEASURE_DELAY_TIME"],[71793,"imxrt_ral::tsc::BASIC_SETTING::_4_5_WIRE"],[71798,"imxrt_ral::tsc::BASIC_SETTING::_4_5_WIRE::RW"],[71800,"imxrt_ral::tsc::DEBUG_MODE"],[71807,"imxrt_ral::tsc::DEBUG_MODE2"],[71829,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_ENABLE_FIVE_WIRE"],[71834,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_ENABLE_FIVE_WIRE::RW"],[71836,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_ENABLE_FOUR_WIRE"],[71841,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_ENABLE_FOUR_WIRE::RW"],[71843,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_FIVE_WIRE"],[71848,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_FIVE_WIRE::RW"],[71850,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_FOUR_WIRE"],[71855,"imxrt_ral::tsc::DEBUG_MODE2::DETECT_FOUR_WIRE::RW"],[71857,"imxrt_ral::tsc::DEBUG_MODE2::DE_GLITCH"],[71862,"imxrt_ral::tsc::DEBUG_MODE2::DE_GLITCH::RW"],[71866,"imxrt_ral::tsc::DEBUG_MODE2::INTERMEDIATE"],[71871,"imxrt_ral::tsc::DEBUG_MODE2::INTERMEDIATE::RW"],[71873,"imxrt_ral::tsc::DEBUG_MODE2::STATE_MACHINE"],[71878,"imxrt_ral::tsc::DEBUG_MODE2::STATE_MACHINE::RW"],[71885,"imxrt_ral::tsc::DEBUG_MODE2::WIPER_200K_PULL_UP"],[71890,"imxrt_ral::tsc::DEBUG_MODE2::WIPER_200K_PULL_UP::RW"],[71892,"imxrt_ral::tsc::DEBUG_MODE2::WIPER_PULL_DOWN"],[71897,"imxrt_ral::tsc::DEBUG_MODE2::WIPER_PULL_DOWN::RW"],[71899,"imxrt_ral::tsc::DEBUG_MODE2::WIPER_PULL_UP"],[71904,"imxrt_ral::tsc::DEBUG_MODE2::WIPER_PULL_UP::RW"],[71906,"imxrt_ral::tsc::DEBUG_MODE2::XNUR_200K_PULL_UP"],[71911,"imxrt_ral::tsc::DEBUG_MODE2::XNUR_200K_PULL_UP::RW"],[71913,"imxrt_ral::tsc::DEBUG_MODE2::XNUR_PULL_DOWN"],[71918,"imxrt_ral::tsc::DEBUG_MODE2::XNUR_PULL_DOWN::RW"],[71920,"imxrt_ral::tsc::DEBUG_MODE2::XNUR_PULL_UP"],[71925,"imxrt_ral::tsc::DEBUG_MODE2::XNUR_PULL_UP::RW"],[71927,"imxrt_ral::tsc::DEBUG_MODE2::XPUL_200K_PULL_UP"],[71932,"imxrt_ral::tsc::DEBUG_MODE2::XPUL_200K_PULL_UP::RW"],[71934,"imxrt_ral::tsc::DEBUG_MODE2::XPUL_PULL_DOWN"],[71939,"imxrt_ral::tsc::DEBUG_MODE2::XPUL_PULL_DOWN::RW"],[71941,"imxrt_ral::tsc::DEBUG_MODE2::XPUL_PULL_UP"],[71946,"imxrt_ral::tsc::DEBUG_MODE2::XPUL_PULL_UP::RW"],[71948,"imxrt_ral::tsc::DEBUG_MODE2::YNLR_200K_PULL_UP"],[71953,"imxrt_ral::tsc::DEBUG_MODE2::YNLR_200K_PULL_UP::RW"],[71955,"imxrt_ral::tsc::DEBUG_MODE2::YNLR_PULL_DOWN"],[71960,"imxrt_ral::tsc::DEBUG_MODE2::YNLR_PULL_DOWN::RW"],[71962,"imxrt_ral::tsc::DEBUG_MODE2::YNLR_PULL_UP"],[71967,"imxrt_ral::tsc::DEBUG_MODE2::YNLR_PULL_UP::RW"],[71969,"imxrt_ral::tsc::DEBUG_MODE2::YPLL_200K_PULL_UP"],[71974,"imxrt_ral::tsc::DEBUG_MODE2::YPLL_200K_PULL_UP::RW"],[71976,"imxrt_ral::tsc::DEBUG_MODE2::YPLL_PULL_DOWN"],[71981,"imxrt_ral::tsc::DEBUG_MODE2::YPLL_PULL_DOWN::RW"],[71983,"imxrt_ral::tsc::DEBUG_MODE2::YPLL_PULL_UP"],[71988,"imxrt_ral::tsc::DEBUG_MODE2::YPLL_PULL_UP::RW"],[71990,"imxrt_ral::tsc::DEBUG_MODE::ADC_COCO"],[71995,"imxrt_ral::tsc::DEBUG_MODE::ADC_COCO_CLEAR"],[72000,"imxrt_ral::tsc::DEBUG_MODE::ADC_COCO_CLEAR::RW"],[72002,"imxrt_ral::tsc::DEBUG_MODE::ADC_COCO_CLEAR_DISABLE"],[72007,"imxrt_ral::tsc::DEBUG_MODE::ADC_COCO_CLEAR_DISABLE::RW"],[72009,"imxrt_ral::tsc::DEBUG_MODE::ADC_CONV_VALUE"],[72014,"imxrt_ral::tsc::DEBUG_MODE::DEBUG_EN"],[72019,"imxrt_ral::tsc::DEBUG_MODE::DEBUG_EN::RW"],[72021,"imxrt_ral::tsc::DEBUG_MODE::EXT_HWTS"],[72026,"imxrt_ral::tsc::DEBUG_MODE::TRIGGER"],[72031,"imxrt_ral::tsc::DEBUG_MODE::TRIGGER::RW"],[72033,"imxrt_ral::tsc::FLOW_CONTROL"],[72038,"imxrt_ral::tsc::FLOW_CONTROL::DISABLE"],[72043,"imxrt_ral::tsc::FLOW_CONTROL::DISABLE::RW"],[72045,"imxrt_ral::tsc::FLOW_CONTROL::DROP_MEASURE"],[72050,"imxrt_ral::tsc::FLOW_CONTROL::DROP_MEASURE::RW"],[72052,"imxrt_ral::tsc::FLOW_CONTROL::START_MEASURE"],[72057,"imxrt_ral::tsc::FLOW_CONTROL::START_MEASURE::RW"],[72059,"imxrt_ral::tsc::FLOW_CONTROL::START_SENSE"],[72064,"imxrt_ral::tsc::FLOW_CONTROL::START_SENSE::RW"],[72066,"imxrt_ral::tsc::FLOW_CONTROL::SW_RST"],[72071,"imxrt_ral::tsc::INT_EN"],[72074,"imxrt_ral::tsc::INT_EN::DETECT_INT_EN"],[72079,"imxrt_ral::tsc::INT_EN::DETECT_INT_EN::RW"],[72081,"imxrt_ral::tsc::INT_EN::IDLE_SW_INT_EN"],[72086,"imxrt_ral::tsc::INT_EN::IDLE_SW_INT_EN::RW"],[72088,"imxrt_ral::tsc::INT_EN::MEASURE_INT_EN"],[72093,"imxrt_ral::tsc::INT_EN::MEASURE_INT_EN::RW"],[72095,"imxrt_ral::tsc::INT_SIG_EN"],[72099,"imxrt_ral::tsc::INT_SIG_EN::DETECT_SIG_EN"],[72104,"imxrt_ral::tsc::INT_SIG_EN::DETECT_SIG_EN::RW"],[72106,"imxrt_ral::tsc::INT_SIG_EN::IDLE_SW_SIG_EN"],[72111,"imxrt_ral::tsc::INT_SIG_EN::IDLE_SW_SIG_EN::RW"],[72113,"imxrt_ral::tsc::INT_SIG_EN::MEASURE_SIG_EN"],[72118,"imxrt_ral::tsc::INT_SIG_EN::VALID_SIG_EN"],[72123,"imxrt_ral::tsc::INT_SIG_EN::VALID_SIG_EN::RW"],[72125,"imxrt_ral::tsc::INT_STATUS"],[72129,"imxrt_ral::tsc::INT_STATUS::DETECT"],[72134,"imxrt_ral::tsc::INT_STATUS::DETECT::RW"],[72136,"imxrt_ral::tsc::INT_STATUS::IDLE_SW"],[72141,"imxrt_ral::tsc::INT_STATUS::IDLE_SW::RW"],[72143,"imxrt_ral::tsc::INT_STATUS::MEASURE"],[72148,"imxrt_ral::tsc::INT_STATUS::MEASURE::RW"],[72150,"imxrt_ral::tsc::INT_STATUS::VALID"],[72155,"imxrt_ral::tsc::INT_STATUS::VALID::RW"],[72157,"imxrt_ral::tsc::MEASEURE_VALUE"],[72159,"imxrt_ral::tsc::MEASEURE_VALUE::X_VALUE"],[72164,"imxrt_ral::tsc::MEASEURE_VALUE::Y_VALUE"],[72169,"imxrt_ral::tsc::PRE_CHARGE_TIME"],[72170,"imxrt_ral::tsc::PRE_CHARGE_TIME::PRE_CHARGE_TIME"],[72175,"imxrt_ral::usb"],[72267,"imxrt_ral::usb::ASYNCLISTADDR"],[72268,"imxrt_ral::usb::ASYNCLISTADDR::ASYBASE"],[72273,"imxrt_ral::usb::BURSTSIZE"],[72275,"imxrt_ral::usb::BURSTSIZE::RXPBURST"],[72280,"imxrt_ral::usb::BURSTSIZE::TXPBURST"],[72285,"imxrt_ral::usb::CAPLENGTH"],[72286,"imxrt_ral::usb::CAPLENGTH::CAPLENGTH"],[72291,"imxrt_ral::usb::CONFIGFLAG"],[72292,"imxrt_ral::usb::CONFIGFLAG::CF"],[72297,"imxrt_ral::usb::CONFIGFLAG::CF::RW"],[72299,"imxrt_ral::usb::DCCPARAMS"],[72302,"imxrt_ral::usb::DCCPARAMS::DC"],[72307,"imxrt_ral::usb::DCCPARAMS::DEN"],[72312,"imxrt_ral::usb::DCCPARAMS::HC"],[72317,"imxrt_ral::usb::DCIVERSION"],[72318,"imxrt_ral::usb::DCIVERSION::DCIVERSION"],[72323,"imxrt_ral::usb::DEVICEADDR"],[72325,"imxrt_ral::usb::DEVICEADDR::USBADR"],[72330,"imxrt_ral::usb::DEVICEADDR::USBADRA"],[72335,"imxrt_ral::usb::ENDPTCOMPLETE"],[72337,"imxrt_ral::usb::ENDPTCOMPLETE::ERCE"],[72342,"imxrt_ral::usb::ENDPTCOMPLETE::ETCE"],[72347,"imxrt_ral::usb::ENDPTCTRL"],[72359,"imxrt_ral::usb::ENDPTCTRL0"],[72365,"imxrt_ral::usb::ENDPTCTRL0::RXE"],[72370,"imxrt_ral::usb::ENDPTCTRL0::RXS"],[72375,"imxrt_ral::usb::ENDPTCTRL0::RXT"],[72380,"imxrt_ral::usb::ENDPTCTRL0::TXE"],[72385,"imxrt_ral::usb::ENDPTCTRL0::TXS"],[72390,"imxrt_ral::usb::ENDPTCTRL0::TXT"],[72395,"imxrt_ral::usb::ENDPTCTRL::RXD"],[72400,"imxrt_ral::usb::ENDPTCTRL::RXE"],[72405,"imxrt_ral::usb::ENDPTCTRL::RXI"],[72410,"imxrt_ral::usb::ENDPTCTRL::RXR"],[72415,"imxrt_ral::usb::ENDPTCTRL::RXS"],[72420,"imxrt_ral::usb::ENDPTCTRL::RXT"],[72425,"imxrt_ral::usb::ENDPTCTRL::TXD"],[72430,"imxrt_ral::usb::ENDPTCTRL::TXE"],[72435,"imxrt_ral::usb::ENDPTCTRL::TXI"],[72440,"imxrt_ral::usb::ENDPTCTRL::TXR"],[72445,"imxrt_ral::usb::ENDPTCTRL::TXS"],[72450,"imxrt_ral::usb::ENDPTCTRL::TXT"],[72455,"imxrt_ral::usb::ENDPTFLUSH"],[72457,"imxrt_ral::usb::ENDPTFLUSH::FERB"],[72462,"imxrt_ral::usb::ENDPTFLUSH::FETB"],[72467,"imxrt_ral::usb::ENDPTNAK"],[72469,"imxrt_ral::usb::ENDPTNAK::EPRN"],[72474,"imxrt_ral::usb::ENDPTNAK::EPTN"],[72479,"imxrt_ral::usb::ENDPTNAKEN"],[72481,"imxrt_ral::usb::ENDPTNAKEN::EPRNE"],[72486,"imxrt_ral::usb::ENDPTNAKEN::EPTNE"],[72491,"imxrt_ral::usb::ENDPTPRIME"],[72493,"imxrt_ral::usb::ENDPTPRIME::PERB"],[72498,"imxrt_ral::usb::ENDPTPRIME::PETB"],[72503,"imxrt_ral::usb::ENDPTSETUPSTAT"],[72504,"imxrt_ral::usb::ENDPTSETUPSTAT::ENDPTSETUPSTAT"],[72509,"imxrt_ral::usb::ENDPTSTAT"],[72511,"imxrt_ral::usb::ENDPTSTAT::ERBR"],[72516,"imxrt_ral::usb::ENDPTSTAT::ETBR"],[72521,"imxrt_ral::usb::FRINDEX"],[72522,"imxrt_ral::usb::FRINDEX::FRINDEX"],[72527,"imxrt_ral::usb::FRINDEX::FRINDEX::RW"],[72535,"imxrt_ral::usb::GPTIMER0CTRL"],[72539,"imxrt_ral::usb::GPTIMER0CTRL::GPTCNT"],[72544,"imxrt_ral::usb::GPTIMER0CTRL::GPTMODE"],[72549,"imxrt_ral::usb::GPTIMER0CTRL::GPTMODE::RW"],[72551,"imxrt_ral::usb::GPTIMER0CTRL::GPTRST"],[72556,"imxrt_ral::usb::GPTIMER0CTRL::GPTRST::RW"],[72558,"imxrt_ral::usb::GPTIMER0CTRL::GPTRUN"],[72563,"imxrt_ral::usb::GPTIMER0CTRL::GPTRUN::RW"],[72565,"imxrt_ral::usb::GPTIMER0LD"],[72566,"imxrt_ral::usb::GPTIMER0LD::GPTLD"],[72571,"imxrt_ral::usb::GPTIMER1CTRL"],[72575,"imxrt_ral::usb::GPTIMER1CTRL::GPTCNT"],[72580,"imxrt_ral::usb::GPTIMER1CTRL::GPTMODE"],[72585,"imxrt_ral::usb::GPTIMER1CTRL::GPTMODE::RW"],[72587,"imxrt_ral::usb::GPTIMER1CTRL::GPTRST"],[72592,"imxrt_ral::usb::GPTIMER1CTRL::GPTRST::RW"],[72594,"imxrt_ral::usb::GPTIMER1CTRL::GPTRUN"],[72599,"imxrt_ral::usb::GPTIMER1CTRL::GPTRUN::RW"],[72601,"imxrt_ral::usb::GPTIMER1LD"],[72602,"imxrt_ral::usb::GPTIMER1LD::GPTLD"],[72607,"imxrt_ral::usb::HCCPARAMS"],[72612,"imxrt_ral::usb::HCCPARAMS::ADC"],[72617,"imxrt_ral::usb::HCCPARAMS::ASP"],[72622,"imxrt_ral::usb::HCCPARAMS::EECP"],[72627,"imxrt_ral::usb::HCCPARAMS::IST"],[72632,"imxrt_ral::usb::HCCPARAMS::PFL"],[72637,"imxrt_ral::usb::HCIVERSION"],[72638,"imxrt_ral::usb::HCIVERSION::HCIVERSION"],[72643,"imxrt_ral::usb::HCSPARAMS"],[72650,"imxrt_ral::usb::HCSPARAMS::N_CC"],[72655,"imxrt_ral::usb::HCSPARAMS::N_CC::RW"],[72657,"imxrt_ral::usb::HCSPARAMS::N_PCC"],[72662,"imxrt_ral::usb::HCSPARAMS::N_PORTS"],[72667,"imxrt_ral::usb::HCSPARAMS::N_PTT"],[72672,"imxrt_ral::usb::HCSPARAMS::N_TT"],[72677,"imxrt_ral::usb::HCSPARAMS::PI"],[72682,"imxrt_ral::usb::HCSPARAMS::PPC"],[72687,"imxrt_ral::usb::HWDEVICE"],[72689,"imxrt_ral::usb::HWDEVICE::DC"],[72694,"imxrt_ral::usb::HWDEVICE::DC::RW"],[72696,"imxrt_ral::usb::HWDEVICE::DEVEP"],[72701,"imxrt_ral::usb::HWGENERAL"],[72704,"imxrt_ral::usb::HWGENERAL::PHYM"],[72709,"imxrt_ral::usb::HWGENERAL::PHYM::RW"],[72717,"imxrt_ral::usb::HWGENERAL::PHYW"],[72722,"imxrt_ral::usb::HWGENERAL::PHYW::RW"],[72726,"imxrt_ral::usb::HWGENERAL::SM"],[72731,"imxrt_ral::usb::HWGENERAL::SM::RW"],[72735,"imxrt_ral::usb::HWHOST"],[72737,"imxrt_ral::usb::HWHOST::HC"],[72742,"imxrt_ral::usb::HWHOST::HC::RW"],[72744,"imxrt_ral::usb::HWHOST::NPORT"],[72749,"imxrt_ral::usb::HWRXBUF"],[72751,"imxrt_ral::usb::HWRXBUF::RXADD"],[72756,"imxrt_ral::usb::HWRXBUF::RXBURST"],[72761,"imxrt_ral::usb::HWTXBUF"],[72763,"imxrt_ral::usb::HWTXBUF::TXBURST"],[72768,"imxrt_ral::usb::HWTXBUF::TXCHANADD"],[72773,"imxrt_ral::usb::ID"],[72776,"imxrt_ral::usb::ID::ID"],[72781,"imxrt_ral::usb::ID::NID"],[72786,"imxrt_ral::usb::ID::REVISION"],[72791,"imxrt_ral::usb::OTGSC"],[72817,"imxrt_ral::usb::OTGSC::ASV"],[72822,"imxrt_ral::usb::OTGSC::ASVIE"],[72827,"imxrt_ral::usb::OTGSC::ASVIS"],[72832,"imxrt_ral::usb::OTGSC::AVV"],[72837,"imxrt_ral::usb::OTGSC::AVVIE"],[72842,"imxrt_ral::usb::OTGSC::AVVIS"],[72847,"imxrt_ral::usb::OTGSC::BSE"],[72852,"imxrt_ral::usb::OTGSC::BSEIE"],[72857,"imxrt_ral::usb::OTGSC::BSEIS"],[72862,"imxrt_ral::usb::OTGSC::BSV"],[72867,"imxrt_ral::usb::OTGSC::BSVIE"],[72872,"imxrt_ral::usb::OTGSC::BSVIS"],[72877,"imxrt_ral::usb::OTGSC::DP"],[72882,"imxrt_ral::usb::OTGSC::DPIE"],[72887,"imxrt_ral::usb::OTGSC::DPIS"],[72892,"imxrt_ral::usb::OTGSC::DPS"],[72897,"imxrt_ral::usb::OTGSC::EN_1MS"],[72902,"imxrt_ral::usb::OTGSC::ID"],[72907,"imxrt_ral::usb::OTGSC::IDIE"],[72912,"imxrt_ral::usb::OTGSC::IDIS"],[72917,"imxrt_ral::usb::OTGSC::IDPU"],[72922,"imxrt_ral::usb::OTGSC::OT"],[72927,"imxrt_ral::usb::OTGSC::STATUS_1MS"],[72932,"imxrt_ral::usb::OTGSC::TOG_1MS"],[72937,"imxrt_ral::usb::OTGSC::VC"],[72942,"imxrt_ral::usb::OTGSC::VD"],[72947,"imxrt_ral::usb::PORTSC1"],[72972,"imxrt_ral::usb::PORTSC1::CCS"],[72977,"imxrt_ral::usb::PORTSC1::CSC"],[72982,"imxrt_ral::usb::PORTSC1::FPR"],[72987,"imxrt_ral::usb::PORTSC1::HSP"],[72992,"imxrt_ral::usb::PORTSC1::LS"],[72997,"imxrt_ral::usb::PORTSC1::LS::RW"],[73001,"imxrt_ral::usb::PORTSC1::OCA"],[73006,"imxrt_ral::usb::PORTSC1::OCA::RW"],[73008,"imxrt_ral::usb::PORTSC1::OCC"],[73013,"imxrt_ral::usb::PORTSC1::PE"],[73018,"imxrt_ral::usb::PORTSC1::PEC"],[73023,"imxrt_ral::usb::PORTSC1::PFSC"],[73028,"imxrt_ral::usb::PORTSC1::PFSC::RW"],[73030,"imxrt_ral::usb::PORTSC1::PHCD"],[73035,"imxrt_ral::usb::PORTSC1::PHCD::RW"],[73037,"imxrt_ral::usb::PORTSC1::PIC"],[73042,"imxrt_ral::usb::PORTSC1::PIC::RW"],[73046,"imxrt_ral::usb::PORTSC1::PO"],[73051,"imxrt_ral::usb::PORTSC1::PP"],[73056,"imxrt_ral::usb::PORTSC1::PR"],[73061,"imxrt_ral::usb::PORTSC1::PSPD"],[73066,"imxrt_ral::usb::PORTSC1::PSPD::RW"],[73070,"imxrt_ral::usb::PORTSC1::PTC"],[73075,"imxrt_ral::usb::PORTSC1::PTC::RW"],[73083,"imxrt_ral::usb::PORTSC1::PTS_1"],[73088,"imxrt_ral::usb::PORTSC1::PTS_2"],[73093,"imxrt_ral::usb::PORTSC1::PTW"],[73098,"imxrt_ral::usb::PORTSC1::PTW::RW"],[73100,"imxrt_ral::usb::PORTSC1::STS"],[73105,"imxrt_ral::usb::PORTSC1::SUSP"],[73110,"imxrt_ral::usb::PORTSC1::WKCN"],[73115,"imxrt_ral::usb::PORTSC1::WKDC"],[73120,"imxrt_ral::usb::PORTSC1::WKOC"],[73125,"imxrt_ral::usb::SBUSCFG"],[73126,"imxrt_ral::usb::SBUSCFG::AHBBRST"],[73131,"imxrt_ral::usb::SBUSCFG::AHBBRST::RW"],[73138,"imxrt_ral::usb::TXFILLTUNING"],[73141,"imxrt_ral::usb::TXFILLTUNING::TXFIFOTHRES"],[73146,"imxrt_ral::usb::TXFILLTUNING::TXSCHHEALTH"],[73151,"imxrt_ral::usb::TXFILLTUNING::TXSCHOH"],[73156,"imxrt_ral::usb::USBCMD"],[73168,"imxrt_ral::usb::USBCMD::ASE"],[73173,"imxrt_ral::usb::USBCMD::ASE::RW"],[73175,"imxrt_ral::usb::USBCMD::ASP"],[73180,"imxrt_ral::usb::USBCMD::ASPE"],[73185,"imxrt_ral::usb::USBCMD::ATDTW"],[73190,"imxrt_ral::usb::USBCMD::FS_1"],[73195,"imxrt_ral::usb::USBCMD::FS_2"],[73200,"imxrt_ral::usb::USBCMD::IAA"],[73205,"imxrt_ral::usb::USBCMD::ITC"],[73210,"imxrt_ral::usb::USBCMD::ITC::RW"],[73218,"imxrt_ral::usb::USBCMD::PSE"],[73223,"imxrt_ral::usb::USBCMD::PSE::RW"],[73225,"imxrt_ral::usb::USBCMD::RS"],[73230,"imxrt_ral::usb::USBCMD::RST"],[73235,"imxrt_ral::usb::USBCMD::SUTW"],[73240,"imxrt_ral::usb::USBINTR"],[73255,"imxrt_ral::usb::USBINTR::AAE"],[73260,"imxrt_ral::usb::USBINTR::FRE"],[73265,"imxrt_ral::usb::USBINTR::NAKE"],[73270,"imxrt_ral::usb::USBINTR::PCE"],[73275,"imxrt_ral::usb::USBINTR::SEE"],[73280,"imxrt_ral::usb::USBINTR::SLE"],[73285,"imxrt_ral::usb::USBINTR::SRE"],[73290,"imxrt_ral::usb::USBINTR::TIE0"],[73295,"imxrt_ral::usb::USBINTR::TIE1"],[73300,"imxrt_ral::usb::USBINTR::UAIE"],[73305,"imxrt_ral::usb::USBINTR::UE"],[73310,"imxrt_ral::usb::USBINTR::UEE"],[73315,"imxrt_ral::usb::USBINTR::ULPIE"],[73320,"imxrt_ral::usb::USBINTR::UPIE"],[73325,"imxrt_ral::usb::USBINTR::URE"],[73330,"imxrt_ral::usb::USBMODE"],[73334,"imxrt_ral::usb::USBMODE::CM"],[73339,"imxrt_ral::usb::USBMODE::CM::RW"],[73342,"imxrt_ral::usb::USBMODE::ES"],[73347,"imxrt_ral::usb::USBMODE::ES::RW"],[73349,"imxrt_ral::usb::USBMODE::SDIS"],[73354,"imxrt_ral::usb::USBMODE::SLOM"],[73359,"imxrt_ral::usb::USBMODE::SLOM::RW"],[73361,"imxrt_ral::usb::USBSTS"],[73378,"imxrt_ral::usb::USBSTS::AAI"],[73383,"imxrt_ral::usb::USBSTS::AS"],[73388,"imxrt_ral::usb::USBSTS::FRI"],[73393,"imxrt_ral::usb::USBSTS::HCH"],[73398,"imxrt_ral::usb::USBSTS::NAKI"],[73403,"imxrt_ral::usb::USBSTS::PCI"],[73408,"imxrt_ral::usb::USBSTS::PS"],[73413,"imxrt_ral::usb::USBSTS::RCL"],[73418,"imxrt_ral::usb::USBSTS::SEI"],[73423,"imxrt_ral::usb::USBSTS::SLI"],[73428,"imxrt_ral::usb::USBSTS::SRI"],[73433,"imxrt_ral::usb::USBSTS::TI0"],[73438,"imxrt_ral::usb::USBSTS::TI1"],[73443,"imxrt_ral::usb::USBSTS::UEI"],[73448,"imxrt_ral::usb::USBSTS::UI"],[73453,"imxrt_ral::usb::USBSTS::ULPII"],[73458,"imxrt_ral::usb::USBSTS::URI"],[73463,"imxrt_ral::usb_analog"],[73550,"imxrt_ral::usb_analog::DIGPROG"],[73551,"imxrt_ral::usb_analog::DIGPROG::SILICON_REVISION"],[73556,"imxrt_ral::usb_analog::DIGPROG::SILICON_REVISION::RW"],[73557,"imxrt_ral::usb_analog::USB1_CHRG_DETECT"],[73560,"imxrt_ral::usb_analog::USB1_CHRG_DETECT::CHK_CHRG_B"],[73565,"imxrt_ral::usb_analog::USB1_CHRG_DETECT::CHK_CHRG_B::RW"],[73567,"imxrt_ral::usb_analog::USB1_CHRG_DETECT::CHK_CONTACT"],[73572,"imxrt_ral::usb_analog::USB1_CHRG_DETECT::CHK_CONTACT::RW"],[73574,"imxrt_ral::usb_analog::USB1_CHRG_DETECT::EN_B"],[73579,"imxrt_ral::usb_analog::USB1_CHRG_DETECT::EN_B::RW"],[73581,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_CLR"],[73584,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_CLR::CHK_CHRG_B"],[73589,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_CLR::CHK_CHRG_B::RW"],[73591,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_CLR::CHK_CONTACT"],[73596,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_CLR::CHK_CONTACT::RW"],[73598,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_CLR::EN_B"],[73603,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_CLR::EN_B::RW"],[73605,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_SET"],[73608,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_SET::CHK_CHRG_B"],[73613,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_SET::CHK_CHRG_B::RW"],[73615,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_SET::CHK_CONTACT"],[73620,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_SET::CHK_CONTACT::RW"],[73622,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_SET::EN_B"],[73627,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_SET::EN_B::RW"],[73629,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_STAT"],[73633,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_STAT::CHRG_DETECTED"],[73638,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_STAT::CHRG_DETECTED::RW"],[73640,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_STAT::DM_STATE"],[73645,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_STAT::DP_STATE"],[73650,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_STAT::PLUG_CONTACT"],[73655,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_STAT::PLUG_CONTACT::RW"],[73657,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_TOG"],[73660,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_TOG::CHK_CHRG_B"],[73665,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_TOG::CHK_CHRG_B::RW"],[73667,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_TOG::CHK_CONTACT"],[73672,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_TOG::CHK_CONTACT::RW"],[73674,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_TOG::EN_B"],[73679,"imxrt_ral::usb_analog::USB1_CHRG_DETECT_TOG::EN_B::RW"],[73681,"imxrt_ral::usb_analog::USB1_LOOPBACK"],[73682,"imxrt_ral::usb_analog::USB1_LOOPBACK::UTMI_TESTSTART"],[73687,"imxrt_ral::usb_analog::USB1_LOOPBACK_CLR"],[73688,"imxrt_ral::usb_analog::USB1_LOOPBACK_CLR::UTMI_TESTSTART"],[73693,"imxrt_ral::usb_analog::USB1_LOOPBACK_SET"],[73694,"imxrt_ral::usb_analog::USB1_LOOPBACK_SET::UTMI_TESTSTART"],[73699,"imxrt_ral::usb_analog::USB1_LOOPBACK_TOG"],[73700,"imxrt_ral::usb_analog::USB1_LOOPBACK_TOG::UTMI_TESTSTART"],[73705,"imxrt_ral::usb_analog::USB1_MISC"],[73708,"imxrt_ral::usb_analog::USB1_MISC::EN_CLK_UTMI"],[73713,"imxrt_ral::usb_analog::USB1_MISC::EN_DEGLITCH"],[73718,"imxrt_ral::usb_analog::USB1_MISC::HS_USE_EXTERNAL_R"],[73723,"imxrt_ral::usb_analog::USB1_MISC_CLR"],[73726,"imxrt_ral::usb_analog::USB1_MISC_CLR::EN_CLK_UTMI"],[73731,"imxrt_ral::usb_analog::USB1_MISC_CLR::EN_DEGLITCH"],[73736,"imxrt_ral::usb_analog::USB1_MISC_CLR::HS_USE_EXTERNAL_R"],[73741,"imxrt_ral::usb_analog::USB1_MISC_SET"],[73744,"imxrt_ral::usb_analog::USB1_MISC_SET::EN_CLK_UTMI"],[73749,"imxrt_ral::usb_analog::USB1_MISC_SET::EN_DEGLITCH"],[73754,"imxrt_ral::usb_analog::USB1_MISC_SET::HS_USE_EXTERNAL_R"],[73759,"imxrt_ral::usb_analog::USB1_MISC_TOG"],[73762,"imxrt_ral::usb_analog::USB1_MISC_TOG::EN_CLK_UTMI"],[73767,"imxrt_ral::usb_analog::USB1_MISC_TOG::EN_DEGLITCH"],[73772,"imxrt_ral::usb_analog::USB1_MISC_TOG::HS_USE_EXTERNAL_R"],[73777,"imxrt_ral::usb_analog::USB1_VBUS_DETECT"],[73781,"imxrt_ral::usb_analog::USB1_VBUS_DETECT::CHARGE_VBUS"],[73786,"imxrt_ral::usb_analog::USB1_VBUS_DETECT::DISCHARGE_VBUS"],[73791,"imxrt_ral::usb_analog::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS"],[73796,"imxrt_ral::usb_analog::USB1_VBUS_DETECT::VBUSVALID_THRESH"],[73801,"imxrt_ral::usb_analog::USB1_VBUS_DETECT::VBUSVALID_THRESH::RW"],[73809,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_CLR"],[73813,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_CLR::CHARGE_VBUS"],[73818,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_CLR::DISCHARGE_VBUS"],[73823,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_CLR::VBUSVALID_PWRUP_CMPS"],[73828,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_CLR::VBUSVALID_THRESH"],[73833,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_CLR::VBUSVALID_THRESH::RW"],[73841,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_SET"],[73845,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_SET::CHARGE_VBUS"],[73850,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_SET::DISCHARGE_VBUS"],[73855,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_SET::VBUSVALID_PWRUP_CMPS"],[73860,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_SET::VBUSVALID_THRESH"],[73865,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_SET::VBUSVALID_THRESH::RW"],[73873,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_STAT"],[73877,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_STAT::AVALID"],[73882,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_STAT::BVALID"],[73887,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_STAT::SESSEND"],[73892,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_STAT::VBUS_VALID"],[73897,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_TOG"],[73901,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_TOG::CHARGE_VBUS"],[73906,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_TOG::DISCHARGE_VBUS"],[73911,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_TOG::VBUSVALID_PWRUP_CMPS"],[73916,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_TOG::VBUSVALID_THRESH"],[73921,"imxrt_ral::usb_analog::USB1_VBUS_DETECT_TOG::VBUSVALID_THRESH::RW"],[73929,"imxrt_ral::usb_analog::USB2_CHRG_DETECT"],[73932,"imxrt_ral::usb_analog::USB2_CHRG_DETECT::CHK_CHRG_B"],[73937,"imxrt_ral::usb_analog::USB2_CHRG_DETECT::CHK_CHRG_B::RW"],[73939,"imxrt_ral::usb_analog::USB2_CHRG_DETECT::CHK_CONTACT"],[73944,"imxrt_ral::usb_analog::USB2_CHRG_DETECT::CHK_CONTACT::RW"],[73946,"imxrt_ral::usb_analog::USB2_CHRG_DETECT::EN_B"],[73951,"imxrt_ral::usb_analog::USB2_CHRG_DETECT::EN_B::RW"],[73953,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_CLR"],[73956,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_CLR::CHK_CHRG_B"],[73961,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_CLR::CHK_CHRG_B::RW"],[73963,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_CLR::CHK_CONTACT"],[73968,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_CLR::CHK_CONTACT::RW"],[73970,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_CLR::EN_B"],[73975,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_CLR::EN_B::RW"],[73977,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_SET"],[73980,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_SET::CHK_CHRG_B"],[73985,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_SET::CHK_CHRG_B::RW"],[73987,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_SET::CHK_CONTACT"],[73992,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_SET::CHK_CONTACT::RW"],[73994,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_SET::EN_B"],[73999,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_SET::EN_B::RW"],[74001,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_STAT"],[74005,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_STAT::CHRG_DETECTED"],[74010,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_STAT::CHRG_DETECTED::RW"],[74012,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_STAT::DM_STATE"],[74017,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_STAT::DP_STATE"],[74022,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_STAT::PLUG_CONTACT"],[74027,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_STAT::PLUG_CONTACT::RW"],[74029,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_TOG"],[74032,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_TOG::CHK_CHRG_B"],[74037,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_TOG::CHK_CHRG_B::RW"],[74039,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_TOG::CHK_CONTACT"],[74044,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_TOG::CHK_CONTACT::RW"],[74046,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_TOG::EN_B"],[74051,"imxrt_ral::usb_analog::USB2_CHRG_DETECT_TOG::EN_B::RW"],[74053,"imxrt_ral::usb_analog::USB2_LOOPBACK"],[74054,"imxrt_ral::usb_analog::USB2_LOOPBACK::UTMI_TESTSTART"],[74059,"imxrt_ral::usb_analog::USB2_LOOPBACK_CLR"],[74060,"imxrt_ral::usb_analog::USB2_LOOPBACK_CLR::UTMI_TESTSTART"],[74065,"imxrt_ral::usb_analog::USB2_LOOPBACK_SET"],[74066,"imxrt_ral::usb_analog::USB2_LOOPBACK_SET::UTMI_TESTSTART"],[74071,"imxrt_ral::usb_analog::USB2_LOOPBACK_TOG"],[74072,"imxrt_ral::usb_analog::USB2_LOOPBACK_TOG::UTMI_TESTSTART"],[74077,"imxrt_ral::usb_analog::USB2_MISC"],[74080,"imxrt_ral::usb_analog::USB2_MISC::EN_CLK_UTMI"],[74085,"imxrt_ral::usb_analog::USB2_MISC::EN_DEGLITCH"],[74090,"imxrt_ral::usb_analog::USB2_MISC::HS_USE_EXTERNAL_R"],[74095,"imxrt_ral::usb_analog::USB2_MISC_CLR"],[74098,"imxrt_ral::usb_analog::USB2_MISC_CLR::EN_CLK_UTMI"],[74103,"imxrt_ral::usb_analog::USB2_MISC_CLR::EN_DEGLITCH"],[74108,"imxrt_ral::usb_analog::USB2_MISC_CLR::HS_USE_EXTERNAL_R"],[74113,"imxrt_ral::usb_analog::USB2_MISC_SET"],[74116,"imxrt_ral::usb_analog::USB2_MISC_SET::EN_CLK_UTMI"],[74121,"imxrt_ral::usb_analog::USB2_MISC_SET::EN_DEGLITCH"],[74126,"imxrt_ral::usb_analog::USB2_MISC_SET::HS_USE_EXTERNAL_R"],[74131,"imxrt_ral::usb_analog::USB2_MISC_TOG"],[74134,"imxrt_ral::usb_analog::USB2_MISC_TOG::EN_CLK_UTMI"],[74139,"imxrt_ral::usb_analog::USB2_MISC_TOG::EN_DEGLITCH"],[74144,"imxrt_ral::usb_analog::USB2_MISC_TOG::HS_USE_EXTERNAL_R"],[74149,"imxrt_ral::usb_analog::USB2_VBUS_DETECT"],[74153,"imxrt_ral::usb_analog::USB2_VBUS_DETECT::CHARGE_VBUS"],[74158,"imxrt_ral::usb_analog::USB2_VBUS_DETECT::DISCHARGE_VBUS"],[74163,"imxrt_ral::usb_analog::USB2_VBUS_DETECT::VBUSVALID_PWRUP_CMPS"],[74168,"imxrt_ral::usb_analog::USB2_VBUS_DETECT::VBUSVALID_THRESH"],[74173,"imxrt_ral::usb_analog::USB2_VBUS_DETECT::VBUSVALID_THRESH::RW"],[74181,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_CLR"],[74185,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_CLR::CHARGE_VBUS"],[74190,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_CLR::DISCHARGE_VBUS"],[74195,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_CLR::VBUSVALID_PWRUP_CMPS"],[74200,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_CLR::VBUSVALID_THRESH"],[74205,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_CLR::VBUSVALID_THRESH::RW"],[74213,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_SET"],[74217,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_SET::CHARGE_VBUS"],[74222,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_SET::DISCHARGE_VBUS"],[74227,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_SET::VBUSVALID_PWRUP_CMPS"],[74232,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_SET::VBUSVALID_THRESH"],[74237,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_SET::VBUSVALID_THRESH::RW"],[74245,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_STAT"],[74249,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_STAT::AVALID"],[74254,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_STAT::BVALID"],[74259,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_STAT::SESSEND"],[74264,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_STAT::VBUS_VALID"],[74269,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_TOG"],[74273,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_TOG::CHARGE_VBUS"],[74278,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_TOG::DISCHARGE_VBUS"],[74283,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_TOG::VBUSVALID_PWRUP_CMPS"],[74288,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_TOG::VBUSVALID_THRESH"],[74293,"imxrt_ral::usb_analog::USB2_VBUS_DETECT_TOG::VBUSVALID_THRESH::RW"],[74301,"imxrt_ral::usbnc"],[74321,"imxrt_ral::usbnc::USB_OTG1_CTRL"],[74331,"imxrt_ral::usbnc::USB_OTG1_CTRL::OVER_CUR_DIS"],[74336,"imxrt_ral::usbnc::USB_OTG1_CTRL::OVER_CUR_DIS::RW"],[74338,"imxrt_ral::usbnc::USB_OTG1_CTRL::OVER_CUR_POL"],[74343,"imxrt_ral::usbnc::USB_OTG1_CTRL::OVER_CUR_POL::RW"],[74345,"imxrt_ral::usbnc::USB_OTG1_CTRL::PWR_POL"],[74350,"imxrt_ral::usbnc::USB_OTG1_CTRL::PWR_POL::RW"],[74352,"imxrt_ral::usbnc::USB_OTG1_CTRL::WIE"],[74357,"imxrt_ral::usbnc::USB_OTG1_CTRL::WIE::RW"],[74359,"imxrt_ral::usbnc::USB_OTG1_CTRL::WIR"],[74364,"imxrt_ral::usbnc::USB_OTG1_CTRL::WIR::RW"],[74366,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_DPDM_EN"],[74371,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_DPDM_EN::RW"],[74373,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_ID_EN"],[74378,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_ID_EN::RW"],[74380,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_SW"],[74385,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_SW::RW"],[74387,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_SW_EN"],[74392,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_SW_EN::RW"],[74394,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_VBUS_EN"],[74399,"imxrt_ral::usbnc::USB_OTG1_CTRL::WKUP_VBUS_EN::RW"],[74401,"imxrt_ral::usbnc::USB_OTG1_PHY_CTRL_0"],[74402,"imxrt_ral::usbnc::USB_OTG1_PHY_CTRL_0::UTMI_CLK_VLD"],[74407,"imxrt_ral::usbnc::USB_OTG1_PHY_CTRL_0::UTMI_CLK_VLD::RW"],[74409,"imxrt_ral::usbphy"],[74479,"imxrt_ral::usbphy::CTRL"],[74509,"imxrt_ral::usbphy::CTRL::CLKGATE"],[74514,"imxrt_ral::usbphy::CTRL::DATA_ON_LRADC"],[74519,"imxrt_ral::usbphy::CTRL::DEVPLUGIN_IRQ"],[74524,"imxrt_ral::usbphy::CTRL::DEVPLUGIN_POLARITY"],[74529,"imxrt_ral::usbphy::CTRL::ENAUTOCLR_CLKGATE"],[74534,"imxrt_ral::usbphy::CTRL::ENAUTOCLR_PHY_PWD"],[74539,"imxrt_ral::usbphy::CTRL::ENAUTO_PWRON_PLL"],[74544,"imxrt_ral::usbphy::CTRL::ENDEVPLUGINDETECT"],[74549,"imxrt_ral::usbphy::CTRL::ENDPDMCHG_WKUP"],[74554,"imxrt_ral::usbphy::CTRL::ENHOSTDISCONDETECT"],[74559,"imxrt_ral::usbphy::CTRL::ENIDCHG_WKUP"],[74564,"imxrt_ral::usbphy::CTRL::ENIRQDEVPLUGIN"],[74569,"imxrt_ral::usbphy::CTRL::ENIRQHOSTDISCON"],[74574,"imxrt_ral::usbphy::CTRL::ENIRQRESUMEDETECT"],[74579,"imxrt_ral::usbphy::CTRL::ENIRQWAKEUP"],[74584,"imxrt_ral::usbphy::CTRL::ENOTGIDDETECT"],[74589,"imxrt_ral::usbphy::CTRL::ENOTG_ID_CHG_IRQ"],[74594,"imxrt_ral::usbphy::CTRL::ENUTMILEVEL2"],[74599,"imxrt_ral::usbphy::CTRL::ENUTMILEVEL3"],[74604,"imxrt_ral::usbphy::CTRL::ENVBUSCHG_WKUP"],[74609,"imxrt_ral::usbphy::CTRL::FSDLL_RST_EN"],[74614,"imxrt_ral::usbphy::CTRL::HOSTDISCONDETECT_IRQ"],[74619,"imxrt_ral::usbphy::CTRL::HOST_FORCE_LS_SE0"],[74624,"imxrt_ral::usbphy::CTRL::OTG_ID_CHG_IRQ"],[74629,"imxrt_ral::usbphy::CTRL::OTG_ID_VALUE"],[74634,"imxrt_ral::usbphy::CTRL::RESUMEIRQSTICKY"],[74639,"imxrt_ral::usbphy::CTRL::RESUME_IRQ"],[74644,"imxrt_ral::usbphy::CTRL::SFTRST"],[74649,"imxrt_ral::usbphy::CTRL::UTMI_SUSPENDM"],[74654,"imxrt_ral::usbphy::CTRL::WAKEUP_IRQ"],[74659,"imxrt_ral::usbphy::CTRL_CLR"],[74689,"imxrt_ral::usbphy::CTRL_CLR::CLKGATE"],[74694,"imxrt_ral::usbphy::CTRL_CLR::DATA_ON_LRADC"],[74699,"imxrt_ral::usbphy::CTRL_CLR::DEVPLUGIN_IRQ"],[74704,"imxrt_ral::usbphy::CTRL_CLR::DEVPLUGIN_POLARITY"],[74709,"imxrt_ral::usbphy::CTRL_CLR::ENAUTOCLR_CLKGATE"],[74714,"imxrt_ral::usbphy::CTRL_CLR::ENAUTOCLR_PHY_PWD"],[74719,"imxrt_ral::usbphy::CTRL_CLR::ENAUTO_PWRON_PLL"],[74724,"imxrt_ral::usbphy::CTRL_CLR::ENDEVPLUGINDETECT"],[74729,"imxrt_ral::usbphy::CTRL_CLR::ENDPDMCHG_WKUP"],[74734,"imxrt_ral::usbphy::CTRL_CLR::ENHOSTDISCONDETECT"],[74739,"imxrt_ral::usbphy::CTRL_CLR::ENIDCHG_WKUP"],[74744,"imxrt_ral::usbphy::CTRL_CLR::ENIRQDEVPLUGIN"],[74749,"imxrt_ral::usbphy::CTRL_CLR::ENIRQHOSTDISCON"],[74754,"imxrt_ral::usbphy::CTRL_CLR::ENIRQRESUMEDETECT"],[74759,"imxrt_ral::usbphy::CTRL_CLR::ENIRQWAKEUP"],[74764,"imxrt_ral::usbphy::CTRL_CLR::ENOTGIDDETECT"],[74769,"imxrt_ral::usbphy::CTRL_CLR::ENOTG_ID_CHG_IRQ"],[74774,"imxrt_ral::usbphy::CTRL_CLR::ENUTMILEVEL2"],[74779,"imxrt_ral::usbphy::CTRL_CLR::ENUTMILEVEL3"],[74784,"imxrt_ral::usbphy::CTRL_CLR::ENVBUSCHG_WKUP"],[74789,"imxrt_ral::usbphy::CTRL_CLR::FSDLL_RST_EN"],[74794,"imxrt_ral::usbphy::CTRL_CLR::HOSTDISCONDETECT_IRQ"],[74799,"imxrt_ral::usbphy::CTRL_CLR::HOST_FORCE_LS_SE0"],[74804,"imxrt_ral::usbphy::CTRL_CLR::OTG_ID_CHG_IRQ"],[74809,"imxrt_ral::usbphy::CTRL_CLR::OTG_ID_VALUE"],[74814,"imxrt_ral::usbphy::CTRL_CLR::RESUMEIRQSTICKY"],[74819,"imxrt_ral::usbphy::CTRL_CLR::RESUME_IRQ"],[74824,"imxrt_ral::usbphy::CTRL_CLR::SFTRST"],[74829,"imxrt_ral::usbphy::CTRL_CLR::UTMI_SUSPENDM"],[74834,"imxrt_ral::usbphy::CTRL_CLR::WAKEUP_IRQ"],[74839,"imxrt_ral::usbphy::CTRL_SET"],[74869,"imxrt_ral::usbphy::CTRL_SET::CLKGATE"],[74874,"imxrt_ral::usbphy::CTRL_SET::DATA_ON_LRADC"],[74879,"imxrt_ral::usbphy::CTRL_SET::DEVPLUGIN_IRQ"],[74884,"imxrt_ral::usbphy::CTRL_SET::DEVPLUGIN_POLARITY"],[74889,"imxrt_ral::usbphy::CTRL_SET::ENAUTOCLR_CLKGATE"],[74894,"imxrt_ral::usbphy::CTRL_SET::ENAUTOCLR_PHY_PWD"],[74899,"imxrt_ral::usbphy::CTRL_SET::ENAUTO_PWRON_PLL"],[74904,"imxrt_ral::usbphy::CTRL_SET::ENDEVPLUGINDETECT"],[74909,"imxrt_ral::usbphy::CTRL_SET::ENDPDMCHG_WKUP"],[74914,"imxrt_ral::usbphy::CTRL_SET::ENHOSTDISCONDETECT"],[74919,"imxrt_ral::usbphy::CTRL_SET::ENIDCHG_WKUP"],[74924,"imxrt_ral::usbphy::CTRL_SET::ENIRQDEVPLUGIN"],[74929,"imxrt_ral::usbphy::CTRL_SET::ENIRQHOSTDISCON"],[74934,"imxrt_ral::usbphy::CTRL_SET::ENIRQRESUMEDETECT"],[74939,"imxrt_ral::usbphy::CTRL_SET::ENIRQWAKEUP"],[74944,"imxrt_ral::usbphy::CTRL_SET::ENOTGIDDETECT"],[74949,"imxrt_ral::usbphy::CTRL_SET::ENOTG_ID_CHG_IRQ"],[74954,"imxrt_ral::usbphy::CTRL_SET::ENUTMILEVEL2"],[74959,"imxrt_ral::usbphy::CTRL_SET::ENUTMILEVEL3"],[74964,"imxrt_ral::usbphy::CTRL_SET::ENVBUSCHG_WKUP"],[74969,"imxrt_ral::usbphy::CTRL_SET::FSDLL_RST_EN"],[74974,"imxrt_ral::usbphy::CTRL_SET::HOSTDISCONDETECT_IRQ"],[74979,"imxrt_ral::usbphy::CTRL_SET::HOST_FORCE_LS_SE0"],[74984,"imxrt_ral::usbphy::CTRL_SET::OTG_ID_CHG_IRQ"],[74989,"imxrt_ral::usbphy::CTRL_SET::OTG_ID_VALUE"],[74994,"imxrt_ral::usbphy::CTRL_SET::RESUMEIRQSTICKY"],[74999,"imxrt_ral::usbphy::CTRL_SET::RESUME_IRQ"],[75004,"imxrt_ral::usbphy::CTRL_SET::SFTRST"],[75009,"imxrt_ral::usbphy::CTRL_SET::UTMI_SUSPENDM"],[75014,"imxrt_ral::usbphy::CTRL_SET::WAKEUP_IRQ"],[75019,"imxrt_ral::usbphy::CTRL_TOG"],[75049,"imxrt_ral::usbphy::CTRL_TOG::CLKGATE"],[75054,"imxrt_ral::usbphy::CTRL_TOG::DATA_ON_LRADC"],[75059,"imxrt_ral::usbphy::CTRL_TOG::DEVPLUGIN_IRQ"],[75064,"imxrt_ral::usbphy::CTRL_TOG::DEVPLUGIN_POLARITY"],[75069,"imxrt_ral::usbphy::CTRL_TOG::ENAUTOCLR_CLKGATE"],[75074,"imxrt_ral::usbphy::CTRL_TOG::ENAUTOCLR_PHY_PWD"],[75079,"imxrt_ral::usbphy::CTRL_TOG::ENAUTO_PWRON_PLL"],[75084,"imxrt_ral::usbphy::CTRL_TOG::ENDEVPLUGINDETECT"],[75089,"imxrt_ral::usbphy::CTRL_TOG::ENDPDMCHG_WKUP"],[75094,"imxrt_ral::usbphy::CTRL_TOG::ENHOSTDISCONDETECT"],[75099,"imxrt_ral::usbphy::CTRL_TOG::ENIDCHG_WKUP"],[75104,"imxrt_ral::usbphy::CTRL_TOG::ENIRQDEVPLUGIN"],[75109,"imxrt_ral::usbphy::CTRL_TOG::ENIRQHOSTDISCON"],[75114,"imxrt_ral::usbphy::CTRL_TOG::ENIRQRESUMEDETECT"],[75119,"imxrt_ral::usbphy::CTRL_TOG::ENIRQWAKEUP"],[75124,"imxrt_ral::usbphy::CTRL_TOG::ENOTGIDDETECT"],[75129,"imxrt_ral::usbphy::CTRL_TOG::ENOTG_ID_CHG_IRQ"],[75134,"imxrt_ral::usbphy::CTRL_TOG::ENUTMILEVEL2"],[75139,"imxrt_ral::usbphy::CTRL_TOG::ENUTMILEVEL3"],[75144,"imxrt_ral::usbphy::CTRL_TOG::ENVBUSCHG_WKUP"],[75149,"imxrt_ral::usbphy::CTRL_TOG::FSDLL_RST_EN"],[75154,"imxrt_ral::usbphy::CTRL_TOG::HOSTDISCONDETECT_IRQ"],[75159,"imxrt_ral::usbphy::CTRL_TOG::HOST_FORCE_LS_SE0"],[75164,"imxrt_ral::usbphy::CTRL_TOG::OTG_ID_CHG_IRQ"],[75169,"imxrt_ral::usbphy::CTRL_TOG::OTG_ID_VALUE"],[75174,"imxrt_ral::usbphy::CTRL_TOG::RESUMEIRQSTICKY"],[75179,"imxrt_ral::usbphy::CTRL_TOG::RESUME_IRQ"],[75184,"imxrt_ral::usbphy::CTRL_TOG::SFTRST"],[75189,"imxrt_ral::usbphy::CTRL_TOG::UTMI_SUSPENDM"],[75194,"imxrt_ral::usbphy::CTRL_TOG::WAKEUP_IRQ"],[75199,"imxrt_ral::usbphy::DEBUG"],[75210,"imxrt_ral::usbphy::DEBUG0_STATUS"],[75213,"imxrt_ral::usbphy::DEBUG0_STATUS::LOOP_BACK_FAIL_COUNT"],[75218,"imxrt_ral::usbphy::DEBUG0_STATUS::SQUELCH_COUNT"],[75223,"imxrt_ral::usbphy::DEBUG0_STATUS::UTMI_RXERROR_FAIL_COUNT"],[75228,"imxrt_ral::usbphy::DEBUG1"],[75229,"imxrt_ral::usbphy::DEBUG1::ENTAILADJVD"],[75234,"imxrt_ral::usbphy::DEBUG1_CLR"],[75235,"imxrt_ral::usbphy::DEBUG1_CLR::ENTAILADJVD"],[75240,"imxrt_ral::usbphy::DEBUG1_SET"],[75241,"imxrt_ral::usbphy::DEBUG1_SET::ENTAILADJVD"],[75246,"imxrt_ral::usbphy::DEBUG1_TOG"],[75247,"imxrt_ral::usbphy::DEBUG1_TOG::ENTAILADJVD"],[75252,"imxrt_ral::usbphy::DEBUG::CLKGATE"],[75257,"imxrt_ral::usbphy::DEBUG::DEBUG_INTERFACE_HOLD"],[75262,"imxrt_ral::usbphy::DEBUG::ENHSTPULLDOWN"],[75267,"imxrt_ral::usbphy::DEBUG::ENSQUELCHRESET"],[75272,"imxrt_ral::usbphy::DEBUG::ENTX2RXCOUNT"],[75277,"imxrt_ral::usbphy::DEBUG::HOST_RESUME_DEBUG"],[75282,"imxrt_ral::usbphy::DEBUG::HSTPULLDOWN"],[75287,"imxrt_ral::usbphy::DEBUG::OTGIDPIOLOCK"],[75292,"imxrt_ral::usbphy::DEBUG::SQUELCHRESETCOUNT"],[75297,"imxrt_ral::usbphy::DEBUG::SQUELCHRESETLENGTH"],[75302,"imxrt_ral::usbphy::DEBUG::TX2RXCOUNT"],[75307,"imxrt_ral::usbphy::DEBUG_CLR"],[75318,"imxrt_ral::usbphy::DEBUG_CLR::CLKGATE"],[75323,"imxrt_ral::usbphy::DEBUG_CLR::DEBUG_INTERFACE_HOLD"],[75328,"imxrt_ral::usbphy::DEBUG_CLR::ENHSTPULLDOWN"],[75333,"imxrt_ral::usbphy::DEBUG_CLR::ENSQUELCHRESET"],[75338,"imxrt_ral::usbphy::DEBUG_CLR::ENTX2RXCOUNT"],[75343,"imxrt_ral::usbphy::DEBUG_CLR::HOST_RESUME_DEBUG"],[75348,"imxrt_ral::usbphy::DEBUG_CLR::HSTPULLDOWN"],[75353,"imxrt_ral::usbphy::DEBUG_CLR::OTGIDPIOLOCK"],[75358,"imxrt_ral::usbphy::DEBUG_CLR::SQUELCHRESETCOUNT"],[75363,"imxrt_ral::usbphy::DEBUG_CLR::SQUELCHRESETLENGTH"],[75368,"imxrt_ral::usbphy::DEBUG_CLR::TX2RXCOUNT"],[75373,"imxrt_ral::usbphy::DEBUG_SET"],[75384,"imxrt_ral::usbphy::DEBUG_SET::CLKGATE"],[75389,"imxrt_ral::usbphy::DEBUG_SET::DEBUG_INTERFACE_HOLD"],[75394,"imxrt_ral::usbphy::DEBUG_SET::ENHSTPULLDOWN"],[75399,"imxrt_ral::usbphy::DEBUG_SET::ENSQUELCHRESET"],[75404,"imxrt_ral::usbphy::DEBUG_SET::ENTX2RXCOUNT"],[75409,"imxrt_ral::usbphy::DEBUG_SET::HOST_RESUME_DEBUG"],[75414,"imxrt_ral::usbphy::DEBUG_SET::HSTPULLDOWN"],[75419,"imxrt_ral::usbphy::DEBUG_SET::OTGIDPIOLOCK"],[75424,"imxrt_ral::usbphy::DEBUG_SET::SQUELCHRESETCOUNT"],[75429,"imxrt_ral::usbphy::DEBUG_SET::SQUELCHRESETLENGTH"],[75434,"imxrt_ral::usbphy::DEBUG_SET::TX2RXCOUNT"],[75439,"imxrt_ral::usbphy::DEBUG_TOG"],[75450,"imxrt_ral::usbphy::DEBUG_TOG::CLKGATE"],[75455,"imxrt_ral::usbphy::DEBUG_TOG::DEBUG_INTERFACE_HOLD"],[75460,"imxrt_ral::usbphy::DEBUG_TOG::ENHSTPULLDOWN"],[75465,"imxrt_ral::usbphy::DEBUG_TOG::ENSQUELCHRESET"],[75470,"imxrt_ral::usbphy::DEBUG_TOG::ENTX2RXCOUNT"],[75475,"imxrt_ral::usbphy::DEBUG_TOG::HOST_RESUME_DEBUG"],[75480,"imxrt_ral::usbphy::DEBUG_TOG::HSTPULLDOWN"],[75485,"imxrt_ral::usbphy::DEBUG_TOG::OTGIDPIOLOCK"],[75490,"imxrt_ral::usbphy::DEBUG_TOG::SQUELCHRESETCOUNT"],[75495,"imxrt_ral::usbphy::DEBUG_TOG::SQUELCHRESETLENGTH"],[75500,"imxrt_ral::usbphy::DEBUG_TOG::TX2RXCOUNT"],[75505,"imxrt_ral::usbphy::PWD"],[75512,"imxrt_ral::usbphy::PWD::RXPWD1PT1"],[75517,"imxrt_ral::usbphy::PWD::RXPWDDIFF"],[75522,"imxrt_ral::usbphy::PWD::RXPWDENV"],[75527,"imxrt_ral::usbphy::PWD::RXPWDRX"],[75532,"imxrt_ral::usbphy::PWD::TXPWDFS"],[75537,"imxrt_ral::usbphy::PWD::TXPWDIBIAS"],[75542,"imxrt_ral::usbphy::PWD::TXPWDV2I"],[75547,"imxrt_ral::usbphy::PWD_CLR"],[75554,"imxrt_ral::usbphy::PWD_CLR::RXPWD1PT1"],[75559,"imxrt_ral::usbphy::PWD_CLR::RXPWDDIFF"],[75564,"imxrt_ral::usbphy::PWD_CLR::RXPWDENV"],[75569,"imxrt_ral::usbphy::PWD_CLR::RXPWDRX"],[75574,"imxrt_ral::usbphy::PWD_CLR::TXPWDFS"],[75579,"imxrt_ral::usbphy::PWD_CLR::TXPWDIBIAS"],[75584,"imxrt_ral::usbphy::PWD_CLR::TXPWDV2I"],[75589,"imxrt_ral::usbphy::PWD_SET"],[75596,"imxrt_ral::usbphy::PWD_SET::RXPWD1PT1"],[75601,"imxrt_ral::usbphy::PWD_SET::RXPWDDIFF"],[75606,"imxrt_ral::usbphy::PWD_SET::RXPWDENV"],[75611,"imxrt_ral::usbphy::PWD_SET::RXPWDRX"],[75616,"imxrt_ral::usbphy::PWD_SET::TXPWDFS"],[75621,"imxrt_ral::usbphy::PWD_SET::TXPWDIBIAS"],[75626,"imxrt_ral::usbphy::PWD_SET::TXPWDV2I"],[75631,"imxrt_ral::usbphy::PWD_TOG"],[75638,"imxrt_ral::usbphy::PWD_TOG::RXPWD1PT1"],[75643,"imxrt_ral::usbphy::PWD_TOG::RXPWDDIFF"],[75648,"imxrt_ral::usbphy::PWD_TOG::RXPWDENV"],[75653,"imxrt_ral::usbphy::PWD_TOG::RXPWDRX"],[75658,"imxrt_ral::usbphy::PWD_TOG::TXPWDFS"],[75663,"imxrt_ral::usbphy::PWD_TOG::TXPWDIBIAS"],[75668,"imxrt_ral::usbphy::PWD_TOG::TXPWDV2I"],[75673,"imxrt_ral::usbphy::RX"],[75676,"imxrt_ral::usbphy::RX::DISCONADJ"],[75681,"imxrt_ral::usbphy::RX::ENVADJ"],[75686,"imxrt_ral::usbphy::RX::RXDBYPASS"],[75691,"imxrt_ral::usbphy::RX_CLR"],[75694,"imxrt_ral::usbphy::RX_CLR::DISCONADJ"],[75699,"imxrt_ral::usbphy::RX_CLR::ENVADJ"],[75704,"imxrt_ral::usbphy::RX_CLR::RXDBYPASS"],[75709,"imxrt_ral::usbphy::RX_SET"],[75712,"imxrt_ral::usbphy::RX_SET::DISCONADJ"],[75717,"imxrt_ral::usbphy::RX_SET::ENVADJ"],[75722,"imxrt_ral::usbphy::RX_SET::RXDBYPASS"],[75727,"imxrt_ral::usbphy::RX_TOG"],[75730,"imxrt_ral::usbphy::RX_TOG::DISCONADJ"],[75735,"imxrt_ral::usbphy::RX_TOG::ENVADJ"],[75740,"imxrt_ral::usbphy::RX_TOG::RXDBYPASS"],[75745,"imxrt_ral::usbphy::STATUS"],[75749,"imxrt_ral::usbphy::STATUS::DEVPLUGIN_STATUS"],[75754,"imxrt_ral::usbphy::STATUS::HOSTDISCONDETECT_STATUS"],[75759,"imxrt_ral::usbphy::STATUS::OTGID_STATUS"],[75764,"imxrt_ral::usbphy::STATUS::RESUME_STATUS"],[75769,"imxrt_ral::usbphy::TX"],[75773,"imxrt_ral::usbphy::TX::D_CAL"],[75778,"imxrt_ral::usbphy::TX::TXCAL45DN"],[75783,"imxrt_ral::usbphy::TX::TXCAL45DP"],[75788,"imxrt_ral::usbphy::TX::USBPHY_TX_EDGECTRL"],[75793,"imxrt_ral::usbphy::TX_CLR"],[75797,"imxrt_ral::usbphy::TX_CLR::D_CAL"],[75802,"imxrt_ral::usbphy::TX_CLR::TXCAL45DN"],[75807,"imxrt_ral::usbphy::TX_CLR::TXCAL45DP"],[75812,"imxrt_ral::usbphy::TX_CLR::USBPHY_TX_EDGECTRL"],[75817,"imxrt_ral::usbphy::TX_SET"],[75821,"imxrt_ral::usbphy::TX_SET::D_CAL"],[75826,"imxrt_ral::usbphy::TX_SET::TXCAL45DN"],[75831,"imxrt_ral::usbphy::TX_SET::TXCAL45DP"],[75836,"imxrt_ral::usbphy::TX_SET::USBPHY_TX_EDGECTRL"],[75841,"imxrt_ral::usbphy::TX_TOG"],[75845,"imxrt_ral::usbphy::TX_TOG::D_CAL"],[75850,"imxrt_ral::usbphy::TX_TOG::TXCAL45DN"],[75855,"imxrt_ral::usbphy::TX_TOG::TXCAL45DP"],[75860,"imxrt_ral::usbphy::TX_TOG::USBPHY_TX_EDGECTRL"],[75865,"imxrt_ral::usbphy::VERSION"],[75868,"imxrt_ral::usbphy::VERSION::MAJOR"],[75873,"imxrt_ral::usbphy::VERSION::MINOR"],[75878,"imxrt_ral::usbphy::VERSION::STEP"],[75883,"imxrt_ral::usdhc"],[75957,"imxrt_ral::usdhc::ADMA_ERR_STATUS"],[75960,"imxrt_ral::usdhc::ADMA_ERR_STATUS::ADMADCE"],[75965,"imxrt_ral::usdhc::ADMA_ERR_STATUS::ADMADCE::RW"],[75967,"imxrt_ral::usdhc::ADMA_ERR_STATUS::ADMAES"],[75972,"imxrt_ral::usdhc::ADMA_ERR_STATUS::ADMALME"],[75977,"imxrt_ral::usdhc::ADMA_ERR_STATUS::ADMALME::RW"],[75979,"imxrt_ral::usdhc::ADMA_SYS_ADDR"],[75980,"imxrt_ral::usdhc::ADMA_SYS_ADDR::ADS_ADDR"],[75985,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS"],[75993,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12CE"],[75998,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12CE::RW"],[76000,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12EBE"],[76005,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12EBE::RW"],[76007,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12IE"],[76012,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12IE::RW"],[76014,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12NE"],[76019,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12NE::RW"],[76021,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12TOE"],[76026,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::AC12TOE::RW"],[76028,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::CNIBAC12E"],[76033,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::CNIBAC12E::RW"],[76035,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::EXECUTE_TUNING"],[76040,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::SMP_CLK_SEL"],[76045,"imxrt_ral::usdhc::AUTOCMD12_ERR_STATUS::SMP_CLK_SEL::RW"],[76047,"imxrt_ral::usdhc::BLK_ATT"],[76049,"imxrt_ral::usdhc::BLK_ATT::BLKCNT"],[76054,"imxrt_ral::usdhc::BLK_ATT::BLKCNT::RW"],[76058,"imxrt_ral::usdhc::BLK_ATT::BLKSIZE"],[76063,"imxrt_ral::usdhc::BLK_ATT::BLKSIZE::RW"],[76072,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS"],[76080,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::DLY_CELL_SET_OUT"],[76085,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::DLY_CELL_SET_POST"],[76090,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::DLY_CELL_SET_PRE"],[76095,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::NXT_ERR"],[76100,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::PRE_ERR"],[76105,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::TAP_SEL_OUT"],[76110,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::TAP_SEL_POST"],[76115,"imxrt_ral::usdhc::CLK_TUNE_CTRL_STATUS::TAP_SEL_PRE"],[76120,"imxrt_ral::usdhc::CMD_ARG"],[76121,"imxrt_ral::usdhc::CMD_ARG::CMDARG"],[76126,"imxrt_ral::usdhc::CMD_RSP0"],[76127,"imxrt_ral::usdhc::CMD_RSP0::CMDRSP0"],[76132,"imxrt_ral::usdhc::CMD_RSP1"],[76133,"imxrt_ral::usdhc::CMD_RSP1::CMDRSP1"],[76138,"imxrt_ral::usdhc::CMD_RSP2"],[76139,"imxrt_ral::usdhc::CMD_RSP2::CMDRSP2"],[76144,"imxrt_ral::usdhc::CMD_RSP3"],[76145,"imxrt_ral::usdhc::CMD_RSP3::CMDRSP3"],[76150,"imxrt_ral::usdhc::CMD_XFR_TYP"],[76156,"imxrt_ral::usdhc::CMD_XFR_TYP::CCCEN"],[76161,"imxrt_ral::usdhc::CMD_XFR_TYP::CCCEN::RW"],[76163,"imxrt_ral::usdhc::CMD_XFR_TYP::CICEN"],[76168,"imxrt_ral::usdhc::CMD_XFR_TYP::CICEN::RW"],[76170,"imxrt_ral::usdhc::CMD_XFR_TYP::CMDINX"],[76175,"imxrt_ral::usdhc::CMD_XFR_TYP::CMDTYP"],[76180,"imxrt_ral::usdhc::CMD_XFR_TYP::CMDTYP::RW"],[76184,"imxrt_ral::usdhc::CMD_XFR_TYP::DPSEL"],[76189,"imxrt_ral::usdhc::CMD_XFR_TYP::DPSEL::RW"],[76191,"imxrt_ral::usdhc::CMD_XFR_TYP::RSPTYP"],[76196,"imxrt_ral::usdhc::CMD_XFR_TYP::RSPTYP::RW"],[76200,"imxrt_ral::usdhc::DATA_BUFF_ACC_PORT"],[76201,"imxrt_ral::usdhc::DATA_BUFF_ACC_PORT::DATCONT"],[76206,"imxrt_ral::usdhc::DLL_CTRL"],[76216,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_ENABLE"],[76221,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_GATE_UPDATE"],[76226,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_REF_UPDATE_INT"],[76231,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_RESET"],[76236,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_SLV_DLY_TARGET0"],[76241,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_SLV_DLY_TARGET1"],[76246,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_SLV_FORCE_UPD"],[76251,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_SLV_OVERRIDE"],[76256,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_SLV_OVERRIDE_VAL"],[76261,"imxrt_ral::usdhc::DLL_CTRL::DLL_CTRL_SLV_UPDATE_INT"],[76266,"imxrt_ral::usdhc::DLL_STATUS"],[76270,"imxrt_ral::usdhc::DLL_STATUS::DLL_STS_REF_LOCK"],[76275,"imxrt_ral::usdhc::DLL_STATUS::DLL_STS_REF_SEL"],[76280,"imxrt_ral::usdhc::DLL_STATUS::DLL_STS_SLV_LOCK"],[76285,"imxrt_ral::usdhc::DLL_STATUS::DLL_STS_SLV_SEL"],[76290,"imxrt_ral::usdhc::DS_ADDR"],[76291,"imxrt_ral::usdhc::DS_ADDR::DS_ADDR"],[76296,"imxrt_ral::usdhc::FORCE_EVENT"],[76313,"imxrt_ral::usdhc::FORCE_EVENT::FEVTAC12CE"],[76318,"imxrt_ral::usdhc::FORCE_EVENT::FEVTAC12E"],[76323,"imxrt_ral::usdhc::FORCE_EVENT::FEVTAC12EBE"],[76328,"imxrt_ral::usdhc::FORCE_EVENT::FEVTAC12IE"],[76333,"imxrt_ral::usdhc::FORCE_EVENT::FEVTAC12NE"],[76338,"imxrt_ral::usdhc::FORCE_EVENT::FEVTAC12TOE"],[76343,"imxrt_ral::usdhc::FORCE_EVENT::FEVTCCE"],[76348,"imxrt_ral::usdhc::FORCE_EVENT::FEVTCEBE"],[76353,"imxrt_ral::usdhc::FORCE_EVENT::FEVTCIE"],[76358,"imxrt_ral::usdhc::FORCE_EVENT::FEVTCINT"],[76363,"imxrt_ral::usdhc::FORCE_EVENT::FEVTCNIBAC12E"],[76368,"imxrt_ral::usdhc::FORCE_EVENT::FEVTCTOE"],[76373,"imxrt_ral::usdhc::FORCE_EVENT::FEVTDCE"],[76378,"imxrt_ral::usdhc::FORCE_EVENT::FEVTDEBE"],[76383,"imxrt_ral::usdhc::FORCE_EVENT::FEVTDMAE"],[76388,"imxrt_ral::usdhc::FORCE_EVENT::FEVTDTOE"],[76393,"imxrt_ral::usdhc::FORCE_EVENT::FEVTTNE"],[76398,"imxrt_ral::usdhc::HOST_CTRL_CAP"],[76412,"imxrt_ral::usdhc::HOST_CTRL_CAP::ADMAS"],[76417,"imxrt_ral::usdhc::HOST_CTRL_CAP::ADMAS::RW"],[76419,"imxrt_ral::usdhc::HOST_CTRL_CAP::DDR50_SUPPORT"],[76424,"imxrt_ral::usdhc::HOST_CTRL_CAP::DMAS"],[76429,"imxrt_ral::usdhc::HOST_CTRL_CAP::DMAS::RW"],[76431,"imxrt_ral::usdhc::HOST_CTRL_CAP::HSS"],[76436,"imxrt_ral::usdhc::HOST_CTRL_CAP::HSS::RW"],[76438,"imxrt_ral::usdhc::HOST_CTRL_CAP::MBL"],[76443,"imxrt_ral::usdhc::HOST_CTRL_CAP::MBL::RW"],[76447,"imxrt_ral::usdhc::HOST_CTRL_CAP::RETUNING_MODE"],[76452,"imxrt_ral::usdhc::HOST_CTRL_CAP::RETUNING_MODE::RW"],[76455,"imxrt_ral::usdhc::HOST_CTRL_CAP::SDR104_SUPPORT"],[76460,"imxrt_ral::usdhc::HOST_CTRL_CAP::SDR50_SUPPORT"],[76465,"imxrt_ral::usdhc::HOST_CTRL_CAP::SRS"],[76470,"imxrt_ral::usdhc::HOST_CTRL_CAP::SRS::RW"],[76472,"imxrt_ral::usdhc::HOST_CTRL_CAP::TIME_COUNT_RETUNING"],[76477,"imxrt_ral::usdhc::HOST_CTRL_CAP::USE_TUNING_SDR50"],[76482,"imxrt_ral::usdhc::HOST_CTRL_CAP::USE_TUNING_SDR50::RW"],[76484,"imxrt_ral::usdhc::HOST_CTRL_CAP::VS18"],[76489,"imxrt_ral::usdhc::HOST_CTRL_CAP::VS18::RW"],[76491,"imxrt_ral::usdhc::HOST_CTRL_CAP::VS30"],[76496,"imxrt_ral::usdhc::HOST_CTRL_CAP::VS30::RW"],[76498,"imxrt_ral::usdhc::HOST_CTRL_CAP::VS33"],[76503,"imxrt_ral::usdhc::HOST_CTRL_CAP::VS33::RW"],[76505,"imxrt_ral::usdhc::INT_SIGNAL_EN"],[76526,"imxrt_ral::usdhc::INT_SIGNAL_EN::AC12EIEN"],[76531,"imxrt_ral::usdhc::INT_SIGNAL_EN::AC12EIEN::RW"],[76533,"imxrt_ral::usdhc::INT_SIGNAL_EN::BGEIEN"],[76538,"imxrt_ral::usdhc::INT_SIGNAL_EN::BGEIEN::RW"],[76540,"imxrt_ral::usdhc::INT_SIGNAL_EN::BRRIEN"],[76545,"imxrt_ral::usdhc::INT_SIGNAL_EN::BRRIEN::RW"],[76547,"imxrt_ral::usdhc::INT_SIGNAL_EN::BWRIEN"],[76552,"imxrt_ral::usdhc::INT_SIGNAL_EN::BWRIEN::RW"],[76554,"imxrt_ral::usdhc::INT_SIGNAL_EN::CCEIEN"],[76559,"imxrt_ral::usdhc::INT_SIGNAL_EN::CCEIEN::RW"],[76561,"imxrt_ral::usdhc::INT_SIGNAL_EN::CCIEN"],[76566,"imxrt_ral::usdhc::INT_SIGNAL_EN::CCIEN::RW"],[76568,"imxrt_ral::usdhc::INT_SIGNAL_EN::CEBEIEN"],[76573,"imxrt_ral::usdhc::INT_SIGNAL_EN::CEBEIEN::RW"],[76575,"imxrt_ral::usdhc::INT_SIGNAL_EN::CIEIEN"],[76580,"imxrt_ral::usdhc::INT_SIGNAL_EN::CIEIEN::RW"],[76582,"imxrt_ral::usdhc::INT_SIGNAL_EN::CINSIEN"],[76587,"imxrt_ral::usdhc::INT_SIGNAL_EN::CINSIEN::RW"],[76589,"imxrt_ral::usdhc::INT_SIGNAL_EN::CINTIEN"],[76594,"imxrt_ral::usdhc::INT_SIGNAL_EN::CINTIEN::RW"],[76596,"imxrt_ral::usdhc::INT_SIGNAL_EN::CRMIEN"],[76601,"imxrt_ral::usdhc::INT_SIGNAL_EN::CRMIEN::RW"],[76603,"imxrt_ral::usdhc::INT_SIGNAL_EN::CTOEIEN"],[76608,"imxrt_ral::usdhc::INT_SIGNAL_EN::CTOEIEN::RW"],[76610,"imxrt_ral::usdhc::INT_SIGNAL_EN::DCEIEN"],[76615,"imxrt_ral::usdhc::INT_SIGNAL_EN::DCEIEN::RW"],[76617,"imxrt_ral::usdhc::INT_SIGNAL_EN::DEBEIEN"],[76622,"imxrt_ral::usdhc::INT_SIGNAL_EN::DEBEIEN::RW"],[76624,"imxrt_ral::usdhc::INT_SIGNAL_EN::DINTIEN"],[76629,"imxrt_ral::usdhc::INT_SIGNAL_EN::DINTIEN::RW"],[76631,"imxrt_ral::usdhc::INT_SIGNAL_EN::DMAEIEN"],[76636,"imxrt_ral::usdhc::INT_SIGNAL_EN::DMAEIEN::RW"],[76638,"imxrt_ral::usdhc::INT_SIGNAL_EN::DTOEIEN"],[76643,"imxrt_ral::usdhc::INT_SIGNAL_EN::DTOEIEN::RW"],[76645,"imxrt_ral::usdhc::INT_SIGNAL_EN::RTEIEN"],[76650,"imxrt_ral::usdhc::INT_SIGNAL_EN::RTEIEN::RW"],[76652,"imxrt_ral::usdhc::INT_SIGNAL_EN::TCIEN"],[76657,"imxrt_ral::usdhc::INT_SIGNAL_EN::TCIEN::RW"],[76659,"imxrt_ral::usdhc::INT_SIGNAL_EN::TNEIEN"],[76664,"imxrt_ral::usdhc::INT_SIGNAL_EN::TNEIEN::RW"],[76666,"imxrt_ral::usdhc::INT_SIGNAL_EN::TPIEN"],[76671,"imxrt_ral::usdhc::INT_SIGNAL_EN::TPIEN::RW"],[76673,"imxrt_ral::usdhc::INT_STATUS"],[76694,"imxrt_ral::usdhc::INT_STATUS::AC12E"],[76699,"imxrt_ral::usdhc::INT_STATUS::AC12E::RW"],[76701,"imxrt_ral::usdhc::INT_STATUS::BGE"],[76706,"imxrt_ral::usdhc::INT_STATUS::BGE::RW"],[76708,"imxrt_ral::usdhc::INT_STATUS::BRR"],[76713,"imxrt_ral::usdhc::INT_STATUS::BRR::RW"],[76715,"imxrt_ral::usdhc::INT_STATUS::BWR"],[76720,"imxrt_ral::usdhc::INT_STATUS::BWR::RW"],[76722,"imxrt_ral::usdhc::INT_STATUS::CC"],[76727,"imxrt_ral::usdhc::INT_STATUS::CC::RW"],[76729,"imxrt_ral::usdhc::INT_STATUS::CCE"],[76734,"imxrt_ral::usdhc::INT_STATUS::CCE::RW"],[76736,"imxrt_ral::usdhc::INT_STATUS::CEBE"],[76741,"imxrt_ral::usdhc::INT_STATUS::CEBE::RW"],[76743,"imxrt_ral::usdhc::INT_STATUS::CIE"],[76748,"imxrt_ral::usdhc::INT_STATUS::CIE::RW"],[76750,"imxrt_ral::usdhc::INT_STATUS::CINS"],[76755,"imxrt_ral::usdhc::INT_STATUS::CINS::RW"],[76757,"imxrt_ral::usdhc::INT_STATUS::CINT"],[76762,"imxrt_ral::usdhc::INT_STATUS::CINT::RW"],[76764,"imxrt_ral::usdhc::INT_STATUS::CRM"],[76769,"imxrt_ral::usdhc::INT_STATUS::CRM::RW"],[76771,"imxrt_ral::usdhc::INT_STATUS::CTOE"],[76776,"imxrt_ral::usdhc::INT_STATUS::CTOE::RW"],[76778,"imxrt_ral::usdhc::INT_STATUS::DCE"],[76783,"imxrt_ral::usdhc::INT_STATUS::DCE::RW"],[76785,"imxrt_ral::usdhc::INT_STATUS::DEBE"],[76790,"imxrt_ral::usdhc::INT_STATUS::DEBE::RW"],[76792,"imxrt_ral::usdhc::INT_STATUS::DINT"],[76797,"imxrt_ral::usdhc::INT_STATUS::DINT::RW"],[76799,"imxrt_ral::usdhc::INT_STATUS::DMAE"],[76804,"imxrt_ral::usdhc::INT_STATUS::DMAE::RW"],[76806,"imxrt_ral::usdhc::INT_STATUS::DTOE"],[76811,"imxrt_ral::usdhc::INT_STATUS::DTOE::RW"],[76813,"imxrt_ral::usdhc::INT_STATUS::RTE"],[76818,"imxrt_ral::usdhc::INT_STATUS::RTE::RW"],[76820,"imxrt_ral::usdhc::INT_STATUS::TC"],[76825,"imxrt_ral::usdhc::INT_STATUS::TC::RW"],[76827,"imxrt_ral::usdhc::INT_STATUS::TNE"],[76832,"imxrt_ral::usdhc::INT_STATUS::TP"],[76837,"imxrt_ral::usdhc::INT_STATUS_EN"],[76858,"imxrt_ral::usdhc::INT_STATUS_EN::AC12ESEN"],[76863,"imxrt_ral::usdhc::INT_STATUS_EN::AC12ESEN::RW"],[76865,"imxrt_ral::usdhc::INT_STATUS_EN::BGESEN"],[76870,"imxrt_ral::usdhc::INT_STATUS_EN::BGESEN::RW"],[76872,"imxrt_ral::usdhc::INT_STATUS_EN::BRRSEN"],[76877,"imxrt_ral::usdhc::INT_STATUS_EN::BRRSEN::RW"],[76879,"imxrt_ral::usdhc::INT_STATUS_EN::BWRSEN"],[76884,"imxrt_ral::usdhc::INT_STATUS_EN::BWRSEN::RW"],[76886,"imxrt_ral::usdhc::INT_STATUS_EN::CCESEN"],[76891,"imxrt_ral::usdhc::INT_STATUS_EN::CCESEN::RW"],[76893,"imxrt_ral::usdhc::INT_STATUS_EN::CCSEN"],[76898,"imxrt_ral::usdhc::INT_STATUS_EN::CCSEN::RW"],[76900,"imxrt_ral::usdhc::INT_STATUS_EN::CEBESEN"],[76905,"imxrt_ral::usdhc::INT_STATUS_EN::CEBESEN::RW"],[76907,"imxrt_ral::usdhc::INT_STATUS_EN::CIESEN"],[76912,"imxrt_ral::usdhc::INT_STATUS_EN::CIESEN::RW"],[76914,"imxrt_ral::usdhc::INT_STATUS_EN::CINSSEN"],[76919,"imxrt_ral::usdhc::INT_STATUS_EN::CINSSEN::RW"],[76921,"imxrt_ral::usdhc::INT_STATUS_EN::CINTSEN"],[76926,"imxrt_ral::usdhc::INT_STATUS_EN::CINTSEN::RW"],[76928,"imxrt_ral::usdhc::INT_STATUS_EN::CRMSEN"],[76933,"imxrt_ral::usdhc::INT_STATUS_EN::CRMSEN::RW"],[76935,"imxrt_ral::usdhc::INT_STATUS_EN::CTOESEN"],[76940,"imxrt_ral::usdhc::INT_STATUS_EN::CTOESEN::RW"],[76942,"imxrt_ral::usdhc::INT_STATUS_EN::DCESEN"],[76947,"imxrt_ral::usdhc::INT_STATUS_EN::DCESEN::RW"],[76949,"imxrt_ral::usdhc::INT_STATUS_EN::DEBESEN"],[76954,"imxrt_ral::usdhc::INT_STATUS_EN::DEBESEN::RW"],[76956,"imxrt_ral::usdhc::INT_STATUS_EN::DINTSEN"],[76961,"imxrt_ral::usdhc::INT_STATUS_EN::DINTSEN::RW"],[76963,"imxrt_ral::usdhc::INT_STATUS_EN::DMAESEN"],[76968,"imxrt_ral::usdhc::INT_STATUS_EN::DMAESEN::RW"],[76970,"imxrt_ral::usdhc::INT_STATUS_EN::DTOESEN"],[76975,"imxrt_ral::usdhc::INT_STATUS_EN::DTOESEN::RW"],[76977,"imxrt_ral::usdhc::INT_STATUS_EN::RTESEN"],[76982,"imxrt_ral::usdhc::INT_STATUS_EN::RTESEN::RW"],[76984,"imxrt_ral::usdhc::INT_STATUS_EN::TCSEN"],[76989,"imxrt_ral::usdhc::INT_STATUS_EN::TCSEN::RW"],[76991,"imxrt_ral::usdhc::INT_STATUS_EN::TNESEN"],[76996,"imxrt_ral::usdhc::INT_STATUS_EN::TNESEN::RW"],[76998,"imxrt_ral::usdhc::INT_STATUS_EN::TPSEN"],[77003,"imxrt_ral::usdhc::INT_STATUS_EN::TPSEN::RW"],[77005,"imxrt_ral::usdhc::MIX_CTRL"],[77017,"imxrt_ral::usdhc::MIX_CTRL::AC12EN"],[77022,"imxrt_ral::usdhc::MIX_CTRL::AC12EN::RW"],[77024,"imxrt_ral::usdhc::MIX_CTRL::AC23EN"],[77029,"imxrt_ral::usdhc::MIX_CTRL::AUTO_TUNE_EN"],[77034,"imxrt_ral::usdhc::MIX_CTRL::AUTO_TUNE_EN::RW"],[77036,"imxrt_ral::usdhc::MIX_CTRL::BCEN"],[77041,"imxrt_ral::usdhc::MIX_CTRL::BCEN::RW"],[77043,"imxrt_ral::usdhc::MIX_CTRL::DDR_EN"],[77048,"imxrt_ral::usdhc::MIX_CTRL::DMAEN"],[77053,"imxrt_ral::usdhc::MIX_CTRL::DMAEN::RW"],[77055,"imxrt_ral::usdhc::MIX_CTRL::DTDSEL"],[77060,"imxrt_ral::usdhc::MIX_CTRL::DTDSEL::RW"],[77062,"imxrt_ral::usdhc::MIX_CTRL::EXE_TUNE"],[77067,"imxrt_ral::usdhc::MIX_CTRL::EXE_TUNE::RW"],[77069,"imxrt_ral::usdhc::MIX_CTRL::FBCLK_SEL"],[77074,"imxrt_ral::usdhc::MIX_CTRL::FBCLK_SEL::RW"],[77076,"imxrt_ral::usdhc::MIX_CTRL::MSBSEL"],[77081,"imxrt_ral::usdhc::MIX_CTRL::MSBSEL::RW"],[77083,"imxrt_ral::usdhc::MIX_CTRL::NIBBLE_POS"],[77088,"imxrt_ral::usdhc::MIX_CTRL::SMP_CLK_SEL"],[77093,"imxrt_ral::usdhc::MIX_CTRL::SMP_CLK_SEL::RW"],[77095,"imxrt_ral::usdhc::MMC_BOOT"],[77102,"imxrt_ral::usdhc::MMC_BOOT::AUTO_SABG_EN"],[77107,"imxrt_ral::usdhc::MMC_BOOT::BOOT_ACK"],[77112,"imxrt_ral::usdhc::MMC_BOOT::BOOT_ACK::RW"],[77114,"imxrt_ral::usdhc::MMC_BOOT::BOOT_BLK_CNT"],[77119,"imxrt_ral::usdhc::MMC_BOOT::BOOT_EN"],[77124,"imxrt_ral::usdhc::MMC_BOOT::BOOT_EN::RW"],[77126,"imxrt_ral::usdhc::MMC_BOOT::BOOT_MODE"],[77131,"imxrt_ral::usdhc::MMC_BOOT::BOOT_MODE::RW"],[77133,"imxrt_ral::usdhc::MMC_BOOT::DISABLE_TIME_OUT"],[77138,"imxrt_ral::usdhc::MMC_BOOT::DISABLE_TIME_OUT::RW"],[77140,"imxrt_ral::usdhc::MMC_BOOT::DTOCV_ACK"],[77145,"imxrt_ral::usdhc::MMC_BOOT::DTOCV_ACK::RW"],[77155,"imxrt_ral::usdhc::PRES_STATE"],[77174,"imxrt_ral::usdhc::PRES_STATE::BREN"],[77179,"imxrt_ral::usdhc::PRES_STATE::BREN::RW"],[77181,"imxrt_ral::usdhc::PRES_STATE::BWEN"],[77186,"imxrt_ral::usdhc::PRES_STATE::BWEN::RW"],[77188,"imxrt_ral::usdhc::PRES_STATE::CDIHB"],[77193,"imxrt_ral::usdhc::PRES_STATE::CDIHB::RW"],[77195,"imxrt_ral::usdhc::PRES_STATE::CDPL"],[77200,"imxrt_ral::usdhc::PRES_STATE::CDPL::RW"],[77202,"imxrt_ral::usdhc::PRES_STATE::CIHB"],[77207,"imxrt_ral::usdhc::PRES_STATE::CIHB::RW"],[77209,"imxrt_ral::usdhc::PRES_STATE::CINST"],[77214,"imxrt_ral::usdhc::PRES_STATE::CINST::RW"],[77216,"imxrt_ral::usdhc::PRES_STATE::CLSL"],[77221,"imxrt_ral::usdhc::PRES_STATE::DLA"],[77226,"imxrt_ral::usdhc::PRES_STATE::DLA::RW"],[77228,"imxrt_ral::usdhc::PRES_STATE::DLSL"],[77233,"imxrt_ral::usdhc::PRES_STATE::DLSL::RW"],[77241,"imxrt_ral::usdhc::PRES_STATE::HCKOFF"],[77246,"imxrt_ral::usdhc::PRES_STATE::HCKOFF::RW"],[77248,"imxrt_ral::usdhc::PRES_STATE::IPGOFF"],[77253,"imxrt_ral::usdhc::PRES_STATE::IPGOFF::RW"],[77255,"imxrt_ral::usdhc::PRES_STATE::PEROFF"],[77260,"imxrt_ral::usdhc::PRES_STATE::PEROFF::RW"],[77262,"imxrt_ral::usdhc::PRES_STATE::RTA"],[77267,"imxrt_ral::usdhc::PRES_STATE::RTA::RW"],[77269,"imxrt_ral::usdhc::PRES_STATE::RTR"],[77274,"imxrt_ral::usdhc::PRES_STATE::RTR::RW"],[77276,"imxrt_ral::usdhc::PRES_STATE::SDOFF"],[77281,"imxrt_ral::usdhc::PRES_STATE::SDOFF::RW"],[77283,"imxrt_ral::usdhc::PRES_STATE::SDSTB"],[77288,"imxrt_ral::usdhc::PRES_STATE::SDSTB::RW"],[77290,"imxrt_ral::usdhc::PRES_STATE::TSCD"],[77295,"imxrt_ral::usdhc::PRES_STATE::TSCD::RW"],[77297,"imxrt_ral::usdhc::PRES_STATE::WPSPL"],[77302,"imxrt_ral::usdhc::PRES_STATE::WPSPL::RW"],[77304,"imxrt_ral::usdhc::PRES_STATE::WTA"],[77309,"imxrt_ral::usdhc::PRES_STATE::WTA::RW"],[77311,"imxrt_ral::usdhc::PROT_CTRL"],[77328,"imxrt_ral::usdhc::PROT_CTRL::BURST_LEN_EN"],[77333,"imxrt_ral::usdhc::PROT_CTRL::BURST_LEN_EN::RW"],[77334,"imxrt_ral::usdhc::PROT_CTRL::CDSS"],[77339,"imxrt_ral::usdhc::PROT_CTRL::CDSS::RW"],[77341,"imxrt_ral::usdhc::PROT_CTRL::CDTL"],[77346,"imxrt_ral::usdhc::PROT_CTRL::CDTL::RW"],[77348,"imxrt_ral::usdhc::PROT_CTRL::CREQ"],[77353,"imxrt_ral::usdhc::PROT_CTRL::CREQ::RW"],[77355,"imxrt_ral::usdhc::PROT_CTRL::D3CD"],[77360,"imxrt_ral::usdhc::PROT_CTRL::D3CD::RW"],[77362,"imxrt_ral::usdhc::PROT_CTRL::DMASEL"],[77367,"imxrt_ral::usdhc::PROT_CTRL::DMASEL::RW"],[77370,"imxrt_ral::usdhc::PROT_CTRL::DTW"],[77375,"imxrt_ral::usdhc::PROT_CTRL::DTW::RW"],[77378,"imxrt_ral::usdhc::PROT_CTRL::EMODE"],[77383,"imxrt_ral::usdhc::PROT_CTRL::EMODE::RW"],[77386,"imxrt_ral::usdhc::PROT_CTRL::IABG"],[77391,"imxrt_ral::usdhc::PROT_CTRL::IABG::RW"],[77393,"imxrt_ral::usdhc::PROT_CTRL::LCTL"],[77398,"imxrt_ral::usdhc::PROT_CTRL::LCTL::RW"],[77400,"imxrt_ral::usdhc::PROT_CTRL::NON_EXACT_BLK_RD"],[77405,"imxrt_ral::usdhc::PROT_CTRL::NON_EXACT_BLK_RD::RW"],[77407,"imxrt_ral::usdhc::PROT_CTRL::RD_DONE_NO_8CLK"],[77412,"imxrt_ral::usdhc::PROT_CTRL::RWCTL"],[77417,"imxrt_ral::usdhc::PROT_CTRL::RWCTL::RW"],[77419,"imxrt_ral::usdhc::PROT_CTRL::SABGREQ"],[77424,"imxrt_ral::usdhc::PROT_CTRL::SABGREQ::RW"],[77426,"imxrt_ral::usdhc::PROT_CTRL::WECINS"],[77431,"imxrt_ral::usdhc::PROT_CTRL::WECINS::RW"],[77433,"imxrt_ral::usdhc::PROT_CTRL::WECINT"],[77438,"imxrt_ral::usdhc::PROT_CTRL::WECINT::RW"],[77440,"imxrt_ral::usdhc::PROT_CTRL::WECRM"],[77445,"imxrt_ral::usdhc::PROT_CTRL::WECRM::RW"],[77447,"imxrt_ral::usdhc::SYS_CTRL"],[77456,"imxrt_ral::usdhc::SYS_CTRL::DTOCV"],[77461,"imxrt_ral::usdhc::SYS_CTRL::DTOCV::RW"],[77466,"imxrt_ral::usdhc::SYS_CTRL::DVS"],[77471,"imxrt_ral::usdhc::SYS_CTRL::DVS::RW"],[77475,"imxrt_ral::usdhc::SYS_CTRL::INITA"],[77480,"imxrt_ral::usdhc::SYS_CTRL::IPP_RST_N"],[77485,"imxrt_ral::usdhc::SYS_CTRL::RSTA"],[77490,"imxrt_ral::usdhc::SYS_CTRL::RSTA::RW"],[77492,"imxrt_ral::usdhc::SYS_CTRL::RSTC"],[77497,"imxrt_ral::usdhc::SYS_CTRL::RSTC::RW"],[77499,"imxrt_ral::usdhc::SYS_CTRL::RSTD"],[77504,"imxrt_ral::usdhc::SYS_CTRL::RSTD::RW"],[77506,"imxrt_ral::usdhc::SYS_CTRL::RSTT"],[77511,"imxrt_ral::usdhc::SYS_CTRL::SDCLKFS"],[77516,"imxrt_ral::usdhc::TUNING_CTRL"],[77521,"imxrt_ral::usdhc::TUNING_CTRL::STD_TUNING_EN"],[77526,"imxrt_ral::usdhc::TUNING_CTRL::TUNING_COUNTER"],[77531,"imxrt_ral::usdhc::TUNING_CTRL::TUNING_START_TAP"],[77536,"imxrt_ral::usdhc::TUNING_CTRL::TUNING_STEP"],[77541,"imxrt_ral::usdhc::TUNING_CTRL::TUNING_WINDOW"],[77546,"imxrt_ral::usdhc::VEND_SPEC"],[77552,"imxrt_ral::usdhc::VEND_SPEC2"],[77559,"imxrt_ral::usdhc::VEND_SPEC2::ACMD23_ARGU2_EN"],[77564,"imxrt_ral::usdhc::VEND_SPEC2::ACMD23_ARGU2_EN::RW"],[77566,"imxrt_ral::usdhc::VEND_SPEC2::BUS_RST"],[77571,"imxrt_ral::usdhc::VEND_SPEC2::CARD_INT_D3_TEST"],[77576,"imxrt_ral::usdhc::VEND_SPEC2::CARD_INT_D3_TEST::RW"],[77578,"imxrt_ral::usdhc::VEND_SPEC2::PART_DLL_DEBUG"],[77583,"imxrt_ral::usdhc::VEND_SPEC2::TUNING_1BIT_EN"],[77588,"imxrt_ral::usdhc::VEND_SPEC2::TUNING_8BIT_EN"],[77593,"imxrt_ral::usdhc::VEND_SPEC2::TUNING_CMD_EN"],[77598,"imxrt_ral::usdhc::VEND_SPEC2::TUNING_CMD_EN::RW"],[77600,"imxrt_ral::usdhc::VEND_SPEC::AC12_WR_CHKBUSY_EN"],[77605,"imxrt_ral::usdhc::VEND_SPEC::AC12_WR_CHKBUSY_EN::RW"],[77607,"imxrt_ral::usdhc::VEND_SPEC::CMD_BYTE_EN"],[77612,"imxrt_ral::usdhc::VEND_SPEC::CMD_BYTE_EN::RW"],[77614,"imxrt_ral::usdhc::VEND_SPEC::CONFLICT_CHK_EN"],[77619,"imxrt_ral::usdhc::VEND_SPEC::CONFLICT_CHK_EN::RW"],[77621,"imxrt_ral::usdhc::VEND_SPEC::CRC_CHK_DIS"],[77626,"imxrt_ral::usdhc::VEND_SPEC::CRC_CHK_DIS::RW"],[77628,"imxrt_ral::usdhc::VEND_SPEC::FRC_SDCLK_ON"],[77633,"imxrt_ral::usdhc::VEND_SPEC::FRC_SDCLK_ON::RW"],[77635,"imxrt_ral::usdhc::VEND_SPEC::VSELECT"],[77640,"imxrt_ral::usdhc::VEND_SPEC::VSELECT::RW"],[77642,"imxrt_ral::usdhc::WTMK_LVL"],[77646,"imxrt_ral::usdhc::WTMK_LVL::RD_BRST_LEN"],[77651,"imxrt_ral::usdhc::WTMK_LVL::RD_WML"],[77656,"imxrt_ral::usdhc::WTMK_LVL::WR_BRST_LEN"],[77661,"imxrt_ral::usdhc::WTMK_LVL::WR_WML"],[77666,"imxrt_ral::wdog"],[77692,"imxrt_ral::wdog::WCR"],[77701,"imxrt_ral::wdog::WCR::SRE"],[77706,"imxrt_ral::wdog::WCR::SRE::RW"],[77708,"imxrt_ral::wdog::WCR::SRS"],[77713,"imxrt_ral::wdog::WCR::SRS::RW"],[77715,"imxrt_ral::wdog::WCR::WDA"],[77720,"imxrt_ral::wdog::WCR::WDA::RW"],[77722,"imxrt_ral::wdog::WCR::WDBG"],[77727,"imxrt_ral::wdog::WCR::WDBG::RW"],[77729,"imxrt_ral::wdog::WCR::WDE"],[77734,"imxrt_ral::wdog::WCR::WDE::RW"],[77736,"imxrt_ral::wdog::WCR::WDT"],[77741,"imxrt_ral::wdog::WCR::WDT::RW"],[77743,"imxrt_ral::wdog::WCR::WDW"],[77748,"imxrt_ral::wdog::WCR::WDW::RW"],[77750,"imxrt_ral::wdog::WCR::WDZST"],[77755,"imxrt_ral::wdog::WCR::WDZST::RW"],[77757,"imxrt_ral::wdog::WCR::WT"],[77762,"imxrt_ral::wdog::WCR::WT::RW"],[77767,"imxrt_ral::wdog::WICR"],[77770,"imxrt_ral::wdog::WICR::WICT"],[77775,"imxrt_ral::wdog::WICR::WICT::RW"],[77779,"imxrt_ral::wdog::WICR::WIE"],[77784,"imxrt_ral::wdog::WICR::WIE::RW"],[77786,"imxrt_ral::wdog::WICR::WTIS"],[77791,"imxrt_ral::wdog::WICR::WTIS::RW"],[77793,"imxrt_ral::wdog::WMCR"],[77794,"imxrt_ral::wdog::WMCR::PDE"],[77799,"imxrt_ral::wdog::WMCR::PDE::RW"],[77801,"imxrt_ral::wdog::WRSR"],[77804,"imxrt_ral::wdog::WRSR::POR"],[77809,"imxrt_ral::wdog::WRSR::POR::RW"],[77811,"imxrt_ral::wdog::WRSR::SFTW"],[77816,"imxrt_ral::wdog::WRSR::SFTW::RW"],[77818,"imxrt_ral::wdog::WRSR::TOUT"],[77823,"imxrt_ral::wdog::WRSR::TOUT::RW"],[77825,"imxrt_ral::wdog::WSR"],[77826,"imxrt_ral::wdog::WSR::WSR"],[77831,"imxrt_ral::wdog::WSR::WSR::RW"],[77833,"imxrt_ral::xbara1"],[77982,"imxrt_ral::xbara1::CTRL0"],[77990,"imxrt_ral::xbara1::CTRL0::DEN0"],[77995,"imxrt_ral::xbara1::CTRL0::DEN0::RW"],[77997,"imxrt_ral::xbara1::CTRL0::DEN1"],[78002,"imxrt_ral::xbara1::CTRL0::DEN1::RW"],[78004,"imxrt_ral::xbara1::CTRL0::EDGE0"],[78009,"imxrt_ral::xbara1::CTRL0::EDGE0::RW"],[78013,"imxrt_ral::xbara1::CTRL0::EDGE1"],[78018,"imxrt_ral::xbara1::CTRL0::EDGE1::RW"],[78022,"imxrt_ral::xbara1::CTRL0::IEN0"],[78027,"imxrt_ral::xbara1::CTRL0::IEN0::RW"],[78029,"imxrt_ral::xbara1::CTRL0::IEN1"],[78034,"imxrt_ral::xbara1::CTRL0::IEN1::RW"],[78036,"imxrt_ral::xbara1::CTRL0::STS0"],[78041,"imxrt_ral::xbara1::CTRL0::STS0::RW"],[78043,"imxrt_ral::xbara1::CTRL0::STS1"],[78048,"imxrt_ral::xbara1::CTRL0::STS1::RW"],[78050,"imxrt_ral::xbara1::CTRL1"],[78058,"imxrt_ral::xbara1::CTRL1::DEN2"],[78063,"imxrt_ral::xbara1::CTRL1::DEN2::RW"],[78065,"imxrt_ral::xbara1::CTRL1::DEN3"],[78070,"imxrt_ral::xbara1::CTRL1::DEN3::RW"],[78072,"imxrt_ral::xbara1::CTRL1::EDGE2"],[78077,"imxrt_ral::xbara1::CTRL1::EDGE2::RW"],[78081,"imxrt_ral::xbara1::CTRL1::EDGE3"],[78086,"imxrt_ral::xbara1::CTRL1::EDGE3::RW"],[78090,"imxrt_ral::xbara1::CTRL1::IEN2"],[78095,"imxrt_ral::xbara1::CTRL1::IEN2::RW"],[78097,"imxrt_ral::xbara1::CTRL1::IEN3"],[78102,"imxrt_ral::xbara1::CTRL1::IEN3::RW"],[78104,"imxrt_ral::xbara1::CTRL1::STS2"],[78109,"imxrt_ral::xbara1::CTRL1::STS2::RW"],[78111,"imxrt_ral::xbara1::CTRL1::STS3"],[78116,"imxrt_ral::xbara1::CTRL1::STS3::RW"],[78118,"imxrt_ral::xbara1::SEL0"],[78120,"imxrt_ral::xbara1::SEL0::SEL0"],[78125,"imxrt_ral::xbara1::SEL0::SEL1"],[78130,"imxrt_ral::xbara1::SEL1"],[78132,"imxrt_ral::xbara1::SEL10"],[78134,"imxrt_ral::xbara1::SEL10::SEL20"],[78139,"imxrt_ral::xbara1::SEL10::SEL21"],[78144,"imxrt_ral::xbara1::SEL11"],[78146,"imxrt_ral::xbara1::SEL11::SEL22"],[78151,"imxrt_ral::xbara1::SEL11::SEL23"],[78156,"imxrt_ral::xbara1::SEL12"],[78158,"imxrt_ral::xbara1::SEL12::SEL24"],[78163,"imxrt_ral::xbara1::SEL12::SEL25"],[78168,"imxrt_ral::xbara1::SEL13"],[78170,"imxrt_ral::xbara1::SEL13::SEL26"],[78175,"imxrt_ral::xbara1::SEL13::SEL27"],[78180,"imxrt_ral::xbara1::SEL14"],[78182,"imxrt_ral::xbara1::SEL14::SEL28"],[78187,"imxrt_ral::xbara1::SEL14::SEL29"],[78192,"imxrt_ral::xbara1::SEL15"],[78194,"imxrt_ral::xbara1::SEL15::SEL30"],[78199,"imxrt_ral::xbara1::SEL15::SEL31"],[78204,"imxrt_ral::xbara1::SEL16"],[78206,"imxrt_ral::xbara1::SEL16::SEL32"],[78211,"imxrt_ral::xbara1::SEL16::SEL33"],[78216,"imxrt_ral::xbara1::SEL17"],[78218,"imxrt_ral::xbara1::SEL17::SEL34"],[78223,"imxrt_ral::xbara1::SEL17::SEL35"],[78228,"imxrt_ral::xbara1::SEL18"],[78230,"imxrt_ral::xbara1::SEL18::SEL36"],[78235,"imxrt_ral::xbara1::SEL18::SEL37"],[78240,"imxrt_ral::xbara1::SEL19"],[78242,"imxrt_ral::xbara1::SEL19::SEL38"],[78247,"imxrt_ral::xbara1::SEL19::SEL39"],[78252,"imxrt_ral::xbara1::SEL1::SEL2"],[78257,"imxrt_ral::xbara1::SEL1::SEL3"],[78262,"imxrt_ral::xbara1::SEL2"],[78264,"imxrt_ral::xbara1::SEL20"],[78266,"imxrt_ral::xbara1::SEL20::SEL40"],[78271,"imxrt_ral::xbara1::SEL20::SEL41"],[78276,"imxrt_ral::xbara1::SEL21"],[78278,"imxrt_ral::xbara1::SEL21::SEL42"],[78283,"imxrt_ral::xbara1::SEL21::SEL43"],[78288,"imxrt_ral::xbara1::SEL22"],[78290,"imxrt_ral::xbara1::SEL22::SEL44"],[78295,"imxrt_ral::xbara1::SEL22::SEL45"],[78300,"imxrt_ral::xbara1::SEL23"],[78302,"imxrt_ral::xbara1::SEL23::SEL46"],[78307,"imxrt_ral::xbara1::SEL23::SEL47"],[78312,"imxrt_ral::xbara1::SEL24"],[78314,"imxrt_ral::xbara1::SEL24::SEL48"],[78319,"imxrt_ral::xbara1::SEL24::SEL49"],[78324,"imxrt_ral::xbara1::SEL25"],[78326,"imxrt_ral::xbara1::SEL25::SEL50"],[78331,"imxrt_ral::xbara1::SEL25::SEL51"],[78336,"imxrt_ral::xbara1::SEL26"],[78338,"imxrt_ral::xbara1::SEL26::SEL52"],[78343,"imxrt_ral::xbara1::SEL26::SEL53"],[78348,"imxrt_ral::xbara1::SEL27"],[78350,"imxrt_ral::xbara1::SEL27::SEL54"],[78355,"imxrt_ral::xbara1::SEL27::SEL55"],[78360,"imxrt_ral::xbara1::SEL28"],[78362,"imxrt_ral::xbara1::SEL28::SEL56"],[78367,"imxrt_ral::xbara1::SEL28::SEL57"],[78372,"imxrt_ral::xbara1::SEL29"],[78374,"imxrt_ral::xbara1::SEL29::SEL58"],[78379,"imxrt_ral::xbara1::SEL29::SEL59"],[78384,"imxrt_ral::xbara1::SEL2::SEL4"],[78389,"imxrt_ral::xbara1::SEL2::SEL5"],[78394,"imxrt_ral::xbara1::SEL3"],[78396,"imxrt_ral::xbara1::SEL30"],[78398,"imxrt_ral::xbara1::SEL30::SEL60"],[78403,"imxrt_ral::xbara1::SEL30::SEL61"],[78408,"imxrt_ral::xbara1::SEL31"],[78410,"imxrt_ral::xbara1::SEL31::SEL62"],[78415,"imxrt_ral::xbara1::SEL31::SEL63"],[78420,"imxrt_ral::xbara1::SEL32"],[78422,"imxrt_ral::xbara1::SEL32::SEL64"],[78427,"imxrt_ral::xbara1::SEL32::SEL65"],[78432,"imxrt_ral::xbara1::SEL33"],[78434,"imxrt_ral::xbara1::SEL33::SEL66"],[78439,"imxrt_ral::xbara1::SEL33::SEL67"],[78444,"imxrt_ral::xbara1::SEL34"],[78446,"imxrt_ral::xbara1::SEL34::SEL68"],[78451,"imxrt_ral::xbara1::SEL34::SEL69"],[78456,"imxrt_ral::xbara1::SEL35"],[78458,"imxrt_ral::xbara1::SEL35::SEL70"],[78463,"imxrt_ral::xbara1::SEL35::SEL71"],[78468,"imxrt_ral::xbara1::SEL36"],[78470,"imxrt_ral::xbara1::SEL36::SEL72"],[78475,"imxrt_ral::xbara1::SEL36::SEL73"],[78480,"imxrt_ral::xbara1::SEL37"],[78482,"imxrt_ral::xbara1::SEL37::SEL74"],[78487,"imxrt_ral::xbara1::SEL37::SEL75"],[78492,"imxrt_ral::xbara1::SEL38"],[78494,"imxrt_ral::xbara1::SEL38::SEL76"],[78499,"imxrt_ral::xbara1::SEL38::SEL77"],[78504,"imxrt_ral::xbara1::SEL39"],[78506,"imxrt_ral::xbara1::SEL39::SEL78"],[78511,"imxrt_ral::xbara1::SEL39::SEL79"],[78516,"imxrt_ral::xbara1::SEL3::SEL6"],[78521,"imxrt_ral::xbara1::SEL3::SEL7"],[78526,"imxrt_ral::xbara1::SEL4"],[78528,"imxrt_ral::xbara1::SEL40"],[78530,"imxrt_ral::xbara1::SEL40::SEL80"],[78535,"imxrt_ral::xbara1::SEL40::SEL81"],[78540,"imxrt_ral::xbara1::SEL41"],[78542,"imxrt_ral::xbara1::SEL41::SEL82"],[78547,"imxrt_ral::xbara1::SEL41::SEL83"],[78552,"imxrt_ral::xbara1::SEL42"],[78554,"imxrt_ral::xbara1::SEL42::SEL84"],[78559,"imxrt_ral::xbara1::SEL42::SEL85"],[78564,"imxrt_ral::xbara1::SEL43"],[78566,"imxrt_ral::xbara1::SEL43::SEL86"],[78571,"imxrt_ral::xbara1::SEL43::SEL87"],[78576,"imxrt_ral::xbara1::SEL44"],[78578,"imxrt_ral::xbara1::SEL44::SEL88"],[78583,"imxrt_ral::xbara1::SEL44::SEL89"],[78588,"imxrt_ral::xbara1::SEL45"],[78590,"imxrt_ral::xbara1::SEL45::SEL90"],[78595,"imxrt_ral::xbara1::SEL45::SEL91"],[78600,"imxrt_ral::xbara1::SEL46"],[78602,"imxrt_ral::xbara1::SEL46::SEL92"],[78607,"imxrt_ral::xbara1::SEL46::SEL93"],[78612,"imxrt_ral::xbara1::SEL47"],[78614,"imxrt_ral::xbara1::SEL47::SEL94"],[78619,"imxrt_ral::xbara1::SEL47::SEL95"],[78624,"imxrt_ral::xbara1::SEL48"],[78626,"imxrt_ral::xbara1::SEL48::SEL96"],[78631,"imxrt_ral::xbara1::SEL48::SEL97"],[78636,"imxrt_ral::xbara1::SEL49"],[78638,"imxrt_ral::xbara1::SEL49::SEL98"],[78643,"imxrt_ral::xbara1::SEL49::SEL99"],[78648,"imxrt_ral::xbara1::SEL4::SEL8"],[78653,"imxrt_ral::xbara1::SEL4::SEL9"],[78658,"imxrt_ral::xbara1::SEL5"],[78660,"imxrt_ral::xbara1::SEL50"],[78662,"imxrt_ral::xbara1::SEL50::SEL100"],[78667,"imxrt_ral::xbara1::SEL50::SEL101"],[78672,"imxrt_ral::xbara1::SEL51"],[78674,"imxrt_ral::xbara1::SEL51::SEL102"],[78679,"imxrt_ral::xbara1::SEL51::SEL103"],[78684,"imxrt_ral::xbara1::SEL52"],[78686,"imxrt_ral::xbara1::SEL52::SEL104"],[78691,"imxrt_ral::xbara1::SEL52::SEL105"],[78696,"imxrt_ral::xbara1::SEL53"],[78698,"imxrt_ral::xbara1::SEL53::SEL106"],[78703,"imxrt_ral::xbara1::SEL53::SEL107"],[78708,"imxrt_ral::xbara1::SEL54"],[78710,"imxrt_ral::xbara1::SEL54::SEL108"],[78715,"imxrt_ral::xbara1::SEL54::SEL109"],[78720,"imxrt_ral::xbara1::SEL55"],[78722,"imxrt_ral::xbara1::SEL55::SEL110"],[78727,"imxrt_ral::xbara1::SEL55::SEL111"],[78732,"imxrt_ral::xbara1::SEL56"],[78734,"imxrt_ral::xbara1::SEL56::SEL112"],[78739,"imxrt_ral::xbara1::SEL56::SEL113"],[78744,"imxrt_ral::xbara1::SEL57"],[78746,"imxrt_ral::xbara1::SEL57::SEL114"],[78751,"imxrt_ral::xbara1::SEL57::SEL115"],[78756,"imxrt_ral::xbara1::SEL58"],[78758,"imxrt_ral::xbara1::SEL58::SEL116"],[78763,"imxrt_ral::xbara1::SEL58::SEL117"],[78768,"imxrt_ral::xbara1::SEL59"],[78770,"imxrt_ral::xbara1::SEL59::SEL118"],[78775,"imxrt_ral::xbara1::SEL59::SEL119"],[78780,"imxrt_ral::xbara1::SEL5::SEL10"],[78785,"imxrt_ral::xbara1::SEL5::SEL11"],[78790,"imxrt_ral::xbara1::SEL6"],[78792,"imxrt_ral::xbara1::SEL60"],[78794,"imxrt_ral::xbara1::SEL60::SEL120"],[78799,"imxrt_ral::xbara1::SEL60::SEL121"],[78804,"imxrt_ral::xbara1::SEL61"],[78806,"imxrt_ral::xbara1::SEL61::SEL122"],[78811,"imxrt_ral::xbara1::SEL61::SEL123"],[78816,"imxrt_ral::xbara1::SEL62"],[78818,"imxrt_ral::xbara1::SEL62::SEL124"],[78823,"imxrt_ral::xbara1::SEL62::SEL125"],[78828,"imxrt_ral::xbara1::SEL63"],[78830,"imxrt_ral::xbara1::SEL63::SEL126"],[78835,"imxrt_ral::xbara1::SEL63::SEL127"],[78840,"imxrt_ral::xbara1::SEL64"],[78842,"imxrt_ral::xbara1::SEL64::SEL128"],[78847,"imxrt_ral::xbara1::SEL64::SEL129"],[78852,"imxrt_ral::xbara1::SEL65"],[78854,"imxrt_ral::xbara1::SEL65::SEL130"],[78859,"imxrt_ral::xbara1::SEL65::SEL131"],[78864,"imxrt_ral::xbara1::SEL6::SEL12"],[78869,"imxrt_ral::xbara1::SEL6::SEL13"],[78874,"imxrt_ral::xbara1::SEL7"],[78876,"imxrt_ral::xbara1::SEL7::SEL14"],[78881,"imxrt_ral::xbara1::SEL7::SEL15"],[78886,"imxrt_ral::xbara1::SEL8"],[78888,"imxrt_ral::xbara1::SEL8::SEL16"],[78893,"imxrt_ral::xbara1::SEL8::SEL17"],[78898,"imxrt_ral::xbara1::SEL9"],[78900,"imxrt_ral::xbara1::SEL9::SEL18"],[78905,"imxrt_ral::xbara1::SEL9::SEL19"],[78910,"imxrt_ral::xbarb"],[78942,"imxrt_ral::xbarb::SEL0"],[78944,"imxrt_ral::xbarb::SEL0::SEL0"],[78949,"imxrt_ral::xbarb::SEL0::SEL1"],[78954,"imxrt_ral::xbarb::SEL1"],[78956,"imxrt_ral::xbarb::SEL1::SEL2"],[78961,"imxrt_ral::xbarb::SEL1::SEL3"],[78966,"imxrt_ral::xbarb::SEL2"],[78968,"imxrt_ral::xbarb::SEL2::SEL4"],[78973,"imxrt_ral::xbarb::SEL2::SEL5"],[78978,"imxrt_ral::xbarb::SEL3"],[78980,"imxrt_ral::xbarb::SEL3::SEL6"],[78985,"imxrt_ral::xbarb::SEL3::SEL7"],[78990,"imxrt_ral::xbarb::SEL4"],[78992,"imxrt_ral::xbarb::SEL4::SEL8"],[78997,"imxrt_ral::xbarb::SEL4::SEL9"],[79002,"imxrt_ral::xbarb::SEL5"],[79004,"imxrt_ral::xbarb::SEL5::SEL10"],[79009,"imxrt_ral::xbarb::SEL5::SEL11"],[79014,"imxrt_ral::xbarb::SEL6"],[79016,"imxrt_ral::xbarb::SEL6::SEL12"],[79021,"imxrt_ral::xbarb::SEL6::SEL13"],[79026,"imxrt_ral::xbarb::SEL7"],[79028,"imxrt_ral::xbarb::SEL7::SEL14"],[79033,"imxrt_ral::xbarb::SEL7::SEL15"],[79038,"imxrt_ral::xtalosc24m"],[79091,"imxrt_ral::xtalosc24m::LOWPWR_CTRL"],[79105,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::CPU_PWRGATE"],[79110,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::DISPLAY_PWRGATE"],[79115,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::GPU_PWRGATE"],[79120,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::L1_PWRGATE"],[79125,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::L2_PWRGATE"],[79130,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::LPBG_SEL"],[79135,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::LPBG_SEL::RW"],[79137,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::LPBG_TEST"],[79142,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::MIX_PWRGATE"],[79147,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::OSC_SEL"],[79152,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::OSC_SEL::RW"],[79154,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::RCOSC_CG_OVERRIDE"],[79159,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::RC_OSC_EN"],[79164,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::RC_OSC_EN::RW"],[79166,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::REFTOP_IBIAS_OFF"],[79171,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::XTALOSC_PWRUP_DELAY"],[79176,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::XTALOSC_PWRUP_DELAY::RW"],[79180,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::XTALOSC_PWRUP_STAT"],[79185,"imxrt_ral::xtalosc24m::LOWPWR_CTRL::XTALOSC_PWRUP_STAT::RW"],[79187,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR"],[79201,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::CPU_PWRGATE"],[79206,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::DISPLAY_PWRGATE"],[79211,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::GPU_PWRGATE"],[79216,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::L1_PWRGATE"],[79221,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::L2_PWRGATE"],[79226,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::LPBG_SEL"],[79231,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::LPBG_SEL::RW"],[79233,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::LPBG_TEST"],[79238,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::MIX_PWRGATE"],[79243,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::OSC_SEL"],[79248,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::OSC_SEL::RW"],[79250,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::RCOSC_CG_OVERRIDE"],[79255,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::RC_OSC_EN"],[79260,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::RC_OSC_EN::RW"],[79262,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::REFTOP_IBIAS_OFF"],[79267,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::XTALOSC_PWRUP_DELAY"],[79272,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::XTALOSC_PWRUP_DELAY::RW"],[79276,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::XTALOSC_PWRUP_STAT"],[79281,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_CLR::XTALOSC_PWRUP_STAT::RW"],[79283,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET"],[79297,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::CPU_PWRGATE"],[79302,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::DISPLAY_PWRGATE"],[79307,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::GPU_PWRGATE"],[79312,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::L1_PWRGATE"],[79317,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::L2_PWRGATE"],[79322,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::LPBG_SEL"],[79327,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::LPBG_SEL::RW"],[79329,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::LPBG_TEST"],[79334,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::MIX_PWRGATE"],[79339,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::OSC_SEL"],[79344,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::OSC_SEL::RW"],[79346,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::RCOSC_CG_OVERRIDE"],[79351,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::RC_OSC_EN"],[79356,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::RC_OSC_EN::RW"],[79358,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::REFTOP_IBIAS_OFF"],[79363,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::XTALOSC_PWRUP_DELAY"],[79368,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::XTALOSC_PWRUP_DELAY::RW"],[79372,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::XTALOSC_PWRUP_STAT"],[79377,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_SET::XTALOSC_PWRUP_STAT::RW"],[79379,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG"],[79393,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::CPU_PWRGATE"],[79398,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::DISPLAY_PWRGATE"],[79403,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::GPU_PWRGATE"],[79408,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::L1_PWRGATE"],[79413,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::L2_PWRGATE"],[79418,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::LPBG_SEL"],[79423,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::LPBG_SEL::RW"],[79425,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::LPBG_TEST"],[79430,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::MIX_PWRGATE"],[79435,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::OSC_SEL"],[79440,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::OSC_SEL::RW"],[79442,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::RCOSC_CG_OVERRIDE"],[79447,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::RC_OSC_EN"],[79452,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::RC_OSC_EN::RW"],[79454,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::REFTOP_IBIAS_OFF"],[79459,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::XTALOSC_PWRUP_DELAY"],[79464,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::XTALOSC_PWRUP_DELAY::RW"],[79468,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::XTALOSC_PWRUP_STAT"],[79473,"imxrt_ral::xtalosc24m::LOWPWR_CTRL_TOG::XTALOSC_PWRUP_STAT::RW"],[79475,"imxrt_ral::xtalosc24m::MISC0"],[79489,"imxrt_ral::xtalosc24m::MISC0::CLKGATE_CTRL"],[79494,"imxrt_ral::xtalosc24m::MISC0::CLKGATE_CTRL::RW"],[79496,"imxrt_ral::xtalosc24m::MISC0::CLKGATE_DELAY"],[79501,"imxrt_ral::xtalosc24m::MISC0::CLKGATE_DELAY::RW"],[79509,"imxrt_ral::xtalosc24m::MISC0::DISCON_HIGH_SNVS"],[79514,"imxrt_ral::xtalosc24m::MISC0::DISCON_HIGH_SNVS::RW"],[79516,"imxrt_ral::xtalosc24m::MISC0::OSC_I"],[79521,"imxrt_ral::xtalosc24m::MISC0::OSC_I::RW"],[79525,"imxrt_ral::xtalosc24m::MISC0::OSC_XTALOK"],[79530,"imxrt_ral::xtalosc24m::MISC0::OSC_XTALOK_EN"],[79535,"imxrt_ral::xtalosc24m::MISC0::REFTOP_PWD"],[79540,"imxrt_ral::xtalosc24m::MISC0::REFTOP_SELFBIASOFF"],[79545,"imxrt_ral::xtalosc24m::MISC0::REFTOP_SELFBIASOFF::RW"],[79547,"imxrt_ral::xtalosc24m::MISC0::REFTOP_VBGADJ"],[79552,"imxrt_ral::xtalosc24m::MISC0::REFTOP_VBGADJ::RW"],[79560,"imxrt_ral::xtalosc24m::MISC0::REFTOP_VBGUP"],[79565,"imxrt_ral::xtalosc24m::MISC0::RTC_XTAL_SOURCE"],[79570,"imxrt_ral::xtalosc24m::MISC0::RTC_XTAL_SOURCE::RW"],[79572,"imxrt_ral::xtalosc24m::MISC0::STOP_MODE_CONFIG"],[79577,"imxrt_ral::xtalosc24m::MISC0::STOP_MODE_CONFIG::RW"],[79581,"imxrt_ral::xtalosc24m::MISC0::VID_PLL_PREDIV"],[79586,"imxrt_ral::xtalosc24m::MISC0::VID_PLL_PREDIV::RW"],[79588,"imxrt_ral::xtalosc24m::MISC0::XTAL_24M_PWD"],[79593,"imxrt_ral::xtalosc24m::MISC0_CLR"],[79607,"imxrt_ral::xtalosc24m::MISC0_CLR::CLKGATE_CTRL"],[79612,"imxrt_ral::xtalosc24m::MISC0_CLR::CLKGATE_CTRL::RW"],[79614,"imxrt_ral::xtalosc24m::MISC0_CLR::CLKGATE_DELAY"],[79619,"imxrt_ral::xtalosc24m::MISC0_CLR::CLKGATE_DELAY::RW"],[79627,"imxrt_ral::xtalosc24m::MISC0_CLR::DISCON_HIGH_SNVS"],[79632,"imxrt_ral::xtalosc24m::MISC0_CLR::DISCON_HIGH_SNVS::RW"],[79634,"imxrt_ral::xtalosc24m::MISC0_CLR::OSC_I"],[79639,"imxrt_ral::xtalosc24m::MISC0_CLR::OSC_I::RW"],[79643,"imxrt_ral::xtalosc24m::MISC0_CLR::OSC_XTALOK"],[79648,"imxrt_ral::xtalosc24m::MISC0_CLR::OSC_XTALOK_EN"],[79653,"imxrt_ral::xtalosc24m::MISC0_CLR::REFTOP_PWD"],[79658,"imxrt_ral::xtalosc24m::MISC0_CLR::REFTOP_SELFBIASOFF"],[79663,"imxrt_ral::xtalosc24m::MISC0_CLR::REFTOP_SELFBIASOFF::RW"],[79665,"imxrt_ral::xtalosc24m::MISC0_CLR::REFTOP_VBGADJ"],[79670,"imxrt_ral::xtalosc24m::MISC0_CLR::REFTOP_VBGADJ::RW"],[79678,"imxrt_ral::xtalosc24m::MISC0_CLR::REFTOP_VBGUP"],[79683,"imxrt_ral::xtalosc24m::MISC0_CLR::RTC_XTAL_SOURCE"],[79688,"imxrt_ral::xtalosc24m::MISC0_CLR::RTC_XTAL_SOURCE::RW"],[79690,"imxrt_ral::xtalosc24m::MISC0_CLR::STOP_MODE_CONFIG"],[79695,"imxrt_ral::xtalosc24m::MISC0_CLR::STOP_MODE_CONFIG::RW"],[79699,"imxrt_ral::xtalosc24m::MISC0_CLR::VID_PLL_PREDIV"],[79704,"imxrt_ral::xtalosc24m::MISC0_CLR::VID_PLL_PREDIV::RW"],[79706,"imxrt_ral::xtalosc24m::MISC0_CLR::XTAL_24M_PWD"],[79711,"imxrt_ral::xtalosc24m::MISC0_SET"],[79725,"imxrt_ral::xtalosc24m::MISC0_SET::CLKGATE_CTRL"],[79730,"imxrt_ral::xtalosc24m::MISC0_SET::CLKGATE_CTRL::RW"],[79732,"imxrt_ral::xtalosc24m::MISC0_SET::CLKGATE_DELAY"],[79737,"imxrt_ral::xtalosc24m::MISC0_SET::CLKGATE_DELAY::RW"],[79745,"imxrt_ral::xtalosc24m::MISC0_SET::DISCON_HIGH_SNVS"],[79750,"imxrt_ral::xtalosc24m::MISC0_SET::DISCON_HIGH_SNVS::RW"],[79752,"imxrt_ral::xtalosc24m::MISC0_SET::OSC_I"],[79757,"imxrt_ral::xtalosc24m::MISC0_SET::OSC_I::RW"],[79761,"imxrt_ral::xtalosc24m::MISC0_SET::OSC_XTALOK"],[79766,"imxrt_ral::xtalosc24m::MISC0_SET::OSC_XTALOK_EN"],[79771,"imxrt_ral::xtalosc24m::MISC0_SET::REFTOP_PWD"],[79776,"imxrt_ral::xtalosc24m::MISC0_SET::REFTOP_SELFBIASOFF"],[79781,"imxrt_ral::xtalosc24m::MISC0_SET::REFTOP_SELFBIASOFF::RW"],[79783,"imxrt_ral::xtalosc24m::MISC0_SET::REFTOP_VBGADJ"],[79788,"imxrt_ral::xtalosc24m::MISC0_SET::REFTOP_VBGADJ::RW"],[79796,"imxrt_ral::xtalosc24m::MISC0_SET::REFTOP_VBGUP"],[79801,"imxrt_ral::xtalosc24m::MISC0_SET::RTC_XTAL_SOURCE"],[79806,"imxrt_ral::xtalosc24m::MISC0_SET::RTC_XTAL_SOURCE::RW"],[79808,"imxrt_ral::xtalosc24m::MISC0_SET::STOP_MODE_CONFIG"],[79813,"imxrt_ral::xtalosc24m::MISC0_SET::STOP_MODE_CONFIG::RW"],[79817,"imxrt_ral::xtalosc24m::MISC0_SET::VID_PLL_PREDIV"],[79822,"imxrt_ral::xtalosc24m::MISC0_SET::VID_PLL_PREDIV::RW"],[79824,"imxrt_ral::xtalosc24m::MISC0_SET::XTAL_24M_PWD"],[79829,"imxrt_ral::xtalosc24m::MISC0_TOG"],[79843,"imxrt_ral::xtalosc24m::MISC0_TOG::CLKGATE_CTRL"],[79848,"imxrt_ral::xtalosc24m::MISC0_TOG::CLKGATE_CTRL::RW"],[79850,"imxrt_ral::xtalosc24m::MISC0_TOG::CLKGATE_DELAY"],[79855,"imxrt_ral::xtalosc24m::MISC0_TOG::CLKGATE_DELAY::RW"],[79863,"imxrt_ral::xtalosc24m::MISC0_TOG::DISCON_HIGH_SNVS"],[79868,"imxrt_ral::xtalosc24m::MISC0_TOG::DISCON_HIGH_SNVS::RW"],[79870,"imxrt_ral::xtalosc24m::MISC0_TOG::OSC_I"],[79875,"imxrt_ral::xtalosc24m::MISC0_TOG::OSC_I::RW"],[79879,"imxrt_ral::xtalosc24m::MISC0_TOG::OSC_XTALOK"],[79884,"imxrt_ral::xtalosc24m::MISC0_TOG::OSC_XTALOK_EN"],[79889,"imxrt_ral::xtalosc24m::MISC0_TOG::REFTOP_PWD"],[79894,"imxrt_ral::xtalosc24m::MISC0_TOG::REFTOP_SELFBIASOFF"],[79899,"imxrt_ral::xtalosc24m::MISC0_TOG::REFTOP_SELFBIASOFF::RW"],[79901,"imxrt_ral::xtalosc24m::MISC0_TOG::REFTOP_VBGADJ"],[79906,"imxrt_ral::xtalosc24m::MISC0_TOG::REFTOP_VBGADJ::RW"],[79914,"imxrt_ral::xtalosc24m::MISC0_TOG::REFTOP_VBGUP"],[79919,"imxrt_ral::xtalosc24m::MISC0_TOG::RTC_XTAL_SOURCE"],[79924,"imxrt_ral::xtalosc24m::MISC0_TOG::RTC_XTAL_SOURCE::RW"],[79926,"imxrt_ral::xtalosc24m::MISC0_TOG::STOP_MODE_CONFIG"],[79931,"imxrt_ral::xtalosc24m::MISC0_TOG::STOP_MODE_CONFIG::RW"],[79935,"imxrt_ral::xtalosc24m::MISC0_TOG::VID_PLL_PREDIV"],[79940,"imxrt_ral::xtalosc24m::MISC0_TOG::VID_PLL_PREDIV::RW"],[79942,"imxrt_ral::xtalosc24m::MISC0_TOG::XTAL_24M_PWD"],[79947,"imxrt_ral::xtalosc24m::OSC_CONFIG0"],[79955,"imxrt_ral::xtalosc24m::OSC_CONFIG0::BYPASS"],[79960,"imxrt_ral::xtalosc24m::OSC_CONFIG0::ENABLE"],[79965,"imxrt_ral::xtalosc24m::OSC_CONFIG0::HYST_MINUS"],[79970,"imxrt_ral::xtalosc24m::OSC_CONFIG0::HYST_PLUS"],[79975,"imxrt_ral::xtalosc24m::OSC_CONFIG0::INVERT"],[79980,"imxrt_ral::xtalosc24m::OSC_CONFIG0::RC_OSC_PROG"],[79985,"imxrt_ral::xtalosc24m::OSC_CONFIG0::RC_OSC_PROG_CUR"],[79990,"imxrt_ral::xtalosc24m::OSC_CONFIG0::START"],[79995,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR"],[80003,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::BYPASS"],[80008,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::ENABLE"],[80013,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::HYST_MINUS"],[80018,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::HYST_PLUS"],[80023,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::INVERT"],[80028,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::RC_OSC_PROG"],[80033,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::RC_OSC_PROG_CUR"],[80038,"imxrt_ral::xtalosc24m::OSC_CONFIG0_CLR::START"],[80043,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET"],[80051,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::BYPASS"],[80056,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::ENABLE"],[80061,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::HYST_MINUS"],[80066,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::HYST_PLUS"],[80071,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::INVERT"],[80076,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::RC_OSC_PROG"],[80081,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::RC_OSC_PROG_CUR"],[80086,"imxrt_ral::xtalosc24m::OSC_CONFIG0_SET::START"],[80091,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG"],[80099,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::BYPASS"],[80104,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::ENABLE"],[80109,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::HYST_MINUS"],[80114,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::HYST_PLUS"],[80119,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::INVERT"],[80124,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::RC_OSC_PROG"],[80129,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::RC_OSC_PROG_CUR"],[80134,"imxrt_ral::xtalosc24m::OSC_CONFIG0_TOG::START"],[80139,"imxrt_ral::xtalosc24m::OSC_CONFIG1"],[80141,"imxrt_ral::xtalosc24m::OSC_CONFIG1::COUNT_RC_CUR"],[80146,"imxrt_ral::xtalosc24m::OSC_CONFIG1::COUNT_RC_TRG"],[80151,"imxrt_ral::xtalosc24m::OSC_CONFIG1_CLR"],[80153,"imxrt_ral::xtalosc24m::OSC_CONFIG1_CLR::COUNT_RC_CUR"],[80158,"imxrt_ral::xtalosc24m::OSC_CONFIG1_CLR::COUNT_RC_TRG"],[80163,"imxrt_ral::xtalosc24m::OSC_CONFIG1_SET"],[80165,"imxrt_ral::xtalosc24m::OSC_CONFIG1_SET::COUNT_RC_CUR"],[80170,"imxrt_ral::xtalosc24m::OSC_CONFIG1_SET::COUNT_RC_TRG"],[80175,"imxrt_ral::xtalosc24m::OSC_CONFIG1_TOG"],[80177,"imxrt_ral::xtalosc24m::OSC_CONFIG1_TOG::COUNT_RC_CUR"],[80182,"imxrt_ral::xtalosc24m::OSC_CONFIG1_TOG::COUNT_RC_TRG"],[80187,"imxrt_ral::xtalosc24m::OSC_CONFIG2"],[80191,"imxrt_ral::xtalosc24m::OSC_CONFIG2::CLK_1M_ERR_FL"],[80196,"imxrt_ral::xtalosc24m::OSC_CONFIG2::COUNT_1M_TRG"],[80201,"imxrt_ral::xtalosc24m::OSC_CONFIG2::ENABLE_1M"],[80206,"imxrt_ral::xtalosc24m::OSC_CONFIG2::MUX_1M"],[80211,"imxrt_ral::xtalosc24m::OSC_CONFIG2_CLR"],[80215,"imxrt_ral::xtalosc24m::OSC_CONFIG2_CLR::CLK_1M_ERR_FL"],[80220,"imxrt_ral::xtalosc24m::OSC_CONFIG2_CLR::COUNT_1M_TRG"],[80225,"imxrt_ral::xtalosc24m::OSC_CONFIG2_CLR::ENABLE_1M"],[80230,"imxrt_ral::xtalosc24m::OSC_CONFIG2_CLR::MUX_1M"],[80235,"imxrt_ral::xtalosc24m::OSC_CONFIG2_SET"],[80239,"imxrt_ral::xtalosc24m::OSC_CONFIG2_SET::CLK_1M_ERR_FL"],[80244,"imxrt_ral::xtalosc24m::OSC_CONFIG2_SET::COUNT_1M_TRG"],[80249,"imxrt_ral::xtalosc24m::OSC_CONFIG2_SET::ENABLE_1M"],[80254,"imxrt_ral::xtalosc24m::OSC_CONFIG2_SET::MUX_1M"],[80259,"imxrt_ral::xtalosc24m::OSC_CONFIG2_TOG"],[80263,"imxrt_ral::xtalosc24m::OSC_CONFIG2_TOG::CLK_1M_ERR_FL"],[80268,"imxrt_ral::xtalosc24m::OSC_CONFIG2_TOG::COUNT_1M_TRG"],[80273,"imxrt_ral::xtalosc24m::OSC_CONFIG2_TOG::ENABLE_1M"],[80278,"imxrt_ral::xtalosc24m::OSC_CONFIG2_TOG::MUX_1M"],[80283,"core::fmt"],[80284,"core::fmt"],[80285,"core::result"],[80286,"core::any"],[80287,"core::option"]],"d":["123 - ACMP1","123 - ACMP1","124 - ACMP2","124 - ACMP2","125 - ACMP3","125 - ACMP3","126 - ACMP4","126 - ACMP4","","67 - ADC1","67 - ADC1","","68 - ADC2","68 - ADC2","","121 - ADC_ETC_ERROR_IRQ","121 - ADC_ETC_ERROR_IRQ","118 - ADC_ETC_IRQ0","118 - ADC_ETC_IRQ0","119 - ADC_ETC_IRQ1","119 - ADC_ETC_IRQ1","120 - ADC_ETC_IRQ2","120 - ADC_ETC_IRQ2","","","","","","","","55 - BEE","55 - BEE","","36 - CAN1","36 - CAN1","","37 - CAN2","37 - CAN2","","154 - CAN3","154 - CAN3","","95 - CCM_1","95 - CCM_1","96 - CCM_2","96 - CCM_2","","","","","","","43 - CSI","43 - CSI","","49 - CSU","49 - CSU","","69 - DCDC","69 - DCDC","","50 - DCP","50 - DCP","51 - DCP_VMI","51 - DCP_VMI","","0 - DMA0_DMA16","0 - DMA0_DMA16","10 - DMA10_DMA26","10 - DMA10_DMA26","11 - DMA11_DMA27","11 - DMA11_DMA27","12 - DMA12_DMA28","12 - DMA12_DMA28","13 - DMA13_DMA29","13 - DMA13_DMA29","14 - DMA14_DMA30","14 - DMA14_DMA30","15 - DMA15_DMA31","15 - DMA15_DMA31","1 - DMA1_DMA17","1 - DMA1_DMA17","2 - DMA2_DMA18","2 - DMA2_DMA18","3 - DMA3_DMA19","3 - DMA3_DMA19","4 - DMA4_DMA20","4 - DMA4_DMA20","5 - DMA5_DMA21","5 - DMA5_DMA21","6 - DMA6_DMA22","6 - DMA6_DMA22","7 - DMA7_DMA23","7 - DMA7_DMA23","8 - DMA8_DMA24","8 - DMA8_DMA24","9 - DMA9_DMA25","9 - DMA9_DMA25","","16 - DMA_ERROR","16 - DMA_ERROR","","129 - ENC1","129 - ENC1","","130 - ENC2","130 - ENC2","","131 - ENC3","131 - ENC3","","132 - ENC4","132 - ENC4","114 - ENET","114 - ENET","","","152 - ENET2","152 - ENET2","153 - ENET2_1588_TIMER","153 - ENET2_1588_TIMER","115 - ENET_1588_TIMER","115 - ENET_1588_TIMER","","94 - EWM","94 - EWM","","90 - FLEXIO1","90 - FLEXIO1","","91 - FLEXIO2","91 - FLEXIO2","","156 - FLEXIO3","156 - FLEXIO3","","38 - FLEXRAM","38 - FLEXRAM","108 - FLEXSPI","108 - FLEXSPI","","","107 - FLEXSPI2","107 - FLEXSPI2","","97 - GPC","97 - GPC","","80 - GPIO1_COMBINED_0_15","80 - GPIO1_COMBINED_0_15","81 - GPIO1_COMBINED_16_31","81 - GPIO1_COMBINED_16_31","72 - GPIO1_INT0","72 - GPIO1_INT0","73 - GPIO1_INT1","73 - GPIO1_INT1","74 - GPIO1_INT2","74 - GPIO1_INT2","75 - GPIO1_INT3","75 - GPIO1_INT3","76 - GPIO1_INT4","76 - GPIO1_INT4","77 - GPIO1_INT5","77 - GPIO1_INT5","78 - GPIO1_INT6","78 - GPIO1_INT6","79 - GPIO1_INT7","79 - GPIO1_INT7","","82 - GPIO2_COMBINED_0_15","82 - GPIO2_COMBINED_0_15","83 - GPIO2_COMBINED_16_31","83 - GPIO2_COMBINED_16_31","","84 - GPIO3_COMBINED_0_15","84 - GPIO3_COMBINED_0_15","85 - GPIO3_COMBINED_16_31","85 - GPIO3_COMBINED_16_31","","86 - GPIO4_COMBINED_0_15","86 - GPIO4_COMBINED_0_15","87 - GPIO4_COMBINED_16_31","87 - GPIO4_COMBINED_16_31","","88 - GPIO5_COMBINED_0_15","88 - GPIO5_COMBINED_0_15","89 - GPIO5_COMBINED_16_31","89 - GPIO5_COMBINED_16_31","","157 - GPIO6_7_8_9","157 - GPIO6_7_8_9","","","","41 - GPR (aka “GPC”) interrupt request","41 - GPR (aka “GPC”) interrupt request","","100 - GPT1","100 - GPT1","","101 - GPT2","101 - GPT2","","","","","An owned peripheral of type <code>T</code>, instance <code>N</code>.","Instances for all of this device’s peripherals.","","","39 - KPP","39 - KPP","","42 - LCDIF","42 - LCDIF","","28 - LPI2C1","28 - LPI2C1","","29 - LPI2C2","29 - LPI2C2","","30 - LPI2C3","30 - LPI2C3","","31 - LPI2C4","31 - LPI2C4","","32 - LPSPI1","32 - LPSPI1","","33 - LPSPI2","33 - LPSPI2","","34 - LPSPI3","34 - LPSPI3","","35 - LPSPI4","35 - LPSPI4","","20 - LPUART1","20 - LPUART1","","21 - LPUART2","21 - LPUART2","","22 - LPUART3","22 - LPUART3","","23 - LPUART4","23 - LPUART4","","24 - LPUART5","24 - LPUART5","","25 - LPUART6","25 - LPUART6","","26 - LPUART7","26 - LPUART7","","27 - LPUART8","27 - LPUART8","Number available in the NVIC for configuring priority","","","","122 - PIT","122 - PIT","","61 - PMU_EVENT","61 - PMU_EVENT","","102 - PWM1_0","102 - PWM1_0","103 - PWM1_1","103 - PWM1_1","104 - PWM1_2","104 - PWM1_2","105 - PWM1_3","105 - PWM1_3","106 - PWM1_FAULT","106 - PWM1_FAULT","","137 - PWM2_0","137 - PWM2_0","138 - PWM2_1","138 - PWM2_1","139 - PWM2_2","139 - PWM2_2","140 - PWM2_3","140 - PWM2_3","141 - PWM2_FAULT","141 - PWM2_FAULT","","142 - PWM3_0","142 - PWM3_0","143 - PWM3_1","143 - PWM3_1","144 - PWM3_2","144 - PWM3_2","145 - PWM3_3","145 - PWM3_3","146 - PWM3_FAULT","146 - PWM3_FAULT","","147 - PWM4_0","147 - PWM4_0","148 - PWM4_1","148 - PWM4_1","149 - PWM4_2","149 - PWM4_2","150 - PWM4_3","150 - PWM4_3","151 - PWM4_FAULT","151 - PWM4_FAULT","","44 - PXP","44 - PXP","","A read-only register of type T.","","93 - RTWDOG","93 - RTWDOG","A read-write register of type T.","","56 - SAI1","56 - SAI1","","57 - SAI2","57 - SAI2","","58 - SAI3_RX","58 - SAI3_RX","59 - SAI3_TX","59 - SAI3_TX","","109 - SEMC","109 - SEMC","","46 - SNVS_HP_WRAPPER","46 - SNVS_HP_WRAPPER","47 - SNVS_HP_WRAPPER_TZ","47 - SNVS_HP_WRAPPER_TZ","48 - SNVS_LP_WRAPPER","48 - SNVS_LP_WRAPPER","The instance number for a peripheral singleton.","","60 - SPDIF","60 - SPDIF","","98 - SRC","98 - SRC","","63 - TEMP_LOW_HIGH","63 - TEMP_LOW_HIGH","64 - TEMP_PANIC","64 - TEMP_PANIC","","133 - TMR1","133 - TMR1","","134 - TMR2","134 - TMR2","","135 - TMR3","135 - TMR3","","136 - TMR4","136 - TMR4","","53 - TRNG","53 - TRNG","","40 - TSC_DIG","40 - TSC_DIG","","","","","","","","113 - USB_OTG1","113 - USB_OTG1","112 - USB_OTG2","112 - USB_OTG2","65 - USB_PHY1","65 - USB_PHY1","66 - USB_PHY2","66 - USB_PHY2","","110 - USDHC1","110 - USDHC1","","111 - USDHC2","111 - USDHC2","Vouches for an <code>Instance&lt;T, N&gt;</code>’s validity.","","92 - WDOG1","92 - WDOG1","","45 - WDOG2","45 - WDOG2","A write-only register of type T.","116 - XBAR1_IRQ_0_1","116 - XBAR1_IRQ_0_1","117 - XBAR1_IRQ_2_3","117 - XBAR1_IRQ_2_3","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire all peripheral instances.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","Modify a RWRegister or UnsafeRWRegister.","Create an arbitrary <code>Instance</code> from a pointer to <code>T</code>.","","","","","","","","Reads the value of the register.","Reads the value of the register.","Read the value from a RORegister, RWRegister, …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Writes a new value to the register.","Writes a new value to the register.","Write to a RWRegister or UnsafeRWRegister.","","","","","Analog-to-Digital Converter","","Analog-to-Digital Converter","Calibration value register","Calibration value register","Configuration register","Configuration register","Compare value register","Compare value register","General control register","General control register","General status register","General status register","Control register for hardware triggers","Control register for hardware triggers","Control register for hardware triggers","Control register for hardware triggers","Status register for HW triggers","Status register for HW triggers","","Offset correction value register","Offset correction value register","Data result register for HW triggers","Data result register for HW triggers","Data result register for HW triggers","Data result register for HW triggers","Analog-to-Digital Converter","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Calibration Result Value","","","","","","High Speed Configuration","Input Clock Select","Clock Divide Select","Low-Power Configuration","Long Sample Time Configuration","Defines the sample time duration","Conversion Trigger Select","Hardware Average select","Conversion Mode Selection","Data Overwrite Enable","Voltage Reference Selection","","","","","","Normal conversion selected.","High speed conversion selected.","","","","","","IPG clock","IPG clock divided by 2","Asynchronous clock (ADACK)","","","","","","Input clock","Input clock / 2","Input clock / 4","Input clock / 8","","","","","","ADC hard block not in low power mode.","ADC hard block in low power mode.","","","","","","Short sample mode.","Long sample mode.","","","","","","Sample period (ADC clocks) = 2 if ADLSMP=0b Sample period …","Sample period (ADC clocks) = 4 if ADLSMP=0b Sample period …","Sample period (ADC clocks) = 6 if ADLSMP=0b Sample period …","Sample period (ADC clocks) = 8 if ADLSMP=0b Sample period …","","","","","","Software trigger selected","Hardware trigger selected","","","","","","4 samples averaged","8 samples averaged","16 samples averaged","32 samples averaged","","","","","","8-bit conversion","10-bit conversion","12-bit conversion","","","","","","Disable the overwriting. Existing Data in Data result …","Enable the overwriting.","","","","","","Selects VREFH/VREFL as reference voltage.","Compare Value 1","Compare Value 2","","","","","","","","","","","Compare Function Enable","Compare Function Greater Than Enable","Compare Function Range Enable","Asynchronous clock output enable","Continuous Conversion Enable","Hardware average enable","Calibration","DMA Enable","","","","","","Compare function disabled","Compare function enabled","","","","","","Configures “Less Than Threshold, Outside Range Not …","Configures “Greater Than Or Equal To Threshold, Outside …","","","","","","Range function disabled. Only the compare value 1 of …","Range function enabled. Both compare values of ADC_CV …","","","","","","Asynchronous clock output disabled; Asynchronous clock …","Asynchronous clock and clock output enabled regardless of …","","","","","","One conversion or one set of conversions if the hardware …","Continuous conversions or sets of conversions if the …","","","","","","Hardware average function disabled","Hardware average function enabled","","","","","","","","","","","DMA disabled (default)","DMA enabled","Conversion Active","Asynchronous wakeup interrupt status","Calibration Failed Flag","","","","","","Conversion not in progress.","Conversion in progress.","","","","","","No asynchronous interrupt.","Asynchronous wake up interrupt occurred in stop mode.","","","","","","Calibration completed normally.","Calibration failed. ADC accuracy specifications are not …","Input Channel Select","Conversion Complete Interrupt Enable/Disable Control","Input Channel Select","Conversion Complete Interrupt Enable/Disable Control","","","","","","External channel selection from ADC_ETC","VREFSH = internal channel, for ADC self-test, hard …","Conversion Disabled. Hardware Triggers will not initiate …","","","","","","Conversion complete interrupt disabled","Conversion complete interrupt enabled","","","","","","External channel selection from ADC_ETC","VREFSH = internal channel, for ADC self-test, hard …","Conversion Disabled. Hardware Triggers will not initiate …","","","","","","Conversion complete interrupt disabled","Conversion complete interrupt enabled","Conversion Complete Flag","","","","","","Offset value","Sign bit","","","","","","","","","","","The offset value is added with the raw result","The offset value is subtracted from the raw converted value","Data (result of an ADC conversion)","Data (result of an ADC conversion)","","","","","","","","","","","","ADC_ETC","ADC_ETC Global Control Register","ADC_ETC Global Control Register","ETC DMA control Register","ETC DMA control Register","ETC DONE0 and DONE1 IRQ State Register","ETC DONE0 and DONE1 IRQ State Register","ETC DONE_2 and DONE_ERR IRQ State Register","ETC DONE_2 and DONE_ERR IRQ State Register","","ADC_ETC","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG0 Counter Register","ETC_TRIG0 Counter Register","ETC_TRIG0 Control Register","ETC_TRIG0 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG1 Counter Register","ETC_TRIG1 Counter Register","ETC_TRIG1 Control Register","ETC_TRIG1 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG2 Counter Register","ETC_TRIG2 Counter Register","ETC_TRIG2 Control Register","ETC_TRIG2 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG3 Counter Register","ETC_TRIG3 Counter Register","ETC_TRIG3 Control Register","ETC_TRIG3 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG4 Counter Register","ETC_TRIG4 Counter Register","ETC_TRIG4 Control Register","ETC_TRIG4 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG5 Counter Register","ETC_TRIG5 Counter Register","ETC_TRIG5 Control Register","ETC_TRIG5 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG6 Counter Register","ETC_TRIG6 Counter Register","ETC_TRIG6 Control Register","ETC_TRIG6 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 0/1 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 2/3 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 4/5 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG Chain 6/7 Register","ETC_TRIG7 Counter Register","ETC_TRIG7 Counter Register","ETC_TRIG7 Control Register","ETC_TRIG7 Control Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 1/0 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 3/2 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 5/4 Register","ETC_TRIG Result Data 7/6 Register","ETC_TRIG Result Data 7/6 Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","1’b0: Trig DMA_REQ with latched signal, REQ will be …","TSC0 TRIG enable register. 1’b1: enable external TSC0 …","External TSC0 trigger priority, 7 is Highest, 0 is lowest .","TSC1 TRIG enable register. 1’b1: enable external TSC1 …","External TSC1 trigger priority, 7 is Highest, 0 is lowest .","Pre-divider for trig delay and interval .","Software reset, high active. When write 1 ,all logical …","TRIG enable register","1’b1: TSC is bypassed to ADC2. 1’b0: TSC not bypassed. …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","When TRIG0 done enable DMA request","When TRIG0 done DMA request detection","When TRIG1 done enable DMA request","When TRIG1 done DMA request detection","When TRIG2 done enable DMA request","When TRIG2 done DMA request detection","When TRIG3 done enable DMA request","When TRIG3 done DMA request detection","When TRIG4 done enable DMA request","When TRIG4 done DMA request detection","When TRIG5 done enable DMA request","When TRIG5 done DMA request detection","When TRIG6 done enable DMA request","When TRIG6 done DMA request detection","When TRIG7 done enable DMA request","When TRIG7 done DMA request detection","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIG0 done0 interrupt detection","TRIG0 done1 interrupt detection","TRIG1 done0 interrupt detection","TRIG1 done1 interrupt detection","TRIG2 done0 interrupt detection","TRIG2 done1 interrupt detection","TRIG3 done0 interrupt detection","TRIG3 done1 interrupt detection","TRIG4 done0 interrupt detection","TRIG4 done1 interrupt detection","TRIG5 done0 interrupt detection","TRIG5 done1 interrupt detection","TRIG6 done0 interrupt detection","TRIG6 done1 interrupt detection","TRIG7 done0 interrupt detection","TRIG7 done1 interrupt detection","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIG0 done2 interrupt detection","TRIG0 error interrupt detection","TRIG1 done2 interrupt detection","TRIG1 error interrupt detection","TRIG2 done2 interrupt detection","TRIG2 error interrupt detection","TRIG3 done2 interrupt detection","TRIG3 error interrupt detection","TRIG4 done2 interrupt detection","TRIG4 error interrupt detection","TRIG5 done2 interrupt detection","TRIG5 error interrupt detection","TRIG6 done2 interrupt detection","TRIG6 error interrupt detection","TRIG7 done2 interrupt detection","TRIG7 error interrupt detection","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection. For more …","CHAIN1 HWTS ADC hardware trigger selection. For more …","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER. This register is …","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection","CHAIN1 HWTS ADC hardware trigger selection","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER. This register is …","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection","CHAIN1 HWTS ADC hardware trigger selection","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER. This register is …","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection","CHAIN1 HWTS ADC hardware trigger selection","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER. This register is …","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection","CHAIN1 HWTS ADC hardware trigger selection","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER. This register is …","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection","CHAIN1 HWTS ADC hardware trigger selection","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection","CHAIN1 HWTS ADC hardware trigger selection","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER. This register is …","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","CHAIN0 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN1 B2B 1’b0: Disable B2B, wait until interval is …","CHAIN0 CSEL ADC channel selection","CHAIN1 CSEL ADC channel selection","CHAIN0 HWTS ADC hardware trigger selection","CHAIN1 HWTS ADC hardware trigger selection","CHAIN0 IE 2’b00: No interrupt when finished 2’b01: …","CHAIN1 IE 2’b00: No interrupt when finished 2’b01: …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN2 B2B","CHAIN3 B2B","CHAIN2 CSEL","CHAIN3 CSEL","CHAIN2 HWTS","CHAIN3 HWTS","CHAIN2 IE","CHAIN3 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN4 B2B","CHAIN5 B2B","CHAIN4 CSEL","CHAIN5 CSEL","CHAIN4 HWTS","CHAIN5 HWTS","CHAIN4 IE","CHAIN5 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","CHAIN6 B2B","CHAIN7 B2B","CHAIN6 CSEL","CHAIN7 CSEL","CHAIN6 HWTS","CHAIN7 HWTS","CHAIN6 IE","CHAIN7 IE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TRIGGER initial delay counter","TRIGGER sampling interval counter","","","","","","","","","","","Software write 1 as the TRIGGER. This register is …","TRIG mode control . 1’b0: Disable sync mode; 1’b1: …","TRIG chain length to the ADC. 0: Trig length is 1; … 7: …","TRIG mode register. 1’b0: hardware trigger. 1’b1: …","External trigger priority, 7 is highest, 0 is lowest .","","","","","","","","","","","","","","","","","","","","","","","","","","Result DATA0","Result DATA1","","","","","","","","","","","Result DATA2","Result DATA3","","","","","","","","","","","Result DATA4","Result DATA5","","","","","","","","","","","Result DATA6","Result DATA7","","","","","","","","","","","","AIPSTZ Control Registers","","AIPSTZ Control Registers","","AIPSTZ Control Registers","","AIPSTZ Control Registers","","Master Priviledge Registers","Master Priviledge Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","Off-Platform Peripheral Access Control Registers","AIPSTZ Control Registers","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Master 0 Priviledge, Buffer, Read, Write Control","Master 1 Priviledge, Buffer, Read, Write Control","Master 2 Priviledge, Buffer, Read, Write Control","Master 3 Priviledge, Buffer, Read, Write Control.","Master 5 Priviledge, Buffer, Read, Write Control.","","","","","","Accesses from this master are forced to user-mode …","Accesses from this master are not forced to user-mode. The …","","","","","","Accesses from this master are forced to user-mode …","Accesses from this master are not forced to user-mode. The …","","","","","","Accesses from this master are forced to user-mode …","Accesses from this master are not forced to user-mode. The …","","","","","","Accesses from this master are forced to user-mode …","Accesses from this master are not forced to user-mode. The …","","","","","","Accesses from this master are forced to user-mode …","Accesses from this master are not forced to user-mode. The …","Off-platform Peripheral Access Control 0","Off-platform Peripheral Access Control 1","Off-platform Peripheral Access Control 2","Off-platform Peripheral Access Control 3","Off-platform Peripheral Access Control 4","Off-platform Peripheral Access Control 5","Off-platform Peripheral Access Control 6","Off-platform Peripheral Access Control 7","Off-platform Peripheral Access Control 10","Off-platform Peripheral Access Control 11","Off-platform Peripheral Access Control 12","Off-platform Peripheral Access Control 13","Off-platform Peripheral Access Control 14","Off-platform Peripheral Access Control 15","Off-platform Peripheral Access Control 8","Off-platform Peripheral Access Control 9","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","Off-platform Peripheral Access Control 16","Off-platform Peripheral Access Control 17","Off-platform Peripheral Access Control 18","Off-platform Peripheral Access Control 19","Off-platform Peripheral Access Control 20","Off-platform Peripheral Access Control 21","Off-platform Peripheral Access Control 22","Off-platform Peripheral Access Control 23","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","Off-platform Peripheral Access Control 24","Off-platform Peripheral Access Control 25","Off-platform Peripheral Access Control 26","Off-platform Peripheral Access Control 27","Off-platform Peripheral Access Control 28","Off-platform Peripheral Access Control 29","Off-platform Peripheral Access Control 30","Off-platform Peripheral Access Control 31","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","Off-platform Peripheral Access Control 32","Off-platform Peripheral Access Control 33","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","","","","","Accesses from an untrusted master are allowed.","Accesses from an untrusted master are not allowed. If an …","","AND/OR/INVERT module","","AND/OR/INVERT module","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 0 and 1 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","Boolean Function Term 2 and 3 Configuration Register for …","","AND/OR/INVERT module","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Product term 0, A input configuration","Product term 0, B input configuration","Product term 0, C input configuration","Product term 0, D input configuration","Product term 1, A input configuration","Product term 1, B input configuration","Product term 1, C input configuration","Product term 1, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","Product term 0, A input configuration","Product term 0, B input configuration","Product term 0, C input configuration","Product term 0, D input configuration","Product term 1, A input configuration","Product term 1, B input configuration","Product term 1, C input configuration","Product term 1, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","Product term 0, A input configuration","Product term 0, B input configuration","Product term 0, C input configuration","Product term 0, D input configuration","Product term 1, A input configuration","Product term 1, B input configuration","Product term 1, C input configuration","Product term 1, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","Product term 0, A input configuration","Product term 0, B input configuration","Product term 0, C input configuration","Product term 0, D input configuration","Product term 1, A input configuration","Product term 1, B input configuration","Product term 1, C input configuration","Product term 1, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","Product term 2, A input configuration","Product term 2, B input configuration","Product term 2, C input configuration","Product term 2, D input configuration","Product term 3, A input configuration","Product term 3, B input configuration","Product term 3, C input configuration","Product term 3, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","Product term 2, A input configuration","Product term 2, B input configuration","Product term 2, C input configuration","Product term 2, D input configuration","Product term 3, A input configuration","Product term 3, B input configuration","Product term 3, C input configuration","Product term 3, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","Product term 2, A input configuration","Product term 2, B input configuration","Product term 2, C input configuration","Product term 2, D input configuration","Product term 3, A input configuration","Product term 3, B input configuration","Product term 3, C input configuration","Product term 3, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","Product term 2, A input configuration","Product term 2, B input configuration","Product term 2, C input configuration","Product term 2, D input configuration","Product term 3, A input configuration","Product term 3, B input configuration","Product term 3, C input configuration","Product term 3, D input configuration","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","","","","","","Force the A input in this product term to a logical zero","Pass the A input in this product term","Complement the A input in this product term","Force the A input in this product term to a logical one","","","","","","Force the B input in this product term to a logical zero","Pass the B input in this product term","Complement the B input in this product term","Force the B input in this product term to a logical one","","","","","","Force the C input in this product term to a logical zero","Pass the C input in this product term","Complement the C input in this product term","Force the C input in this product term to a logical one","","","","","","Force the D input in this product term to a logical zero","Pass the D input in this product term","Complement the D input in this product term","Force the D input in this product term to a logical one","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","","Bus Encryption Engine","BEE Control Register","BEE Control Register","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","no description available","","no description available","no description available","no description available","no description available","Bus Encryption Engine","no description available","no description available","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Signed offset for BEE region 0","Lock bits for addr_offset0","","","","","","","","","","","Signed offset for BEE region 1","Lock bits for addr_offset1","","","","","","","","","","","AES 128 key from software","","","","","","AES 128 key from software","","","","","","AES 128 key from software","","","","","","AES 128 key from software","","","","","","Enable access permission control When AC_PROT_EN is …","Lock bit for ac_prot","BEE enable bit","Lock bit for bee_enable","AES mode of region0","Lock bit for region0 ctrl_aes_mode","AES mode of region1","Lock bit for region1 ctrl_aes_mode","Clock enable input, low inactive","Lock bit for ctrl_clk_en","Soft reset input, low active","Lock bit for ctrl_sftrst","AES key region select","Lock bit for key_region_sel","AES-128 key is ready","Lock bit for key_valid","Endian swap control for the 16 bytes input and output data …","Lock bit for little_endian","Lock bit for region0 AES key","Lock bit for region1 address boundary","Lock bit for region1 AES key","Security level of the allowed access for memory region0","Lock bits for security_level_r0","Security level of the allowed access for memory region1","Lock bits for security_level_r1","","","","","","","","","","","","","","","","Disable BEE","Enable BEE","","","","","","","","","","","ECB","CTR","","","","","","","","","","","ECB","CTR","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Load AES key for region0","Load AES key for region1","","","","","","","","","","","","","","","","","","","","","The input and output data of the AES core is swapped as …","The input and output data of AES core is not swapped.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Nonce0 from software for CTR, for region0. …","","","","","","Nonce0 from software for CTR, for region0. …","","","","","","Nonce0 from software for CTR, for region0. …","","","","","","Nonce0 from software for CTR, for region0. …","","","","","","Nonce1 from software for CTR, for region1. …","","","","","","Nonce1 from software for CTR, for region1. …","","","","","","Nonce1 from software for CTR, for region1. …","","","","","","Nonce1 from software for CTR, for region1. …","","","","","","Address lower limit of region1","","","","","","Address upper limit of region1","","","","","","1’b1: BEE is idle; 1’b0: BEE is active","bit 7: Protected region-3 access violation bit 6: …","","","","","","","","","","","","FLEXCAN","","FLEXCAN","CRC Register","CRC Register","Control 1 Register","Control 1 Register","Control 2 Register","Control 2 Register","Debug 1 register","Debug 1 register","Debug 2 register","Debug 2 register","Error Counter Register","Error Counter Register","Error and Status 1 Register","Error and Status 1 Register","Error and Status 2 Register","Error and Status 2 Register","Glitch Filter Width Registers","Glitch Filter Width Registers","Interrupt Flags 1 Register","Interrupt Flags 1 Register","Interrupt Flags 2 Register","Interrupt Flags 2 Register","Interrupt Masks 1 Register","Interrupt Masks 1 Register","Interrupt Masks 2 Register","Interrupt Masks 2 Register","","Module Configuration Register","Module Configuration Register","Rx Buffer 14 Mask Register","Rx Buffer 14 Mask Register","Rx Buffer 15 Mask Register","Rx Buffer 15 Mask Register","Rx FIFO Global Mask Register","Rx FIFO Global Mask Register","Rx FIFO Information Register","Rx FIFO Information Register","Rx Individual Mask Registers","Rx Individual Mask Registers","Rx Mailboxes Global Mask Register","Rx Mailboxes Global Mask Register","FLEXCAN","Free Running Timer Register","Free Running Timer Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","","CAN","CAN Bit Timing Register","CAN Bit Timing Register","CRC Register","CRC Register","Message Buffer 0 CS Register","Message Buffer 0 CS Register","Message Buffer 1 CS Register","Message Buffer 1 CS Register","Message Buffer 10 CS Register","Message Buffer 10 CS Register","Message Buffer 11 CS Register","Message Buffer 11 CS Register","Message Buffer 12 CS Register","Message Buffer 12 CS Register","Message Buffer 13 CS Register","Message Buffer 13 CS Register","Message Buffer 14 CS Register","Message Buffer 14 CS Register","Message Buffer 15 CS Register","Message Buffer 15 CS Register","Message Buffer 16 CS Register","Message Buffer 16 CS Register","Message Buffer 17 CS Register","Message Buffer 17 CS Register","Message Buffer 18 CS Register","Message Buffer 18 CS Register","Message Buffer 19 CS Register","Message Buffer 19 CS Register","Message Buffer 2 CS Register","Message Buffer 2 CS Register","Message Buffer 20 CS Register","Message Buffer 20 CS Register","Message Buffer 21 CS Register","Message Buffer 21 CS Register","Message Buffer 22 CS Register","Message Buffer 22 CS Register","Message Buffer 23 CS Register","Message Buffer 23 CS Register","Message Buffer 24 CS Register","Message Buffer 24 CS Register","Message Buffer 25 CS Register","Message Buffer 25 CS Register","Message Buffer 26 CS Register","Message Buffer 26 CS Register","Message Buffer 27 CS Register","Message Buffer 27 CS Register","Message Buffer 28 CS Register","Message Buffer 28 CS Register","Message Buffer 29 CS Register","Message Buffer 29 CS Register","Message Buffer 3 CS Register","Message Buffer 3 CS Register","Message Buffer 30 CS Register","Message Buffer 30 CS Register","Message Buffer 31 CS Register","Message Buffer 31 CS Register","Message Buffer 32 CS Register","Message Buffer 32 CS Register","Message Buffer 33 CS Register","Message Buffer 33 CS Register","Message Buffer 34 CS Register","Message Buffer 34 CS Register","Message Buffer 35 CS Register","Message Buffer 35 CS Register","Message Buffer 36 CS Register","Message Buffer 36 CS Register","Message Buffer 37 CS Register","Message Buffer 37 CS Register","Message Buffer 38 CS Register","Message Buffer 38 CS Register","Message Buffer 39 CS Register","Message Buffer 39 CS Register","Message Buffer 4 CS Register","Message Buffer 4 CS Register","Message Buffer 40 CS Register","Message Buffer 40 CS Register","Message Buffer 41 CS Register","Message Buffer 41 CS Register","Message Buffer 42 CS Register","Message Buffer 42 CS Register","Message Buffer 43 CS Register","Message Buffer 43 CS Register","Message Buffer 44 CS Register","Message Buffer 44 CS Register","Message Buffer 45 CS Register","Message Buffer 45 CS Register","Message Buffer 46 CS Register","Message Buffer 46 CS Register","Message Buffer 47 CS Register","Message Buffer 47 CS Register","Message Buffer 48 CS Register","Message Buffer 48 CS Register","Message Buffer 49 CS Register","Message Buffer 49 CS Register","Message Buffer 5 CS Register","Message Buffer 5 CS Register","Message Buffer 50 CS Register","Message Buffer 50 CS Register","Message Buffer 51 CS Register","Message Buffer 51 CS Register","Message Buffer 52 CS Register","Message Buffer 52 CS Register","Message Buffer 53 CS Register","Message Buffer 53 CS Register","Message Buffer 54 CS Register","Message Buffer 54 CS Register","Message Buffer 55 CS Register","Message Buffer 55 CS Register","Message Buffer 56 CS Register","Message Buffer 56 CS Register","Message Buffer 57 CS Register","Message Buffer 57 CS Register","Message Buffer 58 CS Register","Message Buffer 58 CS Register","Message Buffer 59 CS Register","Message Buffer 59 CS Register","Message Buffer 6 CS Register","Message Buffer 6 CS Register","Message Buffer 60 CS Register","Message Buffer 60 CS Register","Message Buffer 61 CS Register","Message Buffer 61 CS Register","Message Buffer 62 CS Register","Message Buffer 62 CS Register","Message Buffer 63 CS Register","Message Buffer 63 CS Register","Message Buffer 7 CS Register","Message Buffer 7 CS Register","Message Buffer 8 CS Register","Message Buffer 8 CS Register","Message Buffer 9 CS Register","Message Buffer 9 CS Register","Control 1 register","Control 1 register","Control 2 register","Control 2 register","Error Counter","Error Counter","Enhanced Data Phase CAN bit Timing","Enhanced Data Phase CAN bit Timing","Enhanced Nominal CAN Bit Timing","Enhanced Nominal CAN Bit Timing","Enhanced CAN Bit Timing Prescalers","Enhanced CAN Bit Timing Prescalers","Enhanced Rx FIFO Control Register","Enhanced Rx FIFO Control Register","Enhanced Rx FIFO Filter Element","Enhanced Rx FIFO Filter Element","Enhanced Rx FIFO Interrupt Enable register","Enhanced Rx FIFO Interrupt Enable register","Enhanced Rx FIFO Status Register","Enhanced Rx FIFO Status Register","Error and Status 1 register","Error and Status 1 register","Error and Status 2 register","Error and Status 2 register","Enhanced Transceiver Delay Compensation","Enhanced Transceiver Delay Compensation","CAN FD Bit Timing Register","CAN FD Bit Timing Register","CAN FD CRC Register","CAN FD CRC Register","CAN FD Control Register","CAN FD Control Register","High Resolution Time Stamp","High Resolution Time Stamp","Message Buffer 0 ID Register","Message Buffer 0 ID Register","Message Buffer 1 ID Register","Message Buffer 1 ID Register","Message Buffer 10 ID Register","Message Buffer 10 ID Register","Message Buffer 11 ID Register","Message Buffer 11 ID Register","Message Buffer 12 ID Register","Message Buffer 12 ID Register","Message Buffer 13 ID Register","Message Buffer 13 ID Register","Message Buffer 14 ID Register","Message Buffer 14 ID Register","Message Buffer 15 ID Register","Message Buffer 15 ID Register","Message Buffer 16 ID Register","Message Buffer 16 ID Register","Message Buffer 17 ID Register","Message Buffer 17 ID Register","Message Buffer 18 ID Register","Message Buffer 18 ID Register","Message Buffer 19 ID Register","Message Buffer 19 ID Register","Message Buffer 2 ID Register","Message Buffer 2 ID Register","Message Buffer 20 ID Register","Message Buffer 20 ID Register","Message Buffer 21 ID Register","Message Buffer 21 ID Register","Message Buffer 22 ID Register","Message Buffer 22 ID Register","Message Buffer 23 ID Register","Message Buffer 23 ID Register","Message Buffer 24 ID Register","Message Buffer 24 ID Register","Message Buffer 25 ID Register","Message Buffer 25 ID Register","Message Buffer 26 ID Register","Message Buffer 26 ID Register","Message Buffer 27 ID Register","Message Buffer 27 ID Register","Message Buffer 28 ID Register","Message Buffer 28 ID Register","Message Buffer 29 ID Register","Message Buffer 29 ID Register","Message Buffer 3 ID Register","Message Buffer 3 ID Register","Message Buffer 30 ID Register","Message Buffer 30 ID Register","Message Buffer 31 ID Register","Message Buffer 31 ID Register","Message Buffer 32 ID Register","Message Buffer 32 ID Register","Message Buffer 33 ID Register","Message Buffer 33 ID Register","Message Buffer 34 ID Register","Message Buffer 34 ID Register","Message Buffer 35 ID Register","Message Buffer 35 ID Register","Message Buffer 36 ID Register","Message Buffer 36 ID Register","Message Buffer 37 ID Register","Message Buffer 37 ID Register","Message Buffer 38 ID Register","Message Buffer 38 ID Register","Message Buffer 39 ID Register","Message Buffer 39 ID Register","Message Buffer 4 ID Register","Message Buffer 4 ID Register","Message Buffer 40 ID Register","Message Buffer 40 ID Register","Message Buffer 41 ID Register","Message Buffer 41 ID Register","Message Buffer 42 ID Register","Message Buffer 42 ID Register","Message Buffer 43 ID Register","Message Buffer 43 ID Register","Message Buffer 44 ID Register","Message Buffer 44 ID Register","Message Buffer 45 ID Register","Message Buffer 45 ID Register","Message Buffer 46 ID Register","Message Buffer 46 ID Register","Message Buffer 47 ID Register","Message Buffer 47 ID Register","Message Buffer 48 ID Register","Message Buffer 48 ID Register","Message Buffer 49 ID Register","Message Buffer 49 ID Register","Message Buffer 5 ID Register","Message Buffer 5 ID Register","Message Buffer 50 ID Register","Message Buffer 50 ID Register","Message Buffer 51 ID Register","Message Buffer 51 ID Register","Message Buffer 52 ID Register","Message Buffer 52 ID Register","Message Buffer 53 ID Register","Message Buffer 53 ID Register","Message Buffer 54 ID Register","Message Buffer 54 ID Register","Message Buffer 55 ID Register","Message Buffer 55 ID Register","Message Buffer 56 ID Register","Message Buffer 56 ID Register","Message Buffer 57 ID Register","Message Buffer 57 ID Register","Message Buffer 58 ID Register","Message Buffer 58 ID Register","Message Buffer 59 ID Register","Message Buffer 59 ID Register","Message Buffer 6 ID Register","Message Buffer 6 ID Register","Message Buffer 60 ID Register","Message Buffer 60 ID Register","Message Buffer 61 ID Register","Message Buffer 61 ID Register","Message Buffer 62 ID Register","Message Buffer 62 ID Register","Message Buffer 63 ID Register","Message Buffer 63 ID Register","Message Buffer 7 ID Register","Message Buffer 7 ID Register","Message Buffer 8 ID Register","Message Buffer 8 ID Register","Message Buffer 9 ID Register","Message Buffer 9 ID Register","Interrupt Flags 1 register","Interrupt Flags 1 register","Interrupt Flags 2 register","Interrupt Flags 2 register","Interrupt Masks 1 register","Interrupt Masks 1 register","Interrupt Masks 2 register","Interrupt Masks 2 register","","Message Buffer 0 WORD_16B Register","Message Buffer 0 WORD_16B Register","Message Buffer 0 WORD_16B Register","Message Buffer 0 WORD_16B Register","Message Buffer 0 WORD_32B Register","Message Buffer 0 WORD_32B Register","Message Buffer 0 WORD_32B Register","Message Buffer 0 WORD_32B Register","Message Buffer 0 WORD_64B Register","Message Buffer 0 WORD_64B Register","Message Buffer 0 WORD_64B Register","Message Buffer 0 WORD_64B Register","Message Buffer 0 WORD_64B Register","Message Buffer 0 WORD_64B Register","Message Buffer 0 WORD_64B Register","Message Buffer 0 WORD_64B Register","Message Buffer 10 WORD_16B Register","Message Buffer 10 WORD_16B Register","Message Buffer 10 WORD_16B Register","Message Buffer 10 WORD_16B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_32B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_64B Register","Message Buffer 10 WORD_8B Register","Message Buffer 10 WORD_8B Register","Message Buffer 10 WORD_8B Register","Message Buffer 10 WORD_8B Register","Message Buffer 11 CS Register","Message Buffer 11 CS Register","Message Buffer 11 ID Register","Message Buffer 11 ID Register","Message Buffer 11 WORD_16B Register","Message Buffer 11 WORD_16B Register","Message Buffer 11 WORD_16B Register","Message Buffer 11 WORD_16B Register","Message Buffer 11 CS Register","Message Buffer 11 CS Register","Message Buffer 11 ID Register","Message Buffer 11 ID Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 WORD_32B Register","Message Buffer 11 CS Register","Message Buffer 11 CS Register","Message Buffer 11 ID Register","Message Buffer 11 ID Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_64B Register","Message Buffer 11 WORD_8B Register","Message Buffer 11 WORD_8B Register","Message Buffer 11 WORD_8B Register","Message Buffer 11 WORD_8B Register","Message Buffer 12 WORD_16B Register","Message Buffer 12 WORD_16B Register","Message Buffer 12 WORD_16B Register","Message Buffer 12 WORD_16B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_32B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_64B Register","Message Buffer 12 WORD_8B Register","Message Buffer 12 WORD_8B Register","Message Buffer 12 WORD_8B Register","Message Buffer 12 WORD_8B Register","Message Buffer 13 CS Register","Message Buffer 13 CS Register","Message Buffer 13 ID Register","Message Buffer 13 ID Register","Message Buffer 13 WORD_16B Register","Message Buffer 13 WORD_16B Register","Message Buffer 13 WORD_16B Register","Message Buffer 13 WORD_16B Register","Message Buffer 13 CS Register","Message Buffer 13 CS Register","Message Buffer 13 ID Register","Message Buffer 13 ID Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 WORD_32B Register","Message Buffer 13 CS Register","Message Buffer 13 CS Register","Message Buffer 13 ID Register","Message Buffer 13 ID Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_64B Register","Message Buffer 13 WORD_8B Register","Message Buffer 13 WORD_8B Register","Message Buffer 13 WORD_8B Register","Message Buffer 13 WORD_8B Register","Message Buffer 14 WORD_16B Register","Message Buffer 14 WORD_16B Register","Message Buffer 14 WORD_16B Register","Message Buffer 14 WORD_16B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_32B Register","Message Buffer 14 WORD_8B Register","Message Buffer 14 WORD_8B Register","Message Buffer 14 WORD_8B Register","Message Buffer 14 WORD_8B Register","Message Buffer 15 CS Register","Message Buffer 15 CS Register","Message Buffer 15 ID Register","Message Buffer 15 ID Register","Message Buffer 15 WORD_16B Register","Message Buffer 15 WORD_16B Register","Message Buffer 15 WORD_16B Register","Message Buffer 15 WORD_16B Register","Message Buffer 15 CS Register","Message Buffer 15 CS Register","Message Buffer 15 ID Register","Message Buffer 15 ID Register","Message Buffer 15 WORD_32B Register","Message Buffer 15 WORD_32B Register","Message Buffer 15 WORD_32B Register","Message Buffer 15 WORD_32B Register","Message Buffer 15 WORD_32B Register","Message Buffer 15 WORD_32B Register","Message Buffer 15 WORD_32B Register","Message Buffer 15 WORD_32B Register","Message Buffer 16 WORD_16B Register","Message Buffer 16 WORD_16B Register","Message Buffer 16 WORD_16B Register","Message Buffer 16 WORD_16B Register","Message Buffer 16 WORD_32B Register","Message Buffer 16 WORD_32B Register","Message Buffer 16 WORD_32B Register","Message Buffer 16 WORD_32B Register","Message Buffer 16 WORD_32B Register","Message Buffer 16 WORD_32B Register","Message Buffer 16 WORD_32B Register","Message Buffer 16 WORD_32B Register","Message Buffer 17 CS Register","Message Buffer 17 CS Register","Message Buffer 17 ID Register","Message Buffer 17 ID Register","Message Buffer 17 WORD_32B Register","Message Buffer 17 WORD_32B Register","Message Buffer 17 WORD_32B Register","Message Buffer 17 WORD_32B Register","Message Buffer 17 WORD_32B Register","Message Buffer 17 WORD_32B Register","Message Buffer 17 WORD_32B Register","Message Buffer 17 WORD_32B Register","Message Buffer 1 WORD_32B Register","Message Buffer 1 WORD_32B Register","Message Buffer 1 WORD_32B Register","Message Buffer 1 WORD_32B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 1 WORD_64B Register","Message Buffer 2 WORD_64B Register","Message Buffer 2 WORD_64B Register","Message Buffer 2 WORD_64B Register","Message Buffer 2 WORD_64B Register","Message Buffer 63 WORD_8B Register","Message Buffer 63 WORD_8B Register","Message Buffer 63 WORD_8B Register","Message Buffer 63 WORD_8B Register","Module Configuration Register","Module Configuration Register","Rx 14 Mask register","Rx 14 Mask register","Rx 15 Mask register","Rx 15 Mask register","Legacy Rx FIFO Global Mask register","Legacy Rx FIFO Global Mask register","Legacy Rx FIFO Information Register","Legacy Rx FIFO Information Register","Rx Individual Mask Registers","Rx Individual Mask Registers","Rx Mailboxes Global Mask Register","Rx Mailboxes Global Mask Register","CAN","Free Running Timer","Free Running Timer","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Bit Timing Format Enable","Extended Prescaler Division Factor","Extended Propagation Segment","Extended Phase Segment 1","Extended Phase Segment 2","Extended Resync Jump Width","","","","","","Extended bit time definitions disabled.","Extended bit time definitions enabled.","","","","","","","","","","","","","","","","","","","","","","","","","","CRC Mailbox","Transmitted CRC value","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bus Off Interrupt Mask","Bus Off Recovery","CAN Engine Clock Source","Error Interrupt Mask","Lowest Buffer Transmitted First","Listen-Only Mode","Loop Back Mode","Prescaler Division Factor","Propagation Segment","Phase Segment 1","Phase Segment 2","Resync Jump Width","Rx Warning Interrupt Mask","CAN Bit Sampling","Timer Sync","Tx Warning Interrupt Mask","","","","","","Bus Off interrupt disabled.","Bus Off interrupt enabled.","","","","","","Automatic recovering from Bus Off state enabled.","Automatic recovering from Bus Off state disabled.","","","","","","The CAN engine clock source is the oscillator clock. Under …","The CAN engine clock source is the peripheral clock.","","","","","","Error interrupt disabled.","Error interrupt enabled.","","","","","","Buffer with highest priority is transmitted first.","Lowest number buffer is transmitted first.","","","","","","Listen-Only mode is deactivated.","FlexCAN module operates in Listen-Only mode.","","","","","","Loop Back disabled.","Loop Back enabled.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Rx Warning Interrupt disabled.","Rx Warning Interrupt enabled.","","","","","","Just one sample is used to determine the bit value.","Three samples are used to determine the value of the …","","","","","","Timer Sync feature disabled","Timer Sync feature enabled","","","","","","Tx Warning Interrupt disabled.","Tx Warning Interrupt enabled.","Bus Off Done Interrupt Mask","Bit Timing Expansion enable","Entire Frame Arbitration Field Comparison Enable For Rx …","Edge Filter Disable","Error Interrupt Mask for errors detected in the Data Phase …","ISO CAN FD Enable","Message Buffer Time Stamp Base","Mailboxes Reception Priority","Protocol Exception Enable","Number Of Legacy Rx FIFO Filters","Remote Request Storing","Tx Arbitration Start Delay","Timer Source","Time Stamp Capture Point","","","","","","Bus Off Done interrupt disabled.","Bus Off Done interrupt enabled.","","","","","","CAN Bit timing expansion is disabled.","CAN bit timing expansion is enabled.","","","","","","Rx Mailbox filter’s IDE bit is always compared and RTR …","Enables the comparison of both Rx Mailbox filter’s IDE …","","","","","","Edge Filter is enabled","Edge Filter is disabled","","","","","","ERRINT_FAST Error interrupt disabled.","ERRINT_FAST Error interrupt enabled.","","","","","","FlexCAN operates using the non-ISO CAN FD protocol.","FlexCAN operates using the ISO CAN FD protocol (ISO …","","","","","","Message Buffer Time Stamp base is CAN_TIMER","Message Buffer Time Stamp base is lower 16-bits of high …","Message Buffer Time Stamp base is upper 16-bits of high …","","","","","","Matching starts from Legacy Rx FIFO or Enhanced Rx FIFO …","Matching starts from Mailboxes and continues on Legacy Rx …","","","","","","Protocol Exception is disabled.","Protocol Exception is enabled.","","","","","","","","","","","Remote Response Frame is generated.","Remote Request Frame is stored.","","","","","","","","","","","The Free Running Timer is clocked by the CAN bit clock, …","The Free Running Timer is clocked by an external time …","","","","","","The high resolution time stamp capture is disabled","The high resolution time stamp is captured in the end of …","The high resolution time stamp is captured in the start of …","The high resolution time stamp is captured in the start of …","Receive Error Counter","Receive Error Counter for fast bits","Transmit Error Counter","Transmit Error Counter for fast bits","","","","","","","","","","","","","","","","","","","","","Data Phase Resynchronization Jump Width","Data Phase Segment 1","Data Phase Time Segment 2","","","","","","","","","","","","","","","","Nominal Resynchronization Jump Width","Nominal Time Segment 1","Nominal Time Segment 2","","","","","","","","","","","","","","","","Extended Data Phase Prescaler Division Factor","Extended Nominal Prescaler Division Factor","","","","","","","","","","","DMA Last Word","Enhanced Rx FIFO enable","Enhanced Rx FIFO Watermark","Number of Extended ID Filter Elements","Number of Enhanced Rx FIFO Filter Elements","","","","","","","","","","","Enhanced Rx FIFO is disabled","Enhanced Rx FIFO is enabled","","","","","","","","","","","","","","","","Filter Element Bits","","","","","","Enhanced Rx FIFO Data Available Interrupt Enable","Enhanced Rx FIFO Overflow Interrupt Enable","Enhanced Rx FIFO Underflow Interrupt Enable","Enhanced Rx FIFO Watermark Indication Interrupt Enable","","","","","","Enhanced Rx FIFO Data Available Interrupt is disabled","Enhanced Rx FIFO Data Available Interrupt is enabled","","","","","","Enhanced Rx FIFO Overflow is disabled","Enhanced Rx FIFO Overflow is enabled","","","","","","Enhanced Rx FIFO Underflow interrupt is disabled","Enhanced Rx FIFO Underflow interrupt is enabled","","","","","","Enhanced Rx FIFO Watermark Interrupt is disabled","Enhanced Rx FIFO Watermark Interrupt is enabled","Enhanced Rx FIFO Clear","Enhanced Rx FIFO Data Available","Enhanced Rx FIFO empty","Enhanced Rx FIFO Elements","Enhanced Rx FIFO full","Enhanced Rx FIFO Overflow","Enhanced Rx FIFO Underflow","Enhanced Rx FIFO Watermark Indication","","","","","","No effect","Clear Enhanced Rx FIFO content","","","","","","No such occurrence","There is at least one message stored in Enhanced Rx FIFO","","","","","","Enhanced Rx FIFO is not empty","Enhanced Rx FIFO is empty","","","","","","","","","","","Enhanced Rx FIFO is not full","Enhanced Rx FIFO is full","","","","","","No such occurrence","Enhanced Rx FIFO overflow","","","","","","No such occurrence","Enhanced Rx FIFO underflow","","","","","","No such occurrence","The number of messages in FIFO is greater than the …","Acknowledge Error","Bit0 Error","Bit0 Error in the Data Phase of CAN FD frames with the BRS …","Bit1 Error","Bit1 Error in the Data Phase of CAN FD frames with the BRS …","Bus Off Done Interrupt","Bus Off Interrupt","Cyclic Redundancy Check Error","Cyclic Redundancy Check Error in the CRC field of CAN FD …","Error Interrupt","Error Interrupt for errors detected in the Data Phase of …","Error Overrun bit","Fault Confinement State","Form Error","Form Error in the Data Phase of CAN FD frames with the BRS …","IDLE","Rx Warning Interrupt Flag","FlexCAN In Reception","Rx Error Warning","Stuffing Error","Stuffing Error in the Data Phase of CAN FD frames with the …","CAN Synchronization Status","Tx Warning Interrupt Flag","FlexCAN In Transmission","TX Error Warning","Wake-Up Interrupt","","","","","","No such occurrence.","An ACK error occurred since last read of this register.","","","","","","No such occurrence.","At least one bit sent as dominant is received as recessive.","","","","","","No such occurrence.","At least one bit sent as dominant is received as recessive.","","","","","","No such occurrence.","At least one bit sent as recessive is received as dominant.","","","","","","No such occurrence.","At least one bit sent as recessive is received as dominant.","","","","","","No such occurrence.","FlexCAN module has completed Bus Off process.","","","","","","No such occurrence.","FlexCAN module entered Bus Off state.","","","","","","No such occurrence.","A CRC error occurred since last read of this register.","","","","","","No such occurrence.","A CRC error occurred since last read of this register.","","","","","","No such occurrence.","Indicates setting of any Error Bit in the Error and Status …","","","","","","No such occurrence.","Indicates setting of any Error Bit detected in the Data …","","","","","","Overrun has not occurred.","Overrun has occurred.","","","","","","Error Active","Error Passive","Bus Off","","","","","","No such occurrence.","A Form Error occurred since last read of this register.","","","","","","No such occurrence.","A Form Error occurred since last read of this register.","","","","","","No such occurrence.","CAN bus is now IDLE.","","","","","","No such occurrence.","The Rx error counter transitioned from less than 96 to …","","","","","","FlexCAN is not receiving a message.","FlexCAN is receiving a message.","","","","","","No such occurrence.","RXERRCNT is greater than or equal to 96.","","","","","","No such occurrence.","A Stuffing Error occurred since last read of this register.","","","","","","No such occurrence.","A Stuffing Error occurred since last read of this register.","","","","","","FlexCAN is not synchronized to the CAN bus.","FlexCAN is synchronized to the CAN bus.","","","","","","No such occurrence.","The Tx error counter transitioned from less than 96 to …","","","","","","FlexCAN is not transmitting a message.","FlexCAN is transmitting a message.","","","","","","No such occurrence.","TXERRCNT is greater than or equal to 96.","","","","","","No such occurrence.","Indicates a recessive to dominant transition was received …","Inactive Mailbox","Lowest Priority Tx Mailbox","Valid Priority Status","","","","","","If CAN_ESR2[VPS] is asserted, the CAN_ESR2[LPTM] is not an …","If CAN_ESR2[VPS] is asserted, there is at least one …","","","","","","","","","","","Contents of IMB and LPTM are invalid.","Contents of IMB and LPTM are valid.","Enhanced Transceiver Delay Compensation Offset","Enhanced Transceiver Delay Compensation Value","Transceiver Delay Measurement Disable","","","","","","","","","","","","","","","","TDC measurement is enabled","TDC measurement is disabled","Fast Prescaler Division Factor","Fast Propagation Segment","Fast Phase Segment 1","Fast Phase Segment 2","Fast Resync Jump Width","","","","","","","","","","","","","","","","","","","","","","","","","","CRC Mailbox Number for FD_TXCRC","Extended Transmitted CRC value","","","","","","","","","","","Bit Rate Switch Enable","Message Buffer Data Size for Region 0","Message Buffer Data Size for Region 1","Transceiver Delay Compensation Enable","Transceiver Delay Compensation Fail","Transceiver Delay Compensation Offset","Transceiver Delay Compensation Value","","","","","","Transmit a frame in nominal rate. The BRS bit in the Tx MB …","Transmit a frame with bit rate switching if the BRS bit in …","","","","","","Selects 8 bytes per Message Buffer.","Selects 16 bytes per Message Buffer.","Selects 32 bytes per Message Buffer.","Selects 64 bytes per Message Buffer.","","","","","","Selects 8 bytes per Message Buffer.","Selects 16 bytes per Message Buffer.","Selects 32 bytes per Message Buffer.","Selects 64 bytes per Message Buffer.","","","","","","TDC is disabled","TDC is enabled","","","","","","Measured loop delay is in range.","Measured loop delay is out of range.","","","","","","","","","","","High Resolution Time Stamp","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Buffer MB0 Interrupt Or Clear Legacy FIFO bit","Buffer MBi Interrupt","Buffer MB i Interrupt Or “reserved”","Buffer MB5 Interrupt Or “Frames available in Legacy Rx …","Buffer MB6 Interrupt Or “Legacy Rx FIFO Warning”","Buffer MB7 Interrupt Or “Legacy Rx FIFO Overflow”","","","","","","The corresponding buffer has no occurrence of successfully …","The corresponding buffer has successfully completed …","","","","","","","","","","","","","","","","No occurrence of MB5 completing transmission/reception …","MB5 completed transmission/reception when CAN_MCR[RFEN]=0, …","","","","","","No occurrence of MB6 completing transmission/reception …","MB6 completed transmission/reception when CAN_MCR[RFEN]=0, …","","","","","","No occurrence of MB7 completing transmission/reception …","MB7 completed transmission/reception when CAN_MCR[RFEN]=0, …","Buffer MB i Interrupt","","","","","","Buffer MB i Mask","","","","","","Buffer MB i Mask","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Bit Rate Switch. This bit defines whether the bit rate is …","Message Buffer Code. This 4-bit field can be accessed …","Length of the data to be stored/transmitted.","Extended Data Length. This bit distinguishes between CAN …","Error State Indicator. This bit indicates if the …","ID Extended. One/zero for extended/standard format frame.","Remote Transmission Request. One/zero for remote/data …","Substitute Remote Request. Contains a fixed recessive bit.","Free-Running Counter Time stamp. This 16-bit field is a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Contains extended (LOW word) identifier of message buffer.","Local priority. This 3-bit fieldis only used when LPRIO_EN …","Contains standard/extended (HIGH word) identifier of …","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Data byte 3 of Rx/Tx frame.","Data byte 2 of Rx/Tx frame.","Data byte 1 of Rx/Tx frame.","Data byte 0 of Rx/Tx frame.","","","","","","","","","","","","","","","","","","","","","Abort Enable","DMA Enable","Doze Mode Enable","CAN FD operation enable","Freeze Enable","Freeze Mode Acknowledge","Halt FlexCAN","ID Acceptance Mode","Individual Rx Masking And Queue Enable","Low-Power Mode Acknowledge","Local Priority Enable","Number Of The Last Message Buffer","Module Disable","FlexCAN Not Ready","Legacy Rx FIFO Enable","Self Wake Up","Soft Reset","Self Reception Disable","Supervisor Mode","Wake Up Interrupt Mask","Wake Up Source","Warning Interrupt Enable","","","","","","Abort disabled.","Abort enabled.","","","","","","DMA feature for Legacy RX FIFO or Enhanced Rx FIFO are …","DMA feature for Legacy RX FIFO or Enhanced Rx FIFO are …","","","","","","FlexCAN is not enabled to enter low-power mode when Doze …","FlexCAN is enabled to enter low-power mode when Doze mode …","","","","","","CAN FD is disabled. FlexCAN is able to receive and …","CAN FD is enabled. FlexCAN is able to receive and transmit …","","","","","","Not enabled to enter Freeze mode.","Enabled to enter Freeze mode.","","","","","","FlexCAN not in Freeze mode, prescaler running.","FlexCAN in Freeze mode, prescaler stopped.","","","","","","No Freeze mode request.","Enters Freeze mode if the FRZ bit is asserted.","","","","","","Format A: One full ID (standard and extended) per ID …","Format B: Two full standard IDs or two partial 14-bit …","Format C: Four partial 8-bit Standard IDs per ID Filter …","Format D: All frames rejected.","","","","","","Individual Rx masking and queue feature are disabled. For …","Individual Rx masking and queue feature are enabled.","","","","","","FlexCAN is not in a low-power mode.","FlexCAN is in a low-power mode.","","","","","","Local Priority disabled.","Local Priority enabled.","","","","","","","","","","","Enable the FlexCAN module.","Disable the FlexCAN module.","","","","","","FlexCAN module is either in Normal mode, Listen-Only mode …","FlexCAN module is either in Disable mode, Doze mode , Stop …","","","","","","Legacy Rx FIFO not enabled.","Legacy Rx FIFO enabled.","","","","","","FlexCAN Self Wake Up feature is disabled.","FlexCAN Self Wake Up feature is enabled.","","","","","","No reset request.","Resets the registers affected by soft reset.","","","","","","Self reception enabled.","Self reception disabled.","","","","","","FlexCAN is in User mode. Affected registers allow both …","FlexCAN is in Supervisor mode. Affected registers allow …","","","","","","Wake Up Interrupt is disabled.","Wake Up Interrupt is enabled.","","","","","","FlexCAN uses the unfiltered Rx input to detect recessive …","FlexCAN uses the filtered Rx input to detect recessive to …","","","","","","TWRNINT and RWRNINT bits are zero, independent of the …","TWRNINT and RWRNINT bits are set when the respective error …","Rx Buffer 14 Mask Bits","","","","","","Rx Buffer 15 Mask Bits","","","","","","Legacy Rx FIFO Global Mask Bits","","","","","","Identifier Acceptance Filter Hit Indicator","","","","","","Individual Mask Bits","","","","","","Rx Mailboxes Global Mask Bits","","","","","","Timer Value","","","","","","This field indicates the number of the Mailbox …","This field indicates the CRC value of the last message …","","","","","","","","","","","This bit provides a mask for the Bus Off Interrupt.","This bit defines how FLEXCAN recovers from Bus Off state","This bit provides a mask for the Error Interrupt.","This bit defines the ordering mechanism for Message Buffer …","This bit configures FLEXCAN to operate in Listen Only Mode","This bit configures FlexCAN to operate in Loop-Back Mode","This 8-bit field defines the ratio between the PE clock …","This 3-bit field defines the length of the Propagation …","This 3-bit field defines the length of Phase Buffer …","This 3-bit field defines the length of Phase Buffer …","This 2-bit field defines the maximum number of time quanta …","This bit provides a mask for the Rx Warning Interrupt …","This bit defines the sampling mode of CAN bits at the …","This bit enables a mechanism that resets the free-running …","This bit provides a mask for the Tx Warning Interrupt …","","","","","","Bus Off interrupt disabled","Bus Off interrupt enabled","","","","","","Automatic recovering from Bus Off state enabled, according …","Automatic recovering from Bus Off state disabled","","","","","","Error interrupt disabled","Error interrupt enabled","","","","","","Buffer with highest priority is transmitted first","Lowest number buffer is transmitted first","","","","","","Listen Only Mode is deactivated","FLEXCAN module operates in Listen Only Mode","","","","","","Loop Back disabled","Loop Back enabled","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Rx Warning Interrupt disabled","Rx Warning Interrupt enabled","","","","","","Just one sample is used to determine the bit value","Three samples are used to determine the value of the …","","","","","","Timer Sync feature disabled","Timer Sync feature enabled","","","","","","Tx Warning Interrupt disabled","Tx Warning Interrupt enabled","This bit controls the comparison of IDE and RTR bits …","If this bit is set the matching process starts from the …","This 4-bit field defines the number of Rx FIFO filters …","If this bit is asserted Remote Request Frame is submitted …","This 5-bit field indicates how many CAN bits the Tx …","Enable unrestricted write access to FlexCAN memory in …","","","","","","Rx Mailbox filter’s IDE bit is always compared and RTR …","Enables the comparison of both Rx Mailbox filter’s IDE …","","","","","","Matching starts from Rx FIFO and continues on Mailboxes","Matching starts from Mailboxes and continues on Rx FIFO","","","","","","","","","","","Remote Response Frame is generated","Remote Request Frame is stored","","","","","","","","","","","Keep the write access restricted in some regions of …","Enable unrestricted write access to FlexCAN memory","CAN Bit Number","CAN Finite State Machine","","","","","","","","","","","Arbitration Process in Progress","Matching Process in Progress","Rx Matching Pointer","Tx Arbitration Pointer","","","","","","No matching process ongoing.","Matching process is in progress.","","","","","","No matching process ongoing.","Matching process is in progress.","","","","","","","","","","","Rx_Err_Counter","Tx_Err_Counter","","","","","","","","","","","This bit indicates that an Acknowledge Error has been …","This bit indicates when an inconsistency occurs between …","This bit indicates when an inconsistency occurs between …","This bit is set when FLEXCAN enters ‘Bus Off’ state","This bit indicates that a CRC Error has been detected by …","This bit indicates that at least one of the Error Bits …","If the LOM bit in the Control Register is asserted, after …","This bit indicates that a Form Error has been detected by …","This bit indicates when CAN bus is in IDLE state.Refer to .","If the WRN_EN bit in MCR is asserted, the RWRN_INT bit is …","This bit indicates if FlexCAN is receiving a message. …","This bit indicates when repetitive errors are occurring …","This bit indicates that a Stuffing Error has been detected.","This read-only flag indicates whether the FlexCAN is …","If the WRN_EN bit in MCR is asserted, the TWRN_INT bit is …","This bit indicates if FLEXCAN is transmitting a …","This bit indicates when repetitive errors are occurring …","When FLEXCAN is Stop Mode and a recessive to dominant …","","","","","","No such occurrence","An ACK error occurred since last read of this register","","","","","","No such occurrence","At least one bit sent as dominant is received as recessive","","","","","","No such occurrence","At least one bit sent as recessive is received as dominant","","","","","","No such occurrence","FLEXCAN module entered ‘Bus Off’ state","","","","","","No such occurrence","A CRC error occurred since last read of this register.","","","","","","No such occurrence","Indicates setting of any Error Bit in the Error and Status …","","","","","","Error Active","Error Passive","Bus off","","","","","","No such occurrence","A Form Error occurred since last read of this register","","","","","","No such occurrence","CAN bus is now IDLE","","","","","","No such occurrence","The Rx error counter transition from &lt; 96 to &gt;= 96","","","","","","FLEXCAN is receiving a message","FLEXCAN is transmitting a message","","","","","","No such occurrence","Rx_Err_Counter &gt;= 96","","","","","","No such occurrence.","A Stuffing Error occurred since last read of this register.","","","","","","FlexCAN is not synchronized to the CAN bus","FlexCAN is synchronized to the CAN bus","","","","","","No such occurrence","The Tx error counter transition from &lt; 96 to &gt;= 96","","","","","","FLEXCAN is receiving a message","FLEXCAN is transmitting a message","","","","","","No such occurrence","TX_Err_Counter &gt;= 96","","","","","","No such occurrence","Indicates a recessive to dominant transition received on …","If ESR2[VPS] is asserted, this bit indicates whether there …","If ESR2[VPS] is asserted, his 7-bit field indicates the …","This bit indicates whether IMB and LPTM contents are …","","","","","","If ESR2[VPS] is asserted, the ESR2[LPTM] is not an …","If ESR2[VPS] is asserted, there is at least one inactive …","","","","","","","","","","","Contents of IMB and LPTM are invalid","Contents of IMB and LPTM are valid","It determines the Glitch Filter Width","","","","","","Each bit flags the respective FLEXCAN Message Buffer (MB8 …","If the Rx FIFO is not enabled, these bits flag the …","If the Rx FIFO is not enabled, this bit flags the …","If the Rx FIFO is not enabled, this bit flags the …","If the Rx FIFO is not enabled, this bit flags the …","","","","","","No such occurrence","The corresponding MB has successfully completed …","","","","","","No such occurrence","Corresponding MB completed transmission/reception","","","","","","No such occurrence","MB5 completed transmission/reception or frames available …","","","","","","No such occurrence","MB6 completed transmission/reception or FIFO almost full","","","","","","No such occurrence","MB7 completed transmission/reception or FIFO overflow","Each bit flags the respective FLEXCAN Message Buffer (MB32 …","","","","","","No such occurrence","The corresponding buffer has successfully completed …","Each bit enables or disables the respective FLEXCAN …","","","","","","The corresponding buffer Interrupt is disabled","The corresponding buffer Interrupt is enabled","Each bit enables or disables the respective FLEXCAN …","","","","","","The corresponding buffer Interrupt is disabled","The corresponding buffer Interrupt is enabled","This bit is supplied for backwards compatibility reasons","The FRZ bit specifies the FLEXCAN behavior when the HALT …","This read-only bit indicates that FLEXCAN is in Freeze …","Assertion of this bit puts the FLEXCAN module into Freeze …","This 2-bit field identifies the format of the elements of …","This bit indicates whether Rx matching process will be …","This read-only bit indicates that FLEXCAN is either in …","This bit is provided for backwards compatibility reasons","This 7-bit field defines the number of the last Message …","This bit controls whether FLEXCAN is enabled or not","This read-only bit indicates that FLEXCAN is either in …","This bit controls whether the Rx FIFO feature is enabled …","This bit enables the Self Wake Up feature when FLEXCAN is …","When this bit is asserted, FlexCAN resets its internal …","This bit defines whether FlexCAN is allowed to receive …","This bit configures some of the FLEXCAN registers to be …","This bit enables the Wake Up Interrupt generation.","This bit defines whether the integrated low-pass filter is …","When asserted, this bit enables the generation of the …","","","","","","Abort disabled","Abort enabled","","","","","","Not enabled to enter Freeze Mode","Enabled to enter Freeze Mode","","","","","","FLEXCAN not in Freeze Mode, prescaler running","FLEXCAN in Freeze Mode, prescaler stopped","","","","","","No Freeze Mode request.","Enters Freeze Mode if the FRZ bit is asserted.","","","","","","Format A One full ID (standard or extended) per ID filter …","Format B Two full standard IDs or two partial 14-bit …","Format C Four partial 8-bit IDs (standard or extended) per …","Format D All frames rejected.","","","","","","Individual Rx masking and queue feature are disabled.For …","Individual Rx masking and queue feature are enabled.","","","","","","FLEXCAN not in any of the low power modes","FLEXCAN is either in Disable Mode, or Stop mode","","","","","","Local Priority disabled","Local Priority enabled","","","","","","","","","","","Enable the FLEXCAN module","Disable the FLEXCAN module","","","","","","FLEXCAN module is either in Normal Mode, Listen-Only Mode …","FLEXCAN module is either in Disable Mode, Stop Mode or …","","","","","","FIFO not enabled","FIFO enabled","","","","","","FLEXCAN Self Wake Up feature is disabled","FLEXCAN Self Wake Up feature is enabled","","","","","","No reset request","Reset the registers","","","","","","Self reception enabled","Self reception disabled","","","","","","FlexCAN is in User Mode. Affected registers allow both …","FlexCAN is in Supervisor Mode. Affected registers allow …","","","","","","Wake Up Interrupt is disabled","Wake Up Interrupt is enabled","","","","","","FLEXCAN uses the unfiltered FLEXCAN_RX input to detect …","FLEXCAN uses the filtered FLEXCAN_RX input to detect …","","","","","","TWRN_INT and RWRN_INT bits are zero, independent of the …","TWRN_INT and RWRN_INT bits are set when the respective …","These bits mask Mailbox 14 filter bits in the same fashion …","","","","","","the corresponding bit in the filter is “don’t care”","The corresponding bit in the filter is checked","These bits mask Mailbox 15 filter bits in the same fashion …","","","","","","the corresponding bit in the filter is “don’t care”","The corresponding bit in the filter is checked","These bits mask the ID Filter Table elements bits in a …","","","","","","The corresponding bit in the filter is “don’t care”","The corresponding bit in the filter is checked","This 9-bit field indicates which Identifier Acceptance …","","","","","","These bits mask both Mailbox filter and Rx FIFO ID Filter …","","","","","","the corresponding bit in the filter is “don’t care”","The corresponding bit in the filter is checked","These bits mask the Mailbox filter bits as shown in the …","","","","","","the corresponding bit in the filter is “don’t care”","The corresponding bit in the filter is checked against the …","TIMER","","","","","","CCM Arm Clock Root Register","CCM Arm Clock Root Register","CCM Bus Clock Divider Register","CCM Bus Clock Divider Register","CCM Bus Clock Multiplexer Register","CCM Bus Clock Multiplexer Register","CCM Clock Gating Register 0","CCM Clock Gating Register 0","CCM Clock Gating Register 1","CCM Clock Gating Register 1","CCM Clock Gating Register 2","CCM Clock Gating Register 2","CCM Clock Gating Register 3","CCM Clock Gating Register 3","CCM Clock Gating Register 4","CCM Clock Gating Register 4","CCM Clock Gating Register 5","CCM Clock Gating Register 5","CCM Clock Gating Register 6","CCM Clock Gating Register 6","CCM Clock Gating Register 7","CCM Clock Gating Register 7","","CCM","CCM Clock Output Source Register","CCM Clock Output Source Register","CCM Control Register","CCM Control Register","CCM Clock Switcher Register","CCM Clock Switcher Register","CCM D1 Clock Divider Register","CCM D1 Clock Divider Register","CCM Divider Handshake In-Process Register","CCM Divider Handshake In-Process Register","CCM General Purpose Register","CCM General Purpose Register","CCM Interrupt Mask Register","CCM Interrupt Mask Register","CCM Interrupt Status Register","CCM Interrupt Status Register","CCM Low Power Control Register","CCM Low Power Control Register","CCM Module Enable Overide Register","CCM Module Enable Overide Register","CCM Clock Divider Register","CCM Clock Divider Register","CCM Clock Divider Register","CCM Clock Divider Register","CCM Serial Clock Divider Register 1","CCM Serial Clock Divider Register 1","CCM Serial Clock Divider Register 2","CCM Serial Clock Divider Register 2","CCM Serial Clock Divider Register 3","CCM Serial Clock Divider Register 3","CCM Serial Clock Multiplexer Register 1","CCM Serial Clock Multiplexer Register 1","CCM Serial Clock Multiplexer Register 2","CCM Serial Clock Multiplexer Register 2","CCM Status Register","CCM Status Register","","CCM","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Divider for ARM clock root","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","Divider for AHB PODF","Divider for ipg podf.","Divider for periph_clk2_podf.","Selector for peripheral main clock","SEMC alternative clock select","SEMC clock source select","Post divider for SEMC clock","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","derive clock selected by CCM_CBCMR[CORE_CLK_PRE_SEL]","derive clock selected by CCM_CBCMR[PERIPH_CLK2_SEL]","","","","","","PLL2 PFD2 will be selected as alternative clock for SEMC …","PLL3 PFD1 will be selected as alternative clock for SEMC …","","","","","","Periph_clk output will be used as SEMC clock root","SEMC alternative clock will be used as SEMC clock root","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","Selector for flexspi2 clock multiplexer","Divider for flexspi2 clock root.","Post-divider for LCDIF clock.","Selector for lpspi clock multiplexer","Divider for LPSPI. Divider should be updated when output …","Selector for peripheral clk2 clock multiplexer","Selector for pre_periph clock multiplexer","Selector for Trace clock multiplexer","","","","","","derive clock from PLL2 PFD2","derive clock from PLL3 PFD0","derive clock from PLL3 PFD1","derive clock from PLL2 (pll2_main_clk)","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","derive clock from PLL3 PFD1 clk","derive clock from PLL3 PFD0","derive clock from PLL2","derive clock from PLL2 PFD2","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","derive clock from pll3_sw_clk","derive clock from osc_clk","derive clock from pll2_bypass_clk","","","","","","derive clock from PLL2","derive clock from PLL3 PFD3","derive clock from PLL2 PFD3","derive clock from PLL6","","","","","","derive clock from PLL2","derive clock from PLL2 PFD2","derive clock from PLL2 PFD0","derive clock from PLL2 PFD1","aips_tz1 clocks (aips_tz1_clk_enable)","aips_tz2 clocks (aips_tz2_clk_enable)","can2_serial clock (can2_serial_clk_enable)","trace clock (trace_clk_enable)","gpt2 bus clocks (gpt2_bus_clk_enable)","gpt2 serial clocks (gpt2_serial_clk_enable)","lpuart2 clock (lpuart2_clk_enable)","gpio2_clocks (gpio2_clk_enable)","mqs clock ( mqs_hmclk_clock_enable)","flexspi_exsc clock (flexspi_exsc_clk_enable)","sim_m or sim_main register access clock …","dcp clock (dcp_clk_enable)","lpuart3 clock (lpuart3_clk_enable)","can1 clock (can1_clk_enable)","can1_serial clock (can1_serial_clk_enable)","can2 clock (can2_clk_enable)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","lpspi1 clocks (lpspi1_clk_enable)","lpspi2 clocks (lpspi2_clk_enable)","gpt1 bus clock (gpt_clk_enable)","gpt1 serial clock (gpt_serial_clk_enable)","lpuart4 clock (lpuart4_clk_enable)","gpio1 clock (gpio1_clk_enable)","csu clock (csu_clk_enable)","gpio5 clock (gpio5_clk_enable)","lpspi3 clocks (lpspi3_clk_enable)","lpspi4 clocks (lpspi4_clk_enable)","adc2 clock (adc2_clk_enable)","enet clock (enet_clk_enable)","pit clocks (pit_clk_enable)","aoi2 clocks (aoi2_clk_enable)","adc1 clock (adc1_clk_enable)","semc_exsc clock (semc_exsc_clk_enable)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ocram_exsc clock (ocram_exsc_clk_enable)","csi clock (csi_clk_enable)","ipmux3 clock (ipmux3_clk_enable)","xbar1 clock (xbar1_clk_enable)","xbar2 clock (xbar2_clk_enable)","gpio3 clock (gpio3_clk_enable)","lcd clocks (lcd_clk_enable)","pxp clocks (pxp_clk_enable)","iomuxc_snvs clock (iomuxc_snvs_clk_enable)","lpi2c1 clock (lpi2c1_clk_enable)","lpi2c2 clock (lpi2c2_clk_enable)","lpi2c3 clock (lpi2c3_clk_enable)","OCOTP_CTRL clock (iim_clk_enable)","xbar3 clock (xbar3_clk_enable)","ipmux1 clock (ipmux1_clk_enable)","ipmux2 clock (ipmux2_clk_enable)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","flexio2 clocks (flexio2_clk_enable)","lpuart5 clock (lpuart5_clk_enable)","acmp1 clocks (acmp1_clk_enable)","acmp2 clocks (acmp2_clk_enable)","acmp3 clocks (acmp3_clk_enable)","acmp4 clocks (acmp4_clk_enable)","The OCRAM clock cannot be turned off when the CM cache is …","iomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)","semc clocks (semc_clk_enable)","lpuart6 clock (lpuart6_clk_enable)","aoi1 clock (aoi1_clk_enable)","lcdif pix clock (lcdif_pix_clk_enable)","gpio4 clock (gpio4_clk_enable)","ewm clocks (ewm_clk_enable)","wdog1 clock (wdog1_clk_enable)","flexram clock (flexram_clk_enable)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","sim_m7 register access clock (sim_m7_mainclk_r_enable)","iomuxc clock (iomuxc_clk_enable)","pwm3 clocks (pwm3_clk_enable)","pwm4 clocks (pwm4_clk_enable)","enc1 clocks (enc1_clk_enable)","enc2 clocks (enc2_clk_enable)","enc3 clocks (enc3_clk_enable)","enc4 clocks (enc4_clk_enable)","iomuxc gpr clock (iomuxc_gpr_clk_enable)","bee clock(bee_clk_enable)","sim_m7 clock (sim_m7_clk_enable)","tsc_dig clock (tsc_clk_enable)","sim_m clocks (sim_m_clk_enable)","sim_ems clocks (sim_ems_clk_enable)","pwm1 clocks (pwm1_clk_enable)","pwm2 clocks (pwm2_clk_enable)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rom clock (rom_clk_enable)","flexio1 clock (flexio1_clk_enable)","sai2 clock (sai2_clk_enable)","sai3 clock (sai3_clk_enable)","lpuart1 clock (lpuart1_clk_enable)","lpuart7 clock (lpuart7_clk_enable)","snvs_hp clock (snvs_hp_clk_enable)","snvs_lp clock (snvs_lp_clk_enable)","wdog3 clock (wdog3_clk_enable)","dma clock (dma_clk_enable)","kpp clock (kpp_clk_enable)","wdog2 clock (wdog2_clk_enable)","aipstz4 clocks (aips_tz4_clk_enable)","spdif clock (spdif_clk_enable)","sim_main clock (sim_main_clk_enable)","sai1 clock (sai1_clk_enable)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","usboh3 clock (usboh3_clk_enable)","usdhc1 clocks (usdhc1_clk_enable)","sim_axbs_p_clk_enable","anadig clocks (anadig_clk_enable)","lpi2c4 serial clock (lpi2c4_serial_clk_enable)","timer1 clocks (timer1_clk_enable)","timer2 clocks (timer2_clk_enable)","timer3 clocks (timer3_clk_enable)","usdhc2 clocks (usdhc2_clk_enable)","dcdc clocks (dcdc_clk_enable)","ipmux4 clock (ipmux4_clk_enable)","flexspi clocks (flexspi_clk_enable) sim_ems_clk_enable …","trng clock (trng_clk_enable)","lpuart8 clocks (lpuart8_clk_enable)","timer4 clocks (timer4_clk_enable)","aips_tz3 clock (aips_tz3_clk_enable)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","enet2_clk_enable","flexspi2_clk_enable","axbs_l_clk_enable","can3_clk_enable","can3_serial_clk_enable","aips_lite_clk_enable","flexio3_clk_enable","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Setting the divider of CCM_CLKO1","Enable of CCM_CLKO1 clock","Selection of the clock to be generated on CCM_CLKO1","Setting the divider of CCM_CLKO2","Enable of CCM_CLKO2 clock","Selection of the clock to be generated on CCM_CLKO2","CCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocks","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","CCM_CLKO1 disabled.","CCM_CLKO1 enabled.","","","","","","USB1 PLL clock (divided by 2)","SYS PLL clock (divided by 2)","lcdif_pix_clk_root","ahb_clk_root","ipg_clk_root","perclk_root","ckil_sync_clk_root","pll4_main_clk","VIDEO PLL clock (divided by 2)","semc_clk_root","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","CCM_CLKO2 disabled.","CCM_CLKO2 enabled.","","","","","","csi_clk_root","osc_clk","usdhc2_clk_root","sai1_clk_root","sai2_clk_root","sai3_clk_root (shared with ADC1 and ADC2 alt_clk root)","can_clk_root (FlexCAN, shared with CANFD)","flexspi_clk_root","uart_clk_root","spdif0_clk_root","usdhc1_clk_root","lpi2c_clk_root","","","","","","CCM_CLKO1 output drives CCM_CLKO1 clock","CCM_CLKO1 output drives CCM_CLKO2 clock","On chip oscillator enable bit - this bit value is …","Oscillator ready counter value. These bits define value of …","Enable for REG_BYPASS_COUNTER","Counter for analog_reg_bypass signal assertion after …","","","","","","disable on chip oscillator","enable on chip oscillator","","","","","","","","","","","REG_BYPASS_COUNTER disabled","REG_BYPASS_COUNTER enabled.","","","","","","no delay","1 CKIL clock period delay","63 CKIL clock periods delay","Selects source to generate pll3_sw_clk. This bit should …","","","","","","pll3_main_clk","pll3 bypass clock","Divider for flexio1 clock podf. Divider should be updated …","Divider for flexio1 clock pred. Divider should be updated …","Selector for flexio1 clock multiplexer","Divider for spdif0 clock podf. Divider should be updated …","Divider for spdif0 clock pred. Divider should be updated …","Selector for spdif0 clock multiplexer","","","","","","Divide by 1","Divide by 2","Divide by 3","Divide by 4","Divide by 5","Divide by 6","Divide by 7","Divide by 8","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","derive clock from PLL4 divided clock","derive clock from PLL3 PFD2 clock","derive from PLL2","derive clock from pll3_sw_clk","","","","","","Divide by 1","Divide by 2","Divide by 3","Divide by 4","Divide by 5","Divide by 6","Divide by 7","Divide by 8","","","","","","Divide by 1","Divide by 2","Divide by 3","Divide by 4","Divide by 5","Divide by 6","Divide by 7","Divide by 8","","","","","","derive clock from PLL4","derive clock from PLL3 PFD2","derive clock from PLL5","derive clock from pll3_sw_clk","Busy indicator for ahb_podf.","Busy indicator for arm_podf.","Busy indicator for periph2_clk_sel mux control.","Busy indicator for periph_clk_sel mux control.","Busy indicator for semc_podf.","","","","","","divider is not busy and its value represents the actual …","divider is busy with handshake process with module. The …","","","","","","divider is not busy and its value represents the actual …","divider is busy with handshake process with module. The …","","","","","","mux is not busy and its value represents the actual …","mux is busy with handshake process with module. The value …","","","","","","mux is not busy and its value represents the actual …","mux is busy with handshake process with module. The value …","","","","","","divider is not busy and its value represents the actual …","divider is busy with handshake process with module. The …","Defines the value of the output signal cgpr_dout[4]. Gate …","Fast PLL enable.","Control for the Deep Sleep signal to the ARM Platform …","Defines clock dividion of clock for stby_count (pmic delay …","System memory DS control","","","","","","fuse programing supply voltage is gated off to the efuse …","allow fuse programing.","","","","","","Engage PLL enable default way.","Engage PLL enable 3 CKIL clocks earlier at exiting low …","","","","","","Disable the clock to the ARM platform memories when …","Keep the clocks to the ARM platform memories enabled only …","","","","","","clock is not divided","clock is divided /8","","","","","","Disable memory DS mode always","Enable memory (outside ARM platform) DS mode when system …","enable memory (outside ARM platform) DS mode when system …","mask interrupt generation due to frequency change of …","mask interrupt generation due to frequency change of …","mask interrupt generation due to on board oscillator ready","mask interrupt generation due to lrf of PLLs","mask interrupt generation due to update of periph2_clk_sel.","mask interrupt generation due to update of periph_clk_sel.","mask interrupt generation due to frequency change of …","","","","","","don’t mask interrupt due to frequency change of arm_podf …","mask interrupt due to frequency change of arm_podf","","","","","","don’t mask interrupt due to frequency change of ahb_podf …","mask interrupt due to frequency change of ahb_podf","","","","","","don’t mask interrupt due to on board oscillator ready - …","mask interrupt due to on board oscillator ready","","","","","","don’t mask interrupt due to lrf of PLLs - interrupt will …","mask interrupt due to lrf of PLLs","","","","","","don’t mask interrupt due to update of periph2_clk_sel - …","mask interrupt due to update of periph2_clk_sel","","","","","","don’t mask interrupt due to update of periph_clk_sel - …","mask interrupt due to update of periph_clk_sel","","","","","","don’t mask interrupt due to frequency change of …","mask interrupt due to frequency change of semc_podf","CCM interrupt request 1 generated due to frequency change …","CCM interrupt request 1 generated due to frequency change …","CCM interrupt request 2 generated due to on board …","CCM interrupt request 2 generated due to lock of all …","CCM interrupt request 1 generated due to frequency change …","CCM interrupt request 1 generated due to update of …","CCM interrupt request 1 generated due to frequency change …","","","","","","interrupt is not generated due to frequency change of …","interrupt generated due to frequency change of ahb_podf","","","","","","interrupt is not generated due to frequency change of …","interrupt generated due to frequency change of arm_podf","","","","","","interrupt is not generated due to on board oscillator ready","interrupt generated due to on board oscillator ready","","","","","","interrupt is not generated due to lock ready of all …","interrupt generated due to lock ready of all enabled and …","","","","","","interrupt is not generated due to frequency change of …","interrupt generated due to frequency change of …","","","","","","interrupt is not generated due to update of periph_clk_sel.","interrupt generated due to update of periph_clk_sel.","","","","","","interrupt is not generated due to frequency change of …","interrupt generated due to frequency change of semc_podf","Define if ARM clocks (arm_clk, soc_mxclk, soc_pclk, …","Bypass low power mode handshake. This bit should always be …","Bypass low power mode handshake. This bit should always be …","In run mode, software can manually control powering down …","dis_ref_osc - in run mode, software can manually control …","Setting the low power mode that system will enter on next …","Mask WFI of core0 for entering low power mode Assertion of …","Mask L2CC IDLE for entering low power mode","Mask SCU IDLE for entering low power mode Assertion of all …","Standby clock oscillator bit","Standby counter definition","Voltage standby request bit","","","","","","ARM clock enabled on wait mode.","ARM clock disabled on wait mode. .","","","","","","","","","","","","","","","","On chip oscillator will not be powered down, i.e. …","On chip oscillator will be powered down, i.e. cosc_pwrdown …","","","","","","external high frequency oscillator will be enabled, i.e. …","external high frequency oscillator will be disabled, i.e. …","","","","","","Remain in run mode","Transfer to wait mode","Transfer to stop mode","","","","","","WFI of core0 is not masked","WFI of core0 is masked","","","","","","L2CC IDLE is not masked","L2CC IDLE is masked","","","","","","SCU IDLE is not masked","SCU IDLE is masked","","","","","","On-chip oscillator will not be powered down, after next …","On-chip oscillator will be powered down, after next …","","","","","","CCM will wait (1*pmic_delay_scaler)+1 ckil clock cycles","CCM will wait (3*pmic_delay_scaler)+1 ckil clock cycles","CCM will wait (7*pmic_delay_scaler)+1 ckil clock cycles","CCM will wait (15*pmic_delay_scaler)+1 ckil clock cycles","","","","","","Voltage will not be changed to standby voltage after next …","Voltage will be requested to change to standby voltage …","Overide clock enable signal from CAN1 - clock will not be …","Overide clock enable signal from CAN2 - clock will not be …","Overide clock enable signal from FlexCAN3(CANFD) - clock …","Overide clock enable signal from GPT - clock will not be …","Overide clock enable signal from PIT - clock will not be …","Overide clock enable signal from TRNG","overide clock enable signal from USDHC.","","","","","","don’t overide module enable signal","overide module enable signal","","","","","","don’t override module enable signal","override module enable signal","","","","","","don’t override module enable signal","override module enable signal","","","","","","don’t override module enable signal","override module enable signal","","","","","","don’t override module enable signal","override module enable signal","","","","","","don’t override module enable signal","override module enable signal","","","","","","don’t override module enable signal","override module enable signal","Divider for flexio2 clock. Divider should be updated when …","Divider for flexio2 clock.","Divider for sai1 clock podf. The input clock to this …","Divider for sai1 clock pred.","Divider for sai3 clock podf. The input clock to this …","Divider for sai3 clock pred.","","","","","","Divide by 1","Divide by 2","Divide by 3","Divide by 4","Divide by 5","Divide by 6","Divide by 7","Divide by 8","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","Divide by 1","Divide by 10","Divide by 11","Divide by 12","Divide by 13","Divide by 14","Divide by 15","Divide by 16","Divide by 17","Divide by 18","Divide by 19","Divide by 2","Divide by 20","Divide by 21","Divide by 22","Divide by 23","Divide by 24","Divide by 25","Divide by 26","Divide by 27","Divide by 28","Divide by 29","Divide by 3","Divide by 30","Divide by 31","Divide by 32","Divide by 33","Divide by 34","Divide by 35","Divide by 36","Divide by 37","Divide by 38","Divide by 39","Divide by 4","Divide by 40","Divide by 41","Divide by 42","Divide by 43","Divide by 44","Divide by 45","Divide by 46","Divide by 47","Divide by 48","Divide by 49","Divide by 5","Divide by 50","Divide by 51","Divide by 52","Divide by 53","Divide by 54","Divide by 55","Divide by 56","Divide by 57","Divide by 58","Divide by 59","Divide by 6","Divide by 60","Divide by 61","Divide by 62","Divide by 63","Divide by 64","Divide by 7","Divide by 8","Divide by 9","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","Divide by 1","Divide by 10","Divide by 11","Divide by 12","Divide by 13","Divide by 14","Divide by 15","Divide by 16","Divide by 17","Divide by 18","Divide by 19","Divide by 2","Divide by 20","Divide by 21","Divide by 22","Divide by 23","Divide by 24","Divide by 25","Divide by 26","Divide by 27","Divide by 28","Divide by 29","Divide by 3","Divide by 30","Divide by 31","Divide by 32","Divide by 33","Divide by 34","Divide by 35","Divide by 36","Divide by 37","Divide by 38","Divide by 39","Divide by 4","Divide by 40","Divide by 41","Divide by 42","Divide by 43","Divide by 44","Divide by 45","Divide by 46","Divide by 47","Divide by 48","Divide by 49","Divide by 5","Divide by 50","Divide by 51","Divide by 52","Divide by 53","Divide by 54","Divide by 55","Divide by 56","Divide by 57","Divide by 58","Divide by 59","Divide by 6","Divide by 60","Divide by 61","Divide by 62","Divide by 63","Divide by 64","Divide by 7","Divide by 8","Divide by 9","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","Divider for sai2 clock podf. The input clock to this …","Divider for sai2 clock pred.Divider should be updated when …","","","","","","Divide by 1","Divide by 10","Divide by 11","Divide by 12","Divide by 13","Divide by 14","Divide by 15","Divide by 16","Divide by 17","Divide by 18","Divide by 19","Divide by 2","Divide by 20","Divide by 21","Divide by 22","Divide by 23","Divide by 24","Divide by 25","Divide by 26","Divide by 27","Divide by 28","Divide by 29","Divide by 3","Divide by 30","Divide by 31","Divide by 32","Divide by 33","Divide by 34","Divide by 35","Divide by 36","Divide by 37","Divide by 38","Divide by 39","Divide by 4","Divide by 40","Divide by 41","Divide by 42","Divide by 43","Divide by 44","Divide by 45","Divide by 46","Divide by 47","Divide by 48","Divide by 49","Divide by 5","Divide by 50","Divide by 51","Divide by 52","Divide by 53","Divide by 54","Divide by 55","Divide by 56","Divide by 57","Divide by 58","Divide by 59","Divide by 6","Divide by 60","Divide by 61","Divide by 62","Divide by 63","Divide by 64","Divide by 7","Divide by 8","Divide by 9","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","Divider for trace clock. Divider should be updated when …","Divider for uart clock podf.","Selector for the UART clock multiplexor","Divider for usdhc1 clock podf. Divider should be updated …","Divider for usdhc2 clock. Divider should be updated when …","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","","","","","","Divide by 1","Divide by 10","Divide by 11","Divide by 12","Divide by 13","Divide by 14","Divide by 15","Divide by 16","Divide by 17","Divide by 18","Divide by 19","Divide by 2","Divide by 20","Divide by 21","Divide by 22","Divide by 23","Divide by 24","Divide by 25","Divide by 26","Divide by 27","Divide by 28","Divide by 29","Divide by 3","Divide by 30","Divide by 31","Divide by 32","Divide by 33","Divide by 34","Divide by 35","Divide by 36","Divide by 37","Divide by 38","Divide by 39","Divide by 4","Divide by 40","Divide by 41","Divide by 42","Divide by 43","Divide by 44","Divide by 45","Divide by 46","Divide by 47","Divide by 48","Divide by 49","Divide by 5","Divide by 50","Divide by 51","Divide by 52","Divide by 53","Divide by 54","Divide by 55","Divide by 56","Divide by 57","Divide by 58","Divide by 59","Divide by 6","Divide by 60","Divide by 61","Divide by 62","Divide by 63","Divide by 64","Divide by 7","Divide by 8","Divide by 9","","","","","","derive clock from pll3_80m","derive clock from osc_clk","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","Pre-divider for lcdif clock. Divider should be updated …","Selector for lcdif root clock pre-multiplexer","Divider for lpi2c clock podf. Divider should be updated …","Selector for the LPI2C clock multiplexor","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","derive clock from PLL2","derive clock from PLL3 PFD3","derive clock from PLL5","derive clock from PLL2 PFD0","derive clock from PLL2 PFD1","derive clock from PLL3 PFD1","","","","","","Divide by 1","Divide by 10","Divide by 11","Divide by 12","Divide by 13","Divide by 14","Divide by 15","Divide by 16","Divide by 17","Divide by 18","Divide by 19","Divide by 2","Divide by 20","Divide by 21","Divide by 22","Divide by 23","Divide by 24","Divide by 25","Divide by 26","Divide by 27","Divide by 28","Divide by 29","Divide by 3","Divide by 30","Divide by 31","Divide by 32","Divide by 33","Divide by 34","Divide by 35","Divide by 36","Divide by 37","Divide by 38","Divide by 39","Divide by 4","Divide by 40","Divide by 41","Divide by 42","Divide by 43","Divide by 44","Divide by 45","Divide by 46","Divide by 47","Divide by 48","Divide by 49","Divide by 5","Divide by 50","Divide by 51","Divide by 52","Divide by 53","Divide by 54","Divide by 55","Divide by 56","Divide by 57","Divide by 58","Divide by 59","Divide by 6","Divide by 60","Divide by 61","Divide by 62","Divide by 63","Divide by 64","Divide by 7","Divide by 8","Divide by 9","","","","","","derive clock from pll3_60m","derive clock from osc_clk","Selector for csi_mclk multiplexer","Post divider for csi_mclk. Divider should be updated when …","","","","","","derive clock from osc_clk (24M)","derive clock from PLL2 PFD2","derive clock from pll3_120M","derive clock from PLL3 PFD1","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","Selector for flexspi clock multiplexer","Divider for flexspi clock root.","Selector for the perclk clock multiplexor","Divider for perclk podf.","Selector for sai1 clock multiplexer","Selector for sai2 clock multiplexer","Selector for sai3 clock multiplexer","Selector for usdhc1 clock multiplexer","Selector for usdhc2 clock multiplexer","","","","","","derive clock from PLL2","derive clock from pll3_sw_clk","derive clock from PLL2 PFD2","derive clock from PLL3 PFD0","","","","","","divide by 1","divide by 2","divide by 3","divide by 4","divide by 5","divide by 6","divide by 7","divide by 8","","","","","","derive clock from ipg clk root","derive clock from osc_clk","","","","","","Divide by 1","Divide by 10","Divide by 11","Divide by 12","Divide by 13","Divide by 14","Divide by 15","Divide by 16","Divide by 17","Divide by 18","Divide by 19","Divide by 2","Divide by 20","Divide by 21","Divide by 22","Divide by 23","Divide by 24","Divide by 25","Divide by 26","Divide by 27","Divide by 28","Divide by 29","Divide by 3","Divide by 30","Divide by 31","Divide by 32","Divide by 33","Divide by 34","Divide by 35","Divide by 36","Divide by 37","Divide by 38","Divide by 39","Divide by 4","Divide by 40","Divide by 41","Divide by 42","Divide by 43","Divide by 44","Divide by 45","Divide by 46","Divide by 47","Divide by 48","Divide by 49","Divide by 5","Divide by 50","Divide by 51","Divide by 52","Divide by 53","Divide by 54","Divide by 55","Divide by 56","Divide by 57","Divide by 58","Divide by 59","Divide by 6","Divide by 60","Divide by 61","Divide by 62","Divide by 63","Divide by 64","Divide by 7","Divide by 8","Divide by 9","","","","","","derive clock from PLL3 PFD2","derive from pll3_sw_clk","derive clock from PLL4","","","","","","derive clock from PLL3 PFD2","derive clock from PLL5","derive clock from PLL4","","","","","","derive clock from PLL3 PFD2","derive from pll3_sw_clk","derive clock from PLL4","","","","","","derive clock from PLL2 PFD2","derive clock from PLL2 PFD0","","","","","","derive clock from PLL2 PFD2","derive clock from PLL2 PFD0","Divider for CAN clock podf.","Selector for CAN clock multiplexer","Selector for flexio2 clock multiplexer","","","","","","Divide by 1","Divide by 10","Divide by 11","Divide by 12","Divide by 13","Divide by 14","Divide by 15","Divide by 16","Divide by 17","Divide by 18","Divide by 19","Divide by 2","Divide by 20","Divide by 21","Divide by 22","Divide by 23","Divide by 24","Divide by 25","Divide by 26","Divide by 27","Divide by 28","Divide by 29","Divide by 3","Divide by 30","Divide by 31","Divide by 32","Divide by 33","Divide by 34","Divide by 35","Divide by 36","Divide by 37","Divide by 38","Divide by 39","Divide by 4","Divide by 40","Divide by 41","Divide by 42","Divide by 43","Divide by 44","Divide by 45","Divide by 46","Divide by 47","Divide by 48","Divide by 49","Divide by 5","Divide by 50","Divide by 51","Divide by 52","Divide by 53","Divide by 54","Divide by 55","Divide by 56","Divide by 57","Divide by 58","Divide by 59","Divide by 6","Divide by 60","Divide by 61","Divide by 62","Divide by 63","Divide by 64","Divide by 7","Divide by 8","Divide by 9","","","","","","derive clock from pll3_sw_clk divided clock (60M)","derive clock from osc_clk (24M)","derive clock from pll3_sw_clk divided clock (80M)","Disable FlexCAN clock","","","","","","derive clock from PLL4 divided clock","derive clock from PLL3 PFD2 clock","derive clock from PLL5 clock","derive clock from pll3_sw_clk","Status indication of CAMP2.","Status indication of on board oscillator","Status of the value of CCM_REF_EN_B output of ccm","","","","","","CAMP2 is not ready.","CAMP2 is ready.","","","","","","on board oscillator is not ready.","on board oscillator is ready.","","","","","","value of CCM_REF_EN_B is ‘0’","value of CCM_REF_EN_B is ‘1’","","CCM_ANALOG","","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 2","Miscellaneous Register 2","Miscellaneous Register 2","Miscellaneous Register 2","Miscellaneous Register 2","Miscellaneous Register 2","Miscellaneous Register 2","Miscellaneous Register 2","480MHz Clock (PLL3) Phase Fractional Divider Control …","480MHz Clock (PLL3) Phase Fractional Divider Control …","480MHz Clock (PLL3) Phase Fractional Divider Control …","480MHz Clock (PLL3) Phase Fractional Divider Control …","480MHz Clock (PLL3) Phase Fractional Divider Control …","480MHz Clock (PLL3) Phase Fractional Divider Control …","480MHz Clock (PLL3) Phase Fractional Divider Control …","480MHz Clock (PLL3) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","528MHz Clock (PLL2) Phase Fractional Divider Control …","Analog ARM PLL control Register","Analog ARM PLL control Register","Analog ARM PLL control Register","Analog ARM PLL control Register","Analog ARM PLL control Register","Analog ARM PLL control Register","Analog ARM PLL control Register","Analog ARM PLL control Register","Analog Audio PLL control Register","Analog Audio PLL control Register","Analog Audio PLL control Register","Analog Audio PLL control Register","Denominator of Audio PLL Fractional Loop Divider Register","Denominator of Audio PLL Fractional Loop Divider Register","Numerator of Audio PLL Fractional Loop Divider Register","Numerator of Audio PLL Fractional Loop Divider Register","Analog Audio PLL control Register","Analog Audio PLL control Register","Analog Audio PLL control Register","Analog Audio PLL control Register","Analog ENET PLL Control Register","Analog ENET PLL Control Register","Analog ENET PLL Control Register","Analog ENET PLL Control Register","Analog ENET PLL Control Register","Analog ENET PLL Control Register","Analog ENET PLL Control Register","Analog ENET PLL Control Register","Analog System PLL Control Register","Analog System PLL Control Register","Analog System PLL Control Register","Analog System PLL Control Register","Denominator of 528MHz System PLL Fractional Loop Divider …","Denominator of 528MHz System PLL Fractional Loop Divider …","Numerator of 528MHz System PLL Fractional Loop Divider …","Numerator of 528MHz System PLL Fractional Loop Divider …","Analog System PLL Control Register","Analog System PLL Control Register","528MHz System PLL Spread Spectrum Register","528MHz System PLL Spread Spectrum Register","Analog System PLL Control Register","Analog System PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB1 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog USB2 480MHz PLL Control Register","Analog Video PLL control Register","Analog Video PLL control Register","Analog Video PLL control Register","Analog Video PLL control Register","Denominator of Video PLL Fractional Loop Divider Register","Denominator of Video PLL Fractional Loop Divider Register","Numerator of Video PLL Fractional Loop Divider Register","Numerator of Video PLL Fractional Loop Divider Register","Analog Video PLL control Register","Analog Video PLL control Register","Analog Video PLL control Register","Analog Video PLL control Register","CCM_ANALOG","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to CCM. See Power Management Unit (PMU)","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except RTC powered down on stop mode assertion.","Beside RTC, analog bandgap, 1p1 and 2p5 regulators are …","Beside RTC, 1p1 and 2p5 regulators are also on, low-power …","Beside RTC, low-power bandgap is selected and the rest …","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to CCM. See Power Management Unit (PMU)","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except RTC powered down on stop mode assertion.","Beside RTC, analog bandgap, 1p1 and 2p5 regulators are …","Beside RTC, 1p1 and 2p5 regulators are also on, low-power …","Beside RTC, low-power bandgap is selected and the rest …","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to CCM. See Power Management Unit (PMU)","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except RTC powered down on stop mode assertion.","Beside RTC, analog bandgap, 1p1 and 2p5 regulators are …","Beside RTC, 1p1 and 2p5 regulators are also on, low-power …","Beside RTC, low-power bandgap is selected and the rest …","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to CCM. See Power Management Unit (PMU)","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except RTC powered down on stop mode assertion.","Beside RTC, analog bandgap, 1p1 and 2p5 regulators are …","Beside RTC, 1p1 and 2p5 regulators are also on, low-power …","Beside RTC, low-power bandgap is selected and the rest …","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","When USB is in low power suspend mode this Control bit is …","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","ARM supply Not related to CCM. See Power Management Unit …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg1 brownout status bit. Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","GPU/VPU supply Not related to CCM. See Power Management …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).Not related to CCM. …","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","PLL3 is being used by peripherals and is enabled when SoC …","PLL3 can be disabled when the SoC is not in any low power …","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","When USB is in low power suspend mode this Control bit is …","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","ARM supply Not related to CCM. See Power Management Unit …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg1 brownout status bit. Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","GPU/VPU supply Not related to CCM. See Power Management …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).Not related to CCM. …","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","PLL3 is being used by peripherals and is enabled when SoC …","PLL3 can be disabled when the SoC is not in any low power …","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","When USB is in low power suspend mode this Control bit is …","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","ARM supply Not related to CCM. See Power Management Unit …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg1 brownout status bit. Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","GPU/VPU supply Not related to CCM. See Power Management …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).Not related to CCM. …","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","PLL3 is being used by peripherals and is enabled when SoC …","PLL3 can be disabled when the SoC is not in any low power …","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","When USB is in low power suspend mode this Control bit is …","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","ARM supply Not related to CCM. See Power Management Unit …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg1 brownout status bit. Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","GPU/VPU supply Not related to CCM. See Power Management …","Number of clock periods (24MHz clock).Not related to CCM. …","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.Not related to CCM. See Power …","Enables the brownout detection.Not related to CCM. See …","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).Not related to CCM. …","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","PLL3 is being used by peripherals and is enabled when SoC …","PLL3 can be disabled when the SoC is not in any low power …","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If set to 1, the IO fractional divider clock (reference …","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","IO Clock Gate","This field controls the fractional divide value","This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source","This field controls the PLL loop divider","Enable the clock output.","1 - PLL is currently locked. 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source","This field controls the PLL loop divider","Enable the clock output.","1 - PLL is currently locked. 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source","This field controls the PLL loop divider","Enable the clock output.","1 - PLL is currently locked. 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source","This field controls the PLL loop divider","Enable the clock output.","1 - PLL is currently locked. 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enable PLL output","1 - PLL is currently locked. 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enable PLL output","1 - PLL is currently locked. 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","30 bit denominator of fractional loop divider.","","","","","","30 bit numerator of fractional loop divider.","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enable PLL output","1 - PLL is currently locked. 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enable PLL output","1 - PLL is currently locked. 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","Bypass the PLL.","Determines the bypass source.","Controls the frequency of the ethernet reference clock","Enable the PLL providing the ENET reference clock.","Controls the frequency of the ENET2 reference clock.","Enable the PLL providing the ENET2 reference clock","Enable the PLL providing ENET 25 MHz reference clock","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","25MHz","50MHz","100MHz (not 50% duty cycle)","125MHz","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","Controls the frequency of the ethernet reference clock","Enable the PLL providing the ENET reference clock.","Controls the frequency of the ENET2 reference clock.","Enable the PLL providing the ENET2 reference clock","Enable the PLL providing ENET 25 MHz reference clock","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","25MHz","50MHz","100MHz (not 50% duty cycle)","125MHz","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","Controls the frequency of the ethernet reference clock","Enable the PLL providing the ENET reference clock.","Controls the frequency of the ENET2 reference clock.","Enable the PLL providing the ENET2 reference clock","Enable the PLL providing ENET 25 MHz reference clock","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","25MHz","50MHz","100MHz (not 50% duty cycle)","125MHz","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","Controls the frequency of the ethernet reference clock","Enable the PLL providing the ENET reference clock.","Controls the frequency of the ENET2 reference clock.","Enable the PLL providing the ENET2 reference clock","Enable the PLL providing ENET 25 MHz reference clock","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","25MHz","50MHz","100MHz (not 50% duty cycle)","125MHz","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","30 bit denominator (B) of fractional loop divider …","","","","","","30 bit numerator (A) of fractional loop divider (signed …","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Enable bit","Frequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*…","Frequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.","","","","","","Spread spectrum modulation disabled","Soread spectrum modulation enabled","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","Powers the 9-phase PLL outputs for USBPHYn","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","PLL outputs for USBPHYn off.","PLL outputs for USBPHYn on.","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","Powers the 9-phase PLL outputs for USBPHYn","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","PLL outputs for USBPHYn off.","PLL outputs for USBPHYn on.","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","Powers the 9-phase PLL outputs for USBPHYn","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","PLL outputs for USBPHYn off.","PLL outputs for USBPHYn on.","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","Powers the 9-phase PLL outputs for USBPHYn","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","PLL outputs for USBPHYn off.","PLL outputs for USBPHYn on.","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","0: 8-phase PLL outputs for USBPHY1 are powered down","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","0: 8-phase PLL outputs for USBPHY1 are powered down","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","0: 8-phase PLL outputs for USBPHY1 are powered down","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>…","Enable the PLL clock output.","0: 8-phase PLL outputs for USBPHY1 are powered down","1 - PLL is currently locked. 0 - PLL is not currently …","Powers up the PLL. This bit will be set automatically when …","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enalbe PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enalbe PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","30 bit Denominator of fractional loop divider.","","","","","","30 bit numerator of fractional loop divider(Signed …","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enalbe PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","Bypass the PLL.","Determines the bypass source.","This field controls the PLL loop divider. Valid range for …","Enalbe PLL output","1 - PLL is currently locked; 0 - PLL is not currently …","These bits implement a divider after the PLL, but before …","Powers down the PLL.","","","","","","","","","","","Select the CLK1_N / CLK1_P as source.","Select the 24MHz oscillator as source.","","","","","","","","","","","","","","","","","","","","","Divide by 4.","Divide by 2.","Divide by 1.","","","","","","","High-Speed Comparator (CMP), Voltage Reference (VREF) …","","High-Speed Comparator (CMP), Voltage Reference (VREF) …","","High-Speed Comparator (CMP), Voltage Reference (VREF) …","","High-Speed Comparator (CMP), Voltage Reference (VREF) …","CMP Control Register 0","CMP Control Register 0","CMP Control Register 1","CMP Control Register 1","DAC Control Register","DAC Control Register","CMP Filter Period Register","CMP Filter Period Register","","MUX Control Register","MUX Control Register","High-Speed Comparator (CMP), Voltage Reference (VREF) …","CMP Status and Control Register","CMP Status and Control Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Filter Sample Count","Comparator hard block hysteresis control","","","","","","Filter is disabled. If SE = 1, then COUT is a logic 0. …","One sample must agree. The comparator output is simply …","2 consecutive samples must agree.","3 consecutive samples must agree.","4 consecutive samples must agree.","5 consecutive samples must agree.","6 consecutive samples must agree.","7 consecutive samples must agree.","","","","","","Level 0","Level 1","Level 2","Level 3","Comparator Output Select","Comparator Module Enable","Comparator INVERT","Comparator Output Pin Enable","Power Mode Select","Sample Enable","Windowing Enable","","","","","","Set the filtered comparator output (CMPO) to equal COUT.","Set the unfiltered comparator output (CMPO) to equal COUTA.","","","","","","Analog Comparator is disabled.","Analog Comparator is enabled.","","","","","","Does not invert the comparator output.","Inverts the comparator output.","","","","","","CMPO is not available on the associated CMPO output pin. …","CMPO is available on the associated CMPO output pin. The …","","","","","","Low-Speed (LS) Comparison mode selected. In this mode, CMP …","High-Speed (HS) Comparison mode selected. In this mode, …","","","","","","Sampling mode is not selected.","Sampling mode is selected.","","","","","","Windowing mode is not selected.","Windowing mode is selected.","DAC Enable","DAC Output Voltage Select","Supply Voltage Reference Source Select","","","","","","DAC is disabled.","DAC is enabled.","","","","","","","","","","","Vin1 is selected as resistor ladder network supply …","Vin2 is selected as resistor ladder network supply …","Filter Sample Period","","","","","","Minus Input Mux Control","Plus Input Mux Control","","","","","","IN0","IN1","IN2","IN3","IN4","IN5","IN6","IN7","","","","","","IN0","IN1","IN2","IN3","IN4","IN5","IN6","IN7","Analog Comparator Flag Falling","Analog Comparator Flag Rising","Analog Comparator Output","DMA Enable Control","Comparator Interrupt Enable Falling","Comparator Interrupt Enable Rising","","","","","","Falling-edge on COUT has not been detected.","Falling-edge on COUT has occurred.","","","","","","Rising-edge on COUT has not been detected.","Rising-edge on COUT has occurred.","","","","","","","","","","","DMA is disabled.","DMA is enabled.","","","","","","Interrupt is disabled.","Interrupt is enabled.","","","","","","Interrupt is disabled.","Interrupt is enabled.","","CSI","CSI Control Register 1","CSI Control Register 1","CSI Control Register 18","CSI Control Register 18","CSI Control Register 19","CSI Control Register 19","CSI Control Register 2","CSI Control Register 2","CSI Control Register 3","CSI Control Register 3","CSI DMA Start Address Register - for Frame Buffer1","CSI DMA Start Address Register - for Frame Buffer1","CSI DMA Transfer Size Register - for Frame Buffer2","CSI DMA Transfer Size Register - for Frame Buffer2","CSI DMA Start Address Register - for STATFIFO","CSI DMA Start Address Register - for STATFIFO","CSI DMA Transfer Size Register - for STATFIFO","CSI DMA Transfer Size Register - for STATFIFO","CSI Frame Buffer Parameter Register","CSI Frame Buffer Parameter Register","CSI Image Parameter Register","CSI Image Parameter Register","CSI RX FIFO Register","CSI RX FIFO Register","CSI RX Count Register","CSI RX Count Register","CSI Status Register","CSI Status Register","CSI Statistic FIFO Register","CSI Statistic FIFO Register","","CSI","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","CCIR656 Interface Enable","CCIR Mode Select","Asynchronous RXFIFO Clear","Asynchronous STATFIFO Clear","Change Of Image Field (COF) Interrupt Enable","End-of-Frame Interrupt Enable. This bit enables and …","External VSYNC Enable","Frame Buffer1 DMA Transfer Done Interrupt Enable","Frame Buffer2 DMA Transfer Done Interrupt Enable","FIFO Clear Control","Gated Clock Mode Enable","HSYNC Polarity Select","Invert Data Input. This bit enables or disables internal …","Invert Pixel Clock Input","Data Packing Direction","Pixel Bit","CSI-PrP Interface Enable","Valid Pixel Clock Edge Select","RxFIFO Overrun Interrupt Enable. This bit enables the RX …","RxFIFO Full Interrupt Enable. This bit enables the RxFIFO …","STATFIFO DMA Transfer Done Interrupt Enable","STAT FIFO Overrun Interrupt Enable. This bit enables the …","Start Of Frame (SOF) Interrupt Enable. This bit enables …","SOF Interrupt Polarity. This bit controls the condition …","STATFIFO Full Interrupt Enable. This bit enables the STAT …","SWAP 16-Bit Enable","Hprot value in AHB bus protocol.","Base address change error interrupt enable signal.","When this bit is enabled, CSI DMA will switch the base …","CSI 2 base addresses switching method. When using this …","CSI global enable signal","This bit is used to select the output method When input is …","When in interlace mode, field 1 done interrupt enable.","In interlace mode, fileld 0 means interrupt enabled.","Choosing the last DMA request condition.","These bits used to choose the method to mask the CSI input.","When input is parallel rgb888/yuv444 24bit, this bit can …","Output is 32-bit format.","","","","","","","","","","","","","","","","","","","","","Switching base address at the edge of the vsync","Switching base address at the edge of the first data of …","","","","","","","","","","","Deinterlace disabled","Deinterlace enabled","","","","","","Interrupt disabled","Interrupt enabled","","","","","","Interrupt disabled","Interrupt enabled","","","","","","fifo_full_level","hburst_length","","","","","","Writing to memory from first completely frame, when using …","Writing to memory when CSI_ENABLE is 1.","Writing to memory from second completely frame, when using …","Writing to memory when data comes in, not matter the …","","","","","","","","","","","{8’h0, data[23:0]}","{data[23:0], 8’h0}","This byte stores the highest FIFO level achieved by CSI …","","","","","","","","","","","Traditional interface is selected. Timing interface logic …","CCIR656 interface is selected.","","","","","","Progressive mode is selected","Interlace mode is selected","","","","","","","","","","","","","","","","COF interrupt is disabled","COF interrupt is enabled","","","","","","EOF interrupt is disabled.","EOF interrupt is generated when RX count value is reached.","","","","","","Internal VSYNC mode","External VSYNC mode","","","","","","Frame Buffer1 DMA Transfer Done interrupt disable","Frame Buffer1 DMA Transfer Done interrupt enable","","","","","","Frame Buffer2 DMA Transfer Done interrupt disable","Frame Buffer2 DMA Transfer Done interrupt enable","","","","","","Asynchronous FIFO clear is selected.","Synchronous FIFO clear is selected.","","","","","","Non-gated clock mode. All incoming pixel clocks are valid. …","Gated clock mode. Pixel clock signal is valid only when …","","","","","","HSYNC is active low","HSYNC is active high","","","","","","CSI_D[7:0] data lines are directly applied to internal …","CSI_D[7:0] data lines are inverted before applied to …","","","","","","CSI_PIXCLK is directly applied to internal circuitry","CSI_PIXCLK is inverted before applied to internal circuitry","","","","","","Pack from LSB first. For image data, 0x11, 0x22, 0x33, …","Pack from MSB first. For image data, 0x11, 0x22, 0x33, …","","","","","","8-bit data for each pixel","10-bit data for each pixel","","","","","","CSI to PrP bus is disabled","CSI to PrP bus is enabled","","","","","","Pixel data is latched at the falling edge of CSI_PIXCLK","Pixel data is latched at the rising edge of CSI_PIXCLK","","","","","","RxFIFO overrun interrupt is disabled","RxFIFO overrun interrupt is enabled","","","","","","RxFIFO full interrupt disable","RxFIFO full interrupt enable","","","","","","STATFIFO DMA Transfer Done interrupt disable","STATFIFO DMA Transfer Done interrupt enable","","","","","","STATFIFO overrun interrupt is disabled","STATFIFO overrun interrupt is enabled","","","","","","SOF interrupt disable","SOF interrupt enable","","","","","","SOF interrupt is generated on SOF falling edge","SOF interrupt is generated on SOF rising edge","","","","","","STATFIFO full interrupt disable","STATFIFO full interrupt enable","","","","","","Disable swapping","Enable swapping","Auto Focus Spread. Selects which green pixels are used for …","Bayer Tile Start. Controls the Bayer pattern starting …","Burst Type of DMA Transfer from RxFIFO. Selects the burst …","Burst Type of DMA Transfer from STATFIFO. Selects the …","Double Resolution Mode. Controls size of statistics grid.","Horizontal Skip Count","Live View Resolution Mode. Selects the grid size used for …","Skip Count Enable. Enables or disables the skip count …","Vertical Skip Count. Contains the number of rows to skip. …","","","","","","Abs Diff on consecutive green pixels","Abs Diff on every third green pixels","Abs Diff on every four green pixels","","","","","","GR","RG","BG","GB","","","","","","INCR8","INCR4","INCR16","","","","","","INCR8","INCR4","INCR16","","","","","","Stats grid of 8 x 6","Stats grid of 8 x 12","","","","","","","","","","","512 x 384","448 x 336","384 x 288","384 x 256","320 x 240","288 x 216","400 x 300","","","","","","Skip count disable","Skip count enable","","","","","","Reflash DMA Controller for RxFIFO","Reflash DMA Controller for STATFIFO","DMA Request Enable for RxFIFO","DMA Request Enable for STATFIFO","Automatic Error Correction Enable","Error Detection Interrupt Enable","Frame Counter","Frame Count Reset. Resets the Frame Counter. (Cleared …","Hresponse Error Enable. This bit enables the hresponse …","RxFIFO Full Level","STATFIFO Full Level","Two 8-bit Sensor Mode","Dummy Zero Packing Enable","","","","","","No reflashing","Reflash the embedded DMA controller","","","","","","No reflashing","Reflash the embedded DMA controller","","","","","","Disable the dma request","Enable the dma request","","","","","","Disable the dma request","Enable the dma request","","","","","","Auto Error correction is disabled.","Auto Error correction is enabled.","","","","","","No interrupt is generated when error is detected. Only the …","Interrupt is generated when error is detected.","","","","","","","","","","","Do not reset","Reset frame counter immediately","","","","","","Disable hresponse error interrupt","Enable hresponse error interrupt","","","","","","4 Double words","8 Double words","16 Double words","24 Double words","32 Double words","48 Double words","64 Double words","96 Double words","","","","","","4 Double words","8 Double words","12 Double words","16 Double words","24 Double words","32 Double words","48 Double words","64 Double words","","","","","","Only one sensor is connected.","Two 8-bit sensors are connected or one 16-bit sensor is …","","","","","","Zero packing disabled","Zero packing enabled","DMA Start Address in Frame Buffer1","","","","","","DMA Start Address in Frame Buffer2","","","","","","DMA Start Address for STATFIFO","","","","","","DMA Transfer Size for STATFIFO","","","","","","DEINTERLACE_STRIDE is only used in the deinterlace mode","Frame Buffer Parameter","","","","","","","","","","","Image Height. Indicates how many pixels in a column of the …","Image Width","","","","","","","","","","","Received image data","","","","","","RxFIFO Count","","","","","","When using base address switching enable, this bit will be …","Change Of Field Interrupt Status","When DMA field 0 is complete, this bit will be set to …","When DMA field 0 is complete, this bit will be set to …","DMA Transfer Done in Frame Buffer1","DMA Transfer Done in Frame Buffer2","DMA Transfer Done from StatFIFO","RXFIFO Data Ready","CCIR Error Interrupt","End of Frame (EOF) Interrupt Status. Indicates when EOF is …","CCIR Field 1 Interrupt Status","CCIR Field 2 Interrupt Status","Hresponse Error Interrupt Status","RxFIFO Overrun Interrupt Status","RXFIFO Full Interrupt Status","STATFIFO Overrun Interrupt Status","Start of Frame Interrupt Status. Indicates when SOF is …","STATFIFO Full Interrupt Status","","","","","","","","","","","Video field has no change.","Change of video field is detected.","","","","","","","","","","","","","","","","DMA transfer is not completed.","DMA transfer is completed.","","","","","","DMA transfer is not completed.","DMA transfer is completed.","","","","","","DMA transfer is not completed.","DMA transfer is completed.","","","","","","No data (word) is ready","At least 1 datum (word) is ready in RXFIFO.","","","","","","No error detected","Error is detected in CCIR coding","","","","","","EOF is not detected.","EOF is detected.","","","","","","Field 1 of video is not detected.","Field 1 of video is about to start.","","","","","","Field 2 of video is not detected","Field 2 of video is about to start","","","","","","No hresponse error.","Hresponse error is detected.","","","","","","RXFIFO has not overflowed.","RXFIFO has overflowed.","","","","","","RxFIFO is not full.","RxFIFO is full.","","","","","","STATFIFO has not overflowed.","STATFIFO has overflowed.","","","","","","SOF is not detected.","SOF is detected.","","","","","","STATFIFO is not full.","STATFIFO is full.","Static data from sensor","","","","","","Config security level register","Config security level register","","CSU registers","HP0 register","HP0 register","HPCONTROL0 register","HPCONTROL0 register","","CSU registers","Secure access register","Secure access register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","The lock bit corresponding to the first slave. It is …","The lock bit corresponding to the second slave. It is …","Non-secure supervisor read access control for the first …","Non-secure supervisor read access control for the second …","Non-secure supervisor write access control for the first …","Non-secure supervisor write access control for the second …","Non-secure user read access control for the first slave","Non-secure user read access control for the second slave","Non-secure user write access control for the first slave","Non-secure user write access control for the second slave","Secure supervisor read access control for the first slave","Secure supervisor read access control for the second slave","Secure supervisor write access control for the first slave","Secure supervisor write access control for the second slave","Secure user read access control for the first slave","Secure user read access control for the second slave","Secure user write access control for the first slave","Secure user write access control for the second slave","","","","","","Not locked. The bits 16-23 can be written by the software.","The bits 16-23 are locked and can’t be written by the …","","","","","","Not locked. Bits 7-0 can be written by the software.","Bits 7-0 are locked and cannot be written by the software","","","","","","The non-secure supervisor read access is disabled for the …","The non-secure supervisor read access is enabled for the …","","","","","","The non-secure supervisor read access is disabled for the …","The non-secure supervisor read access is enabled for the …","","","","","","The non-secure supervisor write access is disabled for the …","The non-secure supervisor write access is enabled for the …","","","","","","The non-secure supervisor write access is disabled for the …","The non-secure supervisor write access is enabled for the …","","","","","","The non-secure user read access is disabled for the first …","The non-secure user read access is enabled for the first …","","","","","","The non-secure user read access is disabled for the second …","The non-secure user read access is enabled for the second …","","","","","","The non-secure user write access is disabled for the first …","The non-secure user write access is enabled for the first …","","","","","","The non-secure user write access is disabled for the …","The non-secure user write access is enabled for the second …","","","","","","The secure supervisor read access is disabled for the …","The secure supervisor read access is enabled for the first …","","","","","","The secure supervisor read access is disabled for the …","The secure supervisor read access is enabled for the …","","","","","","The secure supervisor write access is disabled for the …","The secure supervisor write access is enabled for the …","","","","","","The secure supervisor write access is disabled for the …","The secure supervisor write access is enabled for the …","","","","","","The secure user read access is disabled for the first …","The secure user read access is enabled for the first slave.","","","","","","The secure user read access is disabled for the second …","The secure user read access is enabled for the second …","","","","","","The secure user write access is disabled for the first …","The secure user write access is enabled for the first …","","","","","","The secure user write access is disabled for the second …","The secure user write access is enabled for the second …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Determines whether the register value of the corresponding …","Lock bit set by the TZ software for the CSI","Lock bit set by the TZ software for the DCP","Lock bit set by the TZ software for the eDMA","Lock bit set by the TZ software for the ENET","Lock bit set by the TZ software for the LCDIF","Lock bit set by the TZ software for the PXP","Lock bit set by the TZ software for the TPSMP","Lock bit set by the TZ software for the USB","Lock bit set by the TZ software for the USDHC1","Lock bit set by the TZ software for the USDHC2","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","The hprot1 input signal value is routed to the csu_hprot1 …","The HP register bit is routed to the csu_hprot1 output for …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit cannot be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","Indicates the privilege/user mode for the CSI","Indicates the privilege/user mode for the DCP","Indicates the privilege/user mode for the eDMA","Indicates the privilege/user mode for the ENET","Indicates the privilege/user mode for the LCDIF","Indicates the privilege/user mode for the PXP","Indicates the privilege/user mode for the TPSMP","Indicates the privilege/user mode for the USB","Indicates the privilege/user mode for the USDHC1","Indicates the privilege/user mode for the USDHC2","Lock bit set by the TZ software for the CSI","Lock bit set by the TZ software for the DCP","Lock bit set by the TZ software for the eDMA","Lock bit set by the TZ software for the ENET","Lock bit set by the TZ software for the LCDIF","Lock bit set by the TZ software for the PXP","Lock bit set by the TZ software for the TPSMP.","Lock bit set by the TZ software for the USB.","Lock bit set by the TZ software for the USDHC1","Lock bit set by the TZ software for the USDHC2.","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","User mode for the corresponding master","Supervisor mode for the corresponding master","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","Lock bit set by the TZ software for the CSI","Lock bit set by the TZ software for the DCP","Lock bit set by the TZ software for the eDMA","Lock bit set by the TZ software for the ENET1 and ENET2","Lock bit set by the TZ software for the LCDIF","Lock bit set by the TZ software for the PXP","Lock bit set by the TZ software for the TPSMP","Lock bit set by the TZ software for the USB","Lock bit set by the TZ software for the USDHC1","Lock bit set by the TZ software for the USDHC2","Non-secure access policy indicator bit","Non-secure access policy indicator bit","Non-secure access policy indicator bit","Non-secure access policy indicator bit","Non-secure access policy indicator bit","Non-Secure Access Policy indicator bit","Non-secure access policy indicator bit","Non-secure access policy indicator bit","Non-secure access policy indicator bit","Non-secure access policy indicator bit","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","No lock-the adjacent (next lower) bit can be written by …","Lock-the adjacent (next lower) bit can’t be written by …","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","","","","","Secure access for the corresponding type-1 master","Non-secure access for the corresponding type-1 master","","DCDC","","DCDC Register 0","DCDC Register 0","DCDC Register 1","DCDC Register 1","DCDC Register 2","DCDC Register 2","DCDC Register 3","DCDC Register 3","DCDC","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","adjust value to poslimit_buck register","reset current alert signal","Set the threshold of current detector, if the peak current …","Disable automatic clock switch from internal osc to xtal …","enable the overload detection in power save mode, if …","Adjust hysteretic value in low power from 12.5mV to 25mV","the period of counting the charging times in power save …","the threshold of the counting number of charging times …","The threshold of over current detection in run mode and …","set to “1” to power down the low voltage detection …","power down output range comparator","The power down signal of the current detector.","power down overvoltage detection comparator","Power down internal osc. Only set this bit, when 24 MHz …","power down overcurrent detection comparator","power down the zero cross detection function for …","select 24 MHz Crystal clock for DCDC, when …","Status register to indicate DCDC status. 1’b1: DCDC …","1’b1: Disable xtalok detection circuit 1’b0: Enable …","set to 1 to switch internal ring osc to xtal 24M","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Enable hysteresis in switching converter common mode …","increase the threshold detection for common mode analog …","set the current bias of low power comparator 0x0: 50 nA …","select the feedback point of the internal regulator","control the load resistor of the internal regulator of …","trim bandgap voltage","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Set high to improve the transition from heavy load to …","Set to “0” : stop charging if the duty cycle is lower …","Ratio of integral control parameter to proportional …","Two’s complement feed forward step in duty cycle in the …","Magnitude of proportional control parameter in the …","Enable analog circuit of DC-DC converter to respond faster …","Invert the sign of the hysteresis in DC-DC analog …","Increase the threshold detection for RC scale circuit.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Disable stepping for the output VDD_SOC of DCDC","Set DCDC clock to half freqeuncy for continuous mode","Ajust delay to reduce ground noise","Target value of standby (low power) mode 0x0: 0","Target value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: …","","","","","","","","","","","","","","","","","","","","","","","","","","DCP capability 0 register","DCP capability 0 register","DCP capability 1 register","DCP capability 1 register","DCP channel 0 command pointer address register","DCP channel 0 command pointer address register","DCP channel 0 options register","DCP channel 0 options register","DCP channel 0 options register","DCP channel 0 options register","DCP channel 0 options register","DCP channel 0 options register","DCP channel 0 options register","DCP channel 0 options register","DCP channel 0 semaphore register","DCP channel 0 semaphore register","DCP channel 0 status register","DCP channel 0 status register","DCP channel 0 status register","DCP channel 0 status register","DCP channel 0 status register","DCP channel 0 status register","DCP channel 0 status register","DCP channel 0 status register","DCP channel 1 command pointer address register","DCP channel 1 command pointer address register","DCP channel 1 options register","DCP channel 1 options register","DCP channel 1 options register","DCP channel 1 options register","DCP channel 1 options register","DCP channel 1 options register","DCP channel 1 options register","DCP channel 1 options register","DCP channel 1 semaphore register","DCP channel 1 semaphore register","DCP channel 1 status register","DCP channel 1 status register","DCP channel 1 status register","DCP channel 1 status register","DCP channel 1 status register","DCP channel 1 status register","DCP channel 1 status register","DCP channel 1 status register","DCP channel 2 command pointer address register","DCP channel 2 command pointer address register","DCP channel 2 options register","DCP channel 2 options register","DCP channel 2 options register","DCP channel 2 options register","DCP channel 2 options register","DCP channel 2 options register","DCP channel 2 options register","DCP channel 2 options register","DCP channel 2 semaphore register","DCP channel 2 semaphore register","DCP channel 2 status register","DCP channel 2 status register","DCP channel 2 status register","DCP channel 2 status register","DCP channel 2 status register","DCP channel 2 status register","DCP channel 2 status register","DCP channel 2 status register","DCP channel 3 command pointer address register","DCP channel 3 command pointer address register","DCP channel 3 options register","DCP channel 3 options register","DCP channel 3 options register","DCP channel 3 options register","DCP channel 3 options register","DCP channel 3 options register","DCP channel 3 options register","DCP channel 3 options register","DCP channel 3 semaphore register","DCP channel 3 semaphore register","DCP channel 3 status register","DCP channel 3 status register","DCP channel 3 status register","DCP channel 3 status register","DCP channel 3 status register","DCP channel 3 status register","DCP channel 3 status register","DCP channel 3 status register","DCP channel control register","DCP channel control register","DCP channel control register","DCP channel control register","DCP channel control register","DCP channel control register","DCP channel control register","DCP channel control register","DCP context buffer pointer","DCP context buffer pointer","DCP control register 0","DCP control register 0","DCP control register 0","DCP control register 0","DCP control register 0","DCP control register 0","DCP control register 0","DCP control register 0","DCP debug data register","DCP debug data register","DCP debug select register","DCP debug select register","","DCP register reference index","","DCP key index","DCP key index","DCP key data","DCP key data","DCP work packet 0 status register","DCP work packet 0 status register","DCP work packet 1 status register","DCP work packet 1 status register","DCP work packet 2 status register","DCP work packet 2 status register","DCP work packet 3 status register","DCP work packet 3 status register","DCP work packet 4 status register","DCP work packet 4 status register","DCP work packet 5 status register","DCP work packet 5 status register","DCP work packet 6 status register","DCP work packet 6 status register","DCP page table register","DCP page table register","DCP register reference index","DCP status register","DCP status register","DCP status register","DCP status register","DCP status register","DCP status register","DCP status register","DCP status register","DCP version register","DCP version register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Write to 1 to disable the decryption","Write to a 1 to disable the per-device unique key","Encoded value indicating the number of channels …","Encoded value indicating the number of key-storage …","","","","","","","","","","","","","","","","","","","","","One-hot field indicating which cipher algorithms are …","One-hot field indicating which hashing features are …","","","","","","AES128","","","","","","CRC32","SHA1","SHA256","Pointer to the descriptor structure to be processed for …","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","The value written to this field is added to the semaphore …","This read-only field shows the current (instantaneous) …","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation …","Indicates the tag from the last completed packet in the …","","","","","","Error signalled because an error is reported …","Error signalled because the control packet specifies an …","Error signalled because the next pointer is 0x00000000","Error signalled because the semaphore is non-zero and …","Error signalled because an error is reported …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation …","Indicates the tag from the last completed packet in the …","","","","","","Error signalled because an error is reported …","Error signalled because the control packet specifies an …","Error signalled because the next pointer is 0x00000000","Error signalled because the semaphore is non-zero and …","Error signalled because an error is reported …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation …","Indicates the tag from the last completed packet in the …","","","","","","Error signalled because an error is reported …","Error signalled because the control packet specifies an …","Error signalled because the next pointer is 0x00000000","Error signalled because the semaphore is non-zero and …","Error signalled because an error is reported …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation …","Indicates the tag from the last completed packet in the …","","","","","","Error signalled because an error is reported …","Error signalled because the control packet specifies an …","Error signalled because the next pointer is 0x00000000","Error signalled because the semaphore is non-zero and …","Error signalled because an error is reported …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Pointer to the descriptor structure to be processed for …","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","The value written to this field is added to the semaphore …","This read-only field shows the current (instantaneous) …","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported when …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported when …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported when …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported when …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported when …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported when …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported when …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported when …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Pointer to the descriptor structure to be processed for …","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","The value written to this field is added to the semaphore …","This read-only field shows the current (instantaneous) …","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Pointer to the descriptor structure to be processed for …","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","This field indicates the recovery time for the channel","","","","","","The value written to this field is added to the semaphore …","This read-only field shows the current (instantaneous) …","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates additional error codes for some of the error …","This bit indicates that a bus error occurred when storing …","This bit indicates that a bus error occurred when reading …","This bit indicates that a page fault occurred while …","This bit indicates that the hardware detected an invalid …","This bit indicates that a bus error occurred when reading …","This bit indicates that a hashing check operation is …","Indicates the tag from the last completed packet in the …","","","","","","Error is signalled because an error was reported while …","Error is signalled because the control packet specifies an …","Error is signalled because the next pointer is 0x00000000.","Error is signalled because the semaphore is of a non-zero …","Error is signalled because an error was reported while …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates that the interrupt for channel 0 must be merged …","Setting a bit in this field enables the DMA channel …","Setting a bit in this field causes the corresponding …","","","","","","","","","","","CH0","CH1","CH2","CH3","","","","","","CH0","CH1","CH2","CH3","Indicates that the interrupt for channel 0 must be merged …","Setting a bit in this field enables the DMA channel …","Setting a bit in this field causes the corresponding …","","","","","","","","","","","CH0","CH1","CH2","CH3","","","","","","CH0","CH1","CH2","CH3","Indicates that the interrupt for channel 0 must be merged …","Setting a bit in this field enables the DMA channel …","Setting a bit in this field causes the corresponding …","","","","","","","","","","","CH0","CH1","CH2","CH3","","","","","","CH0","CH1","CH2","CH3","Indicates that the interrupt for channel 0 must be merged …","Setting a bit in this field enables the DMA channel …","Setting a bit in this field causes the corresponding …","","","","","","","","","","","CH0","CH1","CH2","CH3","","","","","","CH0","CH1","CH2","CH3","Context pointer address","","","","","","Per-channel interrupt enable bit","This bit must be set to zero for a normal operation","The software must set this bit to enable the caching of …","Enable automatic context switching for the channels","The software must set this bit to enable the ragged writes …","Indicates whether the crypto (cipher/hash) functions are …","Indicates whether the SHA1/SHA2 functions are present.","Set this bit to zero to enable a normal DCP operation","","","","","","CH0","CH1","CH2","CH3","","","","","","","","","","","","","","","","","","","","","","","","","","Absent","Present","","","","","","Absent","Present","","","","","","Per-channel interrupt enable bit","This bit must be set to zero for a normal operation","The software must set this bit to enable the caching of …","Enable automatic context switching for the channels","The software must set this bit to enable the ragged writes …","Indicates whether the crypto (cipher/hash) functions are …","Indicates whether the SHA1/SHA2 functions are present.","Set this bit to zero to enable a normal DCP operation","","","","","","CH0","CH1","CH2","CH3","","","","","","","","","","","","","","","","","","","","","","","","","","Absent","Present","","","","","","Absent","Present","","","","","","Per-channel interrupt enable bit","This bit must be set to zero for a normal operation","The software must set this bit to enable the caching of …","Enable automatic context switching for the channels","The software must set this bit to enable the ragged writes …","Indicates whether the crypto (cipher/hash) functions are …","Indicates whether the SHA1/SHA2 functions are present.","Set this bit to zero to enable a normal DCP operation","","","","","","CH0","CH1","CH2","CH3","","","","","","","","","","","","","","","","","","","","","","","","","","Absent","Present","","","","","","Absent","Present","","","","","","Per-channel interrupt enable bit","This bit must be set to zero for a normal operation","The software must set this bit to enable the caching of …","Enable automatic context switching for the channels","The software must set this bit to enable the ragged writes …","Indicates whether the crypto (cipher/hash) functions are …","Indicates whether the SHA1/SHA2 functions are present.","Set this bit to zero to enable a normal DCP operation","","","","","","CH0","CH1","CH2","CH3","","","","","","","","","","","","","","","","","","","","","","","","","","Absent","Present","","","","","","Absent","Present","","","","","","Debug data","","","","","","Selects a value to read via the debug data register.","","","","","","CONTROL","OTPKEY0","OTPKEY1","OTPKEY2","OTPKEY3","Key index pointer. The valid indices are 0-[number_keys].","Key subword pointer","","","","","","","","","","","Word 0 data for the key. This is the least-significant …","","","","","","Next pointer register","","","","","","Reflects whether the next command pointer register must be …","Reflects whether the next packet’s address is located …","Reflects whether the calculated hash value must be …","When the cipher block is enabled, this bit indicates …","Reflects whether the cipher block must load the …","When this bit is set (MEMCOPY and BLIT modes only), the …","Reflects whether the channel’s semaphore must be …","Reflects whether the DCP must perform a blit operation","Reflects whether the selected cipher function must be …","Reflects whether the selected hashing function must be …","Reflects whether the selected hashing function should be …","Reflects whether the current hashing block is the initial …","When the hashing is enabled, this bit controls whether the …","Reflects whether the current hashing block is the final …","Reflects whether the DCP engine byteswaps the input data …","Reflects whether the DCP engine wordswaps the input data …","Reflects whether the channel must issue an interrupt upon …","Reflects whether the DCP engine swaps the key bytes …","Reflects whether the DCP engine swaps the key words …","Reflects whether a hardware-based key must be used","Reflects whether the DCP engine byteswaps the output data …","Reflects whether the DCP engine wordswaps the output data …","When set, it indicates the payload contains the key","Packet Tag","This bit is used to test the channel semaphore transition …","","","","","","","","","","","","","","","","","","","","","DECRYPT","ENCRYPT","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","INPUT","OUTPUT","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Cipher configuration bits. Optional configuration bits are …","Cipher mode selection field. Reflects the mode of …","Cipher selection field","Hash Selection Field","Key selection field","","","","","","","","","","","CBC","ECB","","","","","","AES128","","","","","","CRC32","SHA1","SHA256","","","","","","KEY0","KEY1","KEY2","KEY3","OTP_KEY","UNIQUE_KEY","Source buffer address pointer","","","","","","Destination buffer address pointer","","","","","","Byte count register. This value is the working value and …","","","","","","This regiser reflects the payload pointer for the current …","","","","","","Page table base address","Page table enable control","Page table flush control. To flush the TLB, write this bit …","","","","","","","","","","","","","","","","Current (active) channel (encoded)","Indicates which channels have pending interrupt requests","When set, it indicates that the OTP key is shifted from …","Indicates which channels are ready to proceed with a …","","","","","","CH0","CH1","CH2","CH3","None","","","","","","","","","","","","","","","","CH0","CH1","CH2","CH3","Current (active) channel (encoded)","Indicates which channels have pending interrupt requests","When set, it indicates that the OTP key is shifted from …","Indicates which channels are ready to proceed with a …","","","","","","CH0","CH1","CH2","CH3","None","","","","","","","","","","","","","","","","CH0","CH1","CH2","CH3","Current (active) channel (encoded)","Indicates which channels have pending interrupt requests","When set, it indicates that the OTP key is shifted from …","Indicates which channels are ready to proceed with a …","","","","","","CH0","CH1","CH2","CH3","None","","","","","","","","","","","","","","","","CH0","CH1","CH2","CH3","Current (active) channel (encoded)","Indicates which channels have pending interrupt requests","When set, it indicates that the OTP key is shifted from …","Indicates which channels are ready to proceed with a …","","","","","","CH0","CH1","CH2","CH3","None","","","","","","","","","","","","","","","","CH0","CH1","CH2","CH3","Fixed read-only value reflecting the MAJOR version of the …","Fixed read-only value reflecting the MINOR version of the …","Fixed read-only value reflecting the stepping of the …","","","","","","","","","","","","","","","","Clear DONE Status Bit Register","Clear DONE Status Bit Register","Clear Enable Error Interrupt Register","Clear Enable Error Interrupt Register","Clear Enable Request Register","Clear Enable Request Register","Clear Error Register","Clear Error Register","Clear Interrupt Request Register","Clear Interrupt Request Register","Control Register","Control Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","Channel n Priority Register","","DMA","Enable Asynchronous Request in Stop Register","Enable Asynchronous Request in Stop Register","Enable Error Interrupt Register","Enable Error Interrupt Register","Enable Request Register","Enable Request Register","Error Register","Error Register","Error Status Register","Error Status Register","Hardware Request Status Register","Hardware Request Status Register","Interrupt Request Register","Interrupt Request Register","","DMA","Set Enable Error Interrupt Register","Set Enable Error Interrupt Register","Set Enable Request Register","Set Enable Request Register","Set START Bit Register","Set START Bit Register","Cluster TCD%s, containing TCD*_SADDR, TCD*_SOFF, TCD*_…","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","","Clears All DONE Bits","Clear DONE Bit","No Op enable","","","","","","Clears only the TCDn_CSR[DONE] bit specified in the CDNE …","Clears all bits in TCDn_CSR[DONE]","","","","","","","","","","","Normal operation","No operation, ignore the other bits in this register","Clear All Enable Error Interrupts","Clear Enable Error Interrupt","No Op enable","","","","","","Clear only the EEI bit specified in the CEEI field","Clear all bits in EEI","","","","","","","","","","","Normal operation","No operation, ignore the other bits in this register","Clear All Enable Requests","Clear Enable Request","No Op enable","","","","","","Clear only the ERQ bit specified in the CERQ field","Clear all bits in ERQ","","","","","","","","","","","Normal operation","No operation, ignore the other bits in this register","Clear All Error Indicators","Clear Error Indicator","No Op enable","","","","","","Clear only the ERR bit specified in the CERR field","Clear all bits in ERR","","","","","","","","","","","Normal operation","No operation, ignore the other bits in this register","Clear All Interrupt Requests","Clear Interrupt Request","No Op enable","","","","","","Clear only the INT bit specified in the CINT field","Clear all bits in INT","","","","","","","","","","","Normal operation","No operation, ignore the other bits in this register","DMA Active Status","Continuous Link Mode","Cancel Transfer","Error Cancel Transfer","Enable Debug","Enable Minor Loop Mapping","Enable Round Robin Channel Arbitration","Enable Round Robin Group Arbitration","Channel Group 0 Priority","Channel Group 1 Priority","Halt DMA Operations","Halt On Error","","","","","","eDMA is idle.","eDMA is executing a channel.","","","","","","A minor loop channel link made to itself goes through …","A minor loop channel link made to itself does not go …","","","","","","Normal operation","Cancel the remaining data transfer. Stop the executing …","","","","","","Normal operation","Cancel the remaining data transfer in the same fashion as …","","","","","","When in debug mode, the DMA continues to operate.","When in debug mode, the DMA stalls the start of a new …","","","","","","Disabled. TCDn.word2 is defined as a 32-bit NBYTES field.","Enabled. TCDn.word2 is redefined to include individual …","","","","","","Fixed priority arbitration is used for channel selection .","Round robin arbitration is used for channel selection .","","","","","","Fixed priority arbitration is used for selection among the …","Round robin arbitration is used for selection among the …","","","","","","","","","","","","","","","","Normal operation","Stall the start of any new channels. Executing channels …","","","","","","Normal operation","Any error causes the HALT bit to set. Subsequently, all …","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Channel n Arbitration Priority","Disable Preempt Ability. This field resets to 0.","Enable Channel Preemption. This field resets to 0.","Channel n Current Group Priority","","","","","","","","","","","Channel n can suspend a lower priority channel.","Channel n cannot suspend any channel, regardless of …","","","","","","Channel n cannot be suspended by a higher priority channel…","Channel n can be temporarily suspended by the service …","","","","","","Enable asynchronous DMA request in stop mode for channel 0.","Enable asynchronous DMA request in stop mode for channel 1.","Enable asynchronous DMA request in stop mode for channel 10","Enable asynchronous DMA request in stop mode for channel 11","Enable asynchronous DMA request in stop mode for channel 12","Enable asynchronous DMA request in stop mode for channel 13","Enable asynchronous DMA request in stop mode for channel 14","Enable asynchronous DMA request in stop mode for channel 15","Enable asynchronous DMA request in stop mode for channel 16","Enable asynchronous DMA request in stop mode for channel 17","Enable asynchronous DMA request in stop mode for channel 18","Enable asynchronous DMA request in stop mode for channel 19","Enable asynchronous DMA request in stop mode for channel 2.","Enable asynchronous DMA request in stop mode for channel 20","Enable asynchronous DMA request in stop mode for channel 21","Enable asynchronous DMA request in stop mode for channel 22","Enable asynchronous DMA request in stop mode for channel 23","Enable asynchronous DMA request in stop mode for channel 24","Enable asynchronous DMA request in stop mode for channel 25","Enable asynchronous DMA request in stop mode for channel 26","Enable asynchronous DMA request in stop mode for channel 27","Enable asynchronous DMA request in stop mode for channel 28","Enable asynchronous DMA request in stop mode for channel 29","Enable asynchronous DMA request in stop mode for channel 3.","Enable asynchronous DMA request in stop mode for channel 30","Enable asynchronous DMA request in stop mode for channel 31","Enable asynchronous DMA request in stop mode for channel 4","Enable asynchronous DMA request in stop mode for channel 5","Enable asynchronous DMA request in stop mode for channel 6","Enable asynchronous DMA request in stop mode for channel 7","Enable asynchronous DMA request in stop mode for channel 8","Enable asynchronous DMA request in stop mode for channel 9","","","","","","Disable asynchronous DMA request for channel 0.","Enable asynchronous DMA request for channel 0.","","","","","","","","","","","Disable asynchronous DMA request for channel 10.","Enable asynchronous DMA request for channel 10.","","","","","","Disable asynchronous DMA request for channel 11.","Enable asynchronous DMA request for channel 11.","","","","","","Disable asynchronous DMA request for channel 12.","Enable asynchronous DMA request for channel 12.","","","","","","Disable asynchronous DMA request for channel 13.","Enable asynchronous DMA request for channel 13.","","","","","","Disable asynchronous DMA request for channel 14.","Enable asynchronous DMA request for channel 14.","","","","","","Disable asynchronous DMA request for channel 15.","Enable asynchronous DMA request for channel 15.","","","","","","Disable asynchronous DMA request for channel 16","Enable asynchronous DMA request for channel 16","","","","","","Disable asynchronous DMA request for channel 17","Enable asynchronous DMA request for channel 17","","","","","","Disable asynchronous DMA request for channel 18","Enable asynchronous DMA request for channel 18","","","","","","Disable asynchronous DMA request for channel 19","Enable asynchronous DMA request for channel 19","Disable asynchronous DMA request for channel 1","Enable asynchronous DMA request for channel 1.","","","","","","","","","","","Disable asynchronous DMA request for channel 20","Enable asynchronous DMA request for channel 20","","","","","","Disable asynchronous DMA request for channel 21","Enable asynchronous DMA request for channel 21","","","","","","Disable asynchronous DMA request for channel 22","Enable asynchronous DMA request for channel 22","","","","","","Disable asynchronous DMA request for channel 23","Enable asynchronous DMA request for channel 23","","","","","","Disable asynchronous DMA request for channel 24","Enable asynchronous DMA request for channel 24","","","","","","Disable asynchronous DMA request for channel 25","Enable asynchronous DMA request for channel 25","","","","","","Disable asynchronous DMA request for channel 26","Enable asynchronous DMA request for channel 26","","","","","","Disable asynchronous DMA request for channel 27","Enable asynchronous DMA request for channel 27","","","","","","Disable asynchronous DMA request for channel 28","Enable asynchronous DMA request for channel 28","","","","","","Disable asynchronous DMA request for channel 29","Enable asynchronous DMA request for channel 29","Disable asynchronous DMA request for channel 2.","Enable asynchronous DMA request for channel 2.","","","","","","","","","","","Disable asynchronous DMA request for channel 30","Enable asynchronous DMA request for channel 30","","","","","","Disable asynchronous DMA request for channel 31","Enable asynchronous DMA request for channel 31","Disable asynchronous DMA request for channel 3.","Enable asynchronous DMA request for channel 3.","","","","","","Disable asynchronous DMA request for channel 4.","Enable asynchronous DMA request for channel 4.","","","","","","Disable asynchronous DMA request for channel 5.","Enable asynchronous DMA request for channel 5.","","","","","","Disable asynchronous DMA request for channel 6.","Enable asynchronous DMA request for channel 6.","","","","","","Disable asynchronous DMA request for channel 7.","Enable asynchronous DMA request for channel 7.","","","","","","Disable asynchronous DMA request for channel 8.","Enable asynchronous DMA request for channel 8.","","","","","","Disable asynchronous DMA request for channel 9.","Enable asynchronous DMA request for channel 9.","Enable Error Interrupt 0","Enable Error Interrupt 1","Enable Error Interrupt 10","Enable Error Interrupt 11","Enable Error Interrupt 12","Enable Error Interrupt 13","Enable Error Interrupt 14","Enable Error Interrupt 15","Enable Error Interrupt 16","Enable Error Interrupt 17","Enable Error Interrupt 18","Enable Error Interrupt 19","Enable Error Interrupt 2","Enable Error Interrupt 20","Enable Error Interrupt 21","Enable Error Interrupt 22","Enable Error Interrupt 23","Enable Error Interrupt 24","Enable Error Interrupt 25","Enable Error Interrupt 26","Enable Error Interrupt 27","Enable Error Interrupt 28","Enable Error Interrupt 29","Enable Error Interrupt 3","Enable Error Interrupt 30","Enable Error Interrupt 31","Enable Error Interrupt 4","Enable Error Interrupt 5","Enable Error Interrupt 6","Enable Error Interrupt 7","Enable Error Interrupt 8","Enable Error Interrupt 9","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","","","","","","The error signal for corresponding channel does not …","The assertion of the error signal for corresponding …","Enable DMA Request 0","Enable DMA Request 1","Enable DMA Request 10","Enable DMA Request 11","Enable DMA Request 12","Enable DMA Request 13","Enable DMA Request 14","Enable DMA Request 15","Enable DMA Request 16","Enable DMA Request 17","Enable DMA Request 18","Enable DMA Request 19","Enable DMA Request 2","Enable DMA Request 20","Enable DMA Request 21","Enable DMA Request 22","Enable DMA Request 23","Enable DMA Request 24","Enable DMA Request 25","Enable DMA Request 26","Enable DMA Request 27","Enable DMA Request 28","Enable DMA Request 29","Enable DMA Request 3","Enable DMA Request 30","Enable DMA Request 31","Enable DMA Request 4","Enable DMA Request 5","Enable DMA Request 6","Enable DMA Request 7","Enable DMA Request 8","Enable DMA Request 9","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","","","","","","The DMA request signal for the corresponding channel is …","The DMA request signal for the corresponding channel is …","Error In Channel 0","Error In Channel 1","Error In Channel 10","Error In Channel 11","Error In Channel 12","Error In Channel 13","Error In Channel 14","Error In Channel 15","Error In Channel 16","Error In Channel 17","Error In Channel 18","Error In Channel 19","Error In Channel 2","Error In Channel 20","Error In Channel 21","Error In Channel 22","Error In Channel 23","Error In Channel 24","Error In Channel 25","Error In Channel 26","Error In Channel 27","Error In Channel 28","Error In Channel 29","Error In Channel 3","Error In Channel 30","Error In Channel 31","Error In Channel 4","Error In Channel 5","Error In Channel 6","Error In Channel 7","Error In Channel 8","Error In Channel 9","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","An error in this channel has not occurred","An error in this channel has occurred","","","","","","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","An error in this channel has not occurred","An error in this channel has occurred","","","","","","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","","","","","","An error in this channel has not occurred","An error in this channel has occurred","Channel Priority Error","Destination Address Error","Destination Bus Error","Destination Offset Error","Transfer Canceled","Error Channel Number or Canceled Channel Number","Group Priority Error","NBYTES/CITER Configuration Error","Source Address Error","Source Bus Error","Scatter/Gather Configuration Error","Source Offset Error","VLD","","","","","","No channel priority error","The last recorded error was a configuration error in the …","","","","","","No destination address configuration error","The last recorded error was a configuration error detected …","","","","","","No destination bus error","The last recorded error was a bus error on a destination …","","","","","","No destination offset configuration error","The last recorded error was a configuration error detected …","","","","","","No canceled transfers","The last recorded entry was a canceled transfer by the …","","","","","","","","","","","No group priority error","The last recorded error was a configuration error among …","","","","","","No NBYTES/CITER configuration error","The last recorded error was a configuration error detected …","","","","","","No source address configuration error.","The last recorded error was a configuration error detected …","","","","","","No source bus error","The last recorded error was a bus error on a source read","","","","","","No scatter/gather configuration error","The last recorded error was a configuration error detected …","","","","","","No source offset configuration error","The last recorded error was a configuration error detected …","","","","","","No ERR bits are set.","At least one ERR bit is set indicating a valid error …","Hardware Request Status Channel 0","Hardware Request Status Channel 1","Hardware Request Status Channel 10","Hardware Request Status Channel 11","Hardware Request Status Channel 12","Hardware Request Status Channel 13","Hardware Request Status Channel 14","Hardware Request Status Channel 15","Hardware Request Status Channel 16","Hardware Request Status Channel 17","Hardware Request Status Channel 18","Hardware Request Status Channel 19","Hardware Request Status Channel 2","Hardware Request Status Channel 20","Hardware Request Status Channel 21","Hardware Request Status Channel 22","Hardware Request Status Channel 23","Hardware Request Status Channel 24","Hardware Request Status Channel 25","Hardware Request Status Channel 26","Hardware Request Status Channel 27","Hardware Request Status Channel 28","Hardware Request Status Channel 29","Hardware Request Status Channel 3","Hardware Request Status Channel 30","Hardware Request Status Channel 31","Hardware Request Status Channel 4","Hardware Request Status Channel 5","Hardware Request Status Channel 6","Hardware Request Status Channel 7","Hardware Request Status Channel 8","Hardware Request Status Channel 9","","","","","","A hardware service request for channel 0 is not present","A hardware service request for channel 0 is present","","","","","","","","","","","A hardware service request for channel 10 is not present","A hardware service request for channel 10 is present","","","","","","A hardware service request for channel 11 is not present","A hardware service request for channel 11 is present","","","","","","A hardware service request for channel 12 is not present","A hardware service request for channel 12 is present","","","","","","A hardware service request for channel 13 is not present","A hardware service request for channel 13 is present","","","","","","A hardware service request for channel 14 is not present","A hardware service request for channel 14 is present","","","","","","A hardware service request for channel 15 is not present","A hardware service request for channel 15 is present","","","","","","A hardware service request for channel 16 is not present","A hardware service request for channel 16 is present","","","","","","A hardware service request for channel 17 is not present","A hardware service request for channel 17 is present","","","","","","A hardware service request for channel 18 is not present","A hardware service request for channel 18 is present","","","","","","A hardware service request for channel 19 is not present","A hardware service request for channel 19 is present","A hardware service request for channel 1 is not present","A hardware service request for channel 1 is present","","","","","","","","","","","A hardware service request for channel 20 is not present","A hardware service request for channel 20 is present","","","","","","A hardware service request for channel 21 is not present","A hardware service request for channel 21 is present","","","","","","A hardware service request for channel 22 is not present","A hardware service request for channel 22 is present","","","","","","A hardware service request for channel 23 is not present","A hardware service request for channel 23 is present","","","","","","A hardware service request for channel 24 is not present","A hardware service request for channel 24 is present","","","","","","A hardware service request for channel 25 is not present","A hardware service request for channel 25 is present","","","","","","A hardware service request for channel 26 is not present","A hardware service request for channel 26 is present","","","","","","A hardware service request for channel 27 is not present","A hardware service request for channel 27 is present","","","","","","A hardware service request for channel 28 is not present","A hardware service request for channel 28 is present","","","","","","A hardware service request for channel 29 is not preset","A hardware service request for channel 29 is present","A hardware service request for channel 2 is not present","A hardware service request for channel 2 is present","","","","","","","","","","","A hardware service request for channel 30 is not present","A hardware service request for channel 30 is present","","","","","","A hardware service request for channel 31 is not present","A hardware service request for channel 31 is present","A hardware service request for channel 3 is not present","A hardware service request for channel 3 is present","","","","","","A hardware service request for channel 4 is not present","A hardware service request for channel 4 is present","","","","","","A hardware service request for channel 5 is not present","A hardware service request for channel 5 is present","","","","","","A hardware service request for channel 6 is not present","A hardware service request for channel 6 is present","","","","","","A hardware service request for channel 7 is not present","A hardware service request for channel 7 is present","","","","","","A hardware service request for channel 8 is not present","A hardware service request for channel 8 is present","","","","","","A hardware service request for channel 9 is not present","A hardware service request for channel 9 is present","Interrupt Request 0","Interrupt Request 1","Interrupt Request 10","Interrupt Request 11","Interrupt Request 12","Interrupt Request 13","Interrupt Request 14","Interrupt Request 15","Interrupt Request 16","Interrupt Request 17","Interrupt Request 18","Interrupt Request 19","Interrupt Request 2","Interrupt Request 20","Interrupt Request 21","Interrupt Request 22","Interrupt Request 23","Interrupt Request 24","Interrupt Request 25","Interrupt Request 26","Interrupt Request 27","Interrupt Request 28","Interrupt Request 29","Interrupt Request 3","Interrupt Request 30","Interrupt Request 31","Interrupt Request 4","Interrupt Request 5","Interrupt Request 6","Interrupt Request 7","Interrupt Request 8","Interrupt Request 9","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","","","","","","The interrupt request for corresponding channel is cleared","The interrupt request for corresponding channel is active","No Op enable","Sets All Enable Error Interrupts","Set Enable Error Interrupt","","","","","","Normal operation","No operation, ignore the other bits in this register","","","","","","Set only the EEI bit specified in the SEEI field.","Sets all bits in EEI","","","","","","No Op enable","Set All Enable Requests","Set Enable Request","","","","","","Normal operation","No operation, ignore the other bits in this register","","","","","","Set only the ERQ bit specified in the SERQ field","Set all bits in ERQ","","","","","","No Op enable","Set All START Bits (activates all channels)","Set START Bit","","","","","","Normal operation","No operation, ignore the other bits in this register","","","","","","Set only the TCDn_CSR[START] bit specified in the SSRT …","Set all bits in TCDn_CSR[START]","","","","","","Cluster TCD%s, containing TCD*_SADDR, TCD*_SOFF, TCD*_…","TCD Transfer Attributes","TCD Transfer Attributes","TCD Beginning Minor Loop Link, Major Loop Count (Channel …","TCD Beginning Minor Loop Link, Major Loop Count (Channel …","TCD Current Minor Loop Link, Major Loop Count (Channel …","TCD Current Minor Loop Link, Major Loop Count (Channel …","TCD Control and Status","TCD Control and Status","TCD Destination Address","TCD Destination Address","TCD Last Destination Address Adjustment/Scatter Gather …","TCD Last Destination Address Adjustment/Scatter Gather …","TCD Signed Destination Address Offset","TCD Signed Destination Address Offset","TCD Minor Byte Count (Minor Loop Mapping Disabled)","TCD Minor Byte Count (Minor Loop Mapping Disabled)","TCD Source Address","TCD Source Address","TCD Last Source Address Adjustment","TCD Last Source Address Adjustment","TCD Signed Source Address Offset","TCD Signed Source Address Offset","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Destination Address Modulo","Destination data transfer size","Source Address Modulo","Source data transfer size","","","","","","","","","","","","","","","","Source address modulo feature is disabled","This value defines a specific address range specified to …","This value defines a specific address range specified to …","This value defines a specific address range specified to …","This value defines a specific address range specified to …","This value defines a specific address range specified to …","This value defines a specific address range specified to …","This value defines a specific address range specified to …","This value defines a specific address range specified to …","This value defines a specific address range specified to …","","","","","","8-bit","16-bit","32-bit","64-bit","32-byte burst (4 beats of 64 bits)","Starting Major Iteration Count","Enables channel-to-channel linking on minor loop complete","","","","","","","","","","","The channel-to-channel linking is disabled","The channel-to-channel linking is enabled","Current Major Iteration Count","Enable channel-to-channel linking on minor-loop complete","","","","","","","","","","","The channel-to-channel linking is disabled","The channel-to-channel linking is enabled","Channel Active","Bandwidth Control","Channel Done","Disable Request","Enable Scatter/Gather Processing","Enable an interrupt when major counter is half complete.","Enable an interrupt when major iteration count completes.","Enable channel-to-channel linking on major loop complete","Major Loop Link Channel Number","Channel Start","","","","","","","","","","","No eDMA engine stalls.","eDMA engine stalls for 4 cycles after each R/W.","eDMA engine stalls for 8 cycles after each R/W.","","","","","","","","","","","The channel’s ERQ bit is not affected.","The channel’s ERQ bit is cleared when the major loop is …","","","","","","The current channel’s TCD is normal format.","The current channel’s TCD specifies a scatter gather …","","","","","","The half-point interrupt is disabled.","The half-point interrupt is enabled.","","","","","","The end-of-major loop interrupt is disabled.","The end-of-major loop interrupt is enabled.","","","","","","The channel-to-channel linking is disabled.","The channel-to-channel linking is enabled.","","","","","","","","","","","The channel is not explicitly started.","The channel is explicitly started via a software initiated …","Destination Address","","","","","","DLASTSGA","","","","","","Destination Address Signed Offset","","","","","","Minor Byte Transfer Count","","","","","","Source Address","","","","","","Last Source Address Adjustment","","","","","","Source address signed offset","","","","","","Channel 0 Configuration Register","Channel 0 Configuration Register","","DMA_CH_MUX","","DMAMUX","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","DMA Channel Always Enable","DMA Mux Channel Enable","DMA Channel Source (Slot Number)","DMA Channel Trigger Enable","","","","","","DMA Channel Always ON function is disabled","DMA Channel Always ON function is enabled","","","","","","DMA Mux channel is disabled","DMA Mux channel is enabled","","","","","","","","","","","Triggering is disabled. If triggering is disabled and ENBL …","Triggering is enabled. If triggering is enabled and ENBL …","Control Register","Control Register","Control 2 Register","Control 2 Register","","Quadrature Decoder","","Quadrature Decoder","","Quadrature Decoder","","Quadrature Decoder","Input Filter Register","Input Filter Register","Input Monitor Register","Input Monitor Register","","Lower Position Compare Register","Lower Position Compare Register","Lower Initialization Register","Lower Initialization Register","Lower Modulus Register","Lower Modulus Register","Lower Position Counter Register","Lower Position Counter Register","Lower Position Hold Register","Lower Position Hold Register","Position Difference Counter Register","Position Difference Counter Register","Position Difference Hold Register","Position Difference Hold Register","Revolution Counter Register","Revolution Counter Register","Revolution Hold Register","Revolution Hold Register","Quadrature Decoder","Test Register","Test Register","Upper Position Compare Register","Upper Position Compare Register","Upper Initialization Register","Upper Initialization Register","Upper Modulus Register","Upper Modulus Register","Upper Position Counter Register","Upper Position Counter Register","Upper Position Hold Register","Upper Position Hold Register","Watchdog Timeout Register","Watchdog Timeout Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Compare Interrupt Enable","Compare Interrupt Request","Watchdog Timeout Interrupt Enable","Watchdog Timeout Interrupt Request","HOME Interrupt Enable","Enable HOME to Initialize Position Counters UPOS and LPOS","HOME Signal Transition Interrupt Request","Use Negative Edge of HOME Input","Enable Signal Phase Count Mode","Enable Reverse Direction Counting","Software Triggered Initialization of Position Counters …","Watchdog Enable","INDEX Pulse Interrupt Enable","INDEX Triggered Initialization of Position Counters UPOS …","INDEX Pulse Interrupt Request","Use Negative Edge of INDEX Pulse","Count Direction Flag","Enable Modulo Counting","Output Control","Revolution Counter Modulus Enable","Roll-over Interrupt Enable","Roll-over Interrupt Request","Roll-under Interrupt Enable","Roll-under Interrupt Request","Simultaneous PHASEA and PHASEB Change Interrupt Enable","Simultaneous PHASEA and PHASEB Change Interrupt Request","Update Hold Registers","Update Position Registers","","","","","","Last count was in the down direction","Last count was in the up direction","","","","","","Disable modulo counting","Enable modulo counting","","","","","","POSMATCH pulses when a match occurs between the position …","POSMATCH pulses when the UPOS, LPOS, REV, or POSD …","","","","","","Use INDEX pulse to increment/decrement revolution counter …","Use modulus counting roll-over/under to …","","","","","","Roll-over interrupt is disabled","Roll-over interrupt is enabled","","","","","","No roll-over has occurred","Roll-over has occurred","","","","","","Roll-under interrupt is disabled","Roll-under interrupt is enabled","","","","","","No roll-under has occurred","Roll-under has occurred","","","","","","Simultaneous PHASEA and PHASEB change interrupt disabled.","Simultaneous PHASEA and PHASEB change interrupt enabled.","","","","","","No simultaneous change of PHASEA and PHASEB has occurred.","A simultaneous change of PHASEA and PHASEB has occurred.","","","","","","Disable updates of hold registers on rising edge of TRIGGER","Enable updates of hold registers on rising edge of TRIGGER","","","","","","No action for POSD, REV, UPOS and LPOS on rising edge of …","Clear POSD, REV, UPOS and LPOS on rising edge of TRIGGER","","","","","","Compare interrupt is disabled","Compare interrupt is enabled","","","","","","No match has occurred","COMP match has occurred","","","","","","Watchdog timer interrupt is disabled","Watchdog timer interrupt is enabled","","","","","","No interrupt has occurred","Watchdog timeout interrupt has occurred","","","","","","Disable HOME interrupts","Enable HOME interrupts","","","","","","No action","HOME signal initializes the position counter","","","","","","No interrupt","HOME signal transition interrupt request","","","","","","Use positive going edge-to-trigger initialization of …","Use negative going edge-to-trigger initialization of …","","","","","","Use standard quadrature decoder where PHASEA and PHASEB …","Bypass the quadrature decoder. A positive transition of …","","","","","","Count normally","Count in the reverse direction","","","","","","No action","Initialize position counter","","","","","","Watchdog timer is disabled","Watchdog timer is enabled","","","","","","INDEX pulse interrupt is disabled","INDEX pulse interrupt is enabled","","","","","","No action","INDEX pulse initializes the position counter","","","","","","No interrupt has occurred","INDEX pulse interrupt has occurred","","","","","","Use positive transition edge of INDEX pulse","Use negative transition edge of INDEX pulse","Input Filter Sample Count","Input Filter Sample Period","Clock prescaler value","","","","","","","","","","","","","","","","This is the filtered version of HOME input.","This is the filtered version of INDEX input.","This is the filtered version of PHASEA input.","This is the filtered version of PHASEB input.","This is the raw HOME input.","This is the raw INDEX input.","This is the raw PHASEA input.","This is the raw PHASEB input.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","This read/write register contains the lower (least …","","","","","","This read/write register contains the value to be used to …","","","","","","This read/write register contains the lower (least …","","","","","","This read/write register contains the lower (least …","","","","","","This read-only register contains a snapshot of the LPOS …","","","","","","This read/write register contains the position change in …","","","","","","This read-only register contains a snapshot of the value …","","","","","","This read/write register contains the current value of the …","","","","","","This read-only register contains a snapshot of the value …","","","","","","Quadrature Decoder Negative Signal","Test Counter Enable","Test Mode Enable","These bits hold the number of quadrature advances to …","These bits hold the period of quadrature phase in IPBus …","","","","","","Leaves quadrature decoder signal in a positive direction","Generates a negative quadrature decoder signal","","","","","","Test count is not enabled","Test count is enabled","","","","","","Test module is not enabled","Test module is enabled","","","","","","","","","","","This read/write register contains the upper (most …","","","","","","This read/write register contains the value to be used to …","","","","","","This read/write register contains the upper (most …","","","","","","This read/write register contains the upper (most …","","","","","","This read-only register contains a snapshot of the UPOS …","","","","","","WDOG[15:0] is a binary representation of the number of …","","","","","","Timer Correction Register","Timer Correction Register","Adjustable Timer Control Register","Adjustable Timer Control Register","Time-Stamping Clock Period Register","Time-Stamping Clock Period Register","Timer Offset Register","Timer Offset Register","Timer Period Register","Timer Period Register","Timestamp of Last Transmitted Frame","Timestamp of Last Transmitted Frame","Timer Value Register","Timer Value Register","Ethernet Control Register","Ethernet Control Register","Interrupt Mask Register","Interrupt Mask Register","Interrupt Event Register","Interrupt Event Register","","Ethernet MAC-NET Core","","Ethernet MAC-NET Core","Frame Truncation Length","Frame Truncation Length","Descriptor Group Lower Address Register","Descriptor Group Lower Address Register","Descriptor Group Upper Address Register","Descriptor Group Upper Address Register","Descriptor Individual Lower Address Register","Descriptor Individual Lower Address Register","Descriptor Individual Upper Address Register","Descriptor Individual Upper Address Register","Frames Received with Alignment Error Statistic Register","Frames Received with Alignment Error Statistic Register","Frames Received with CRC Error Statistic Register","Frames Received with CRC Error Statistic Register","Frames not Counted Correctly Statistic Register","Frames not Counted Correctly Statistic Register","Flow Control Pause Frames Received Statistic Register","Flow Control Pause Frames Received Statistic Register","Frames Received OK Statistic Register","Frames Received OK Statistic Register","Receive FIFO Overflow Count Statistic Register","Receive FIFO Overflow Count Statistic Register","Octet Count for Frames Received without Error Statistic …","Octet Count for Frames Received without Error Statistic …","Frames Transmitted with Single Collision Statistic Register","Frames Transmitted with Single Collision Statistic Register","Frames Transmitted with Carrier Sense Error Statistic …","Frames Transmitted with Carrier Sense Error Statistic …","Frames Transmitted after Deferral Delay Statistic Register","Frames Transmitted after Deferral Delay Statistic Register","Reserved Statistic Register","Frames Transmitted with Excessive Collisions Statistic …","Frames Transmitted with Excessive Collisions Statistic …","Flow Control Pause Frames Transmitted Statistic Register","Flow Control Pause Frames Transmitted Statistic Register","Frames Transmitted OK Statistic Register","Frames Transmitted OK Statistic Register","Frames Transmitted with Late Collision Statistic Register","Frames Transmitted with Late Collision Statistic Register","Frames Transmitted with Tx FIFO Underrun Statistic Register","Frames Transmitted with Tx FIFO Underrun Statistic Register","Frames Transmitted with Multiple Collisions Statistic …","Frames Transmitted with Multiple Collisions Statistic …","Octet Count for Frames Transmitted w/o Error Statistic …","Octet Count for Frames Transmitted w/o Error Statistic …","Reserved Statistic Register","Reserved Statistic Register","","MIB Control Register","MIB Control Register","MII Management Frame Register","MII Management Frame Register","Maximum Receive Buffer Size Register","Maximum Receive Buffer Size Register","MII Speed Control Register","MII Speed Control Register","Opcode/Pause Duration Register","Opcode/Pause Duration Register","Physical Address Lower Register","Physical Address Lower Register","Physical Address Upper Register","Physical Address Upper Register","Receive Accelerator Function Configuration","Receive Accelerator Function Configuration","Receive FIFO Almost Empty Threshold","Receive FIFO Almost Empty Threshold","Receive FIFO Almost Full Threshold","Receive FIFO Almost Full Threshold","Receive Control Register","Receive Control Register","Receive Descriptor Active Register","Receive Descriptor Active Register","Receive Descriptor Ring Start Register","Receive Descriptor Ring Start Register","Rx Broadcast Packets Statistic Register","Rx Broadcast Packets Statistic Register","Rx Packets with CRC/Align Error Statistic Register","Rx Packets with CRC/Align Error Statistic Register","Rx Packets Less Than 64 Bytes and Bad CRC Statistic …","Rx Packets Less Than 64 Bytes and Bad CRC Statistic …","Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic …","Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic …","Rx Multicast Packets Statistic Register","Rx Multicast Packets Statistic Register","Rx Octets Statistic Register","Rx Octets Statistic Register","Rx Packets Greater Than MAX_FL and Good CRC Statistic …","Rx Packets Greater Than MAX_FL and Good CRC Statistic …","Rx 1024- to 2047-Byte Packets Statistic Register","Rx 1024- to 2047-Byte Packets Statistic Register","Rx 128- to 255-Byte Packets Statistic Register","Rx 128- to 255-Byte Packets Statistic Register","Rx 256- to 511-Byte Packets Statistic Register","Rx 256- to 511-Byte Packets Statistic Register","Rx 512- to 1023-Byte Packets Statistic Register","Rx 512- to 1023-Byte Packets Statistic Register","Rx 64-Byte Packets Statistic Register","Rx 64-Byte Packets Statistic Register","Rx 65- to 127-Byte Packets Statistic Register","Rx 65- to 127-Byte Packets Statistic Register","Rx Packet Count Statistic Register","Rx Packet Count Statistic Register","Rx Packets Greater than 2048 Bytes Statistic Register","Rx Packets Greater than 2048 Bytes Statistic Register","Reserved Statistic Register","Rx Packets with Less Than 64 Bytes and Good CRC Statistic …","Rx Packets with Less Than 64 Bytes and Good CRC Statistic …","Tx Broadcast Packets Statistic Register","Tx Broadcast Packets Statistic Register","Tx Collision Count Statistic Register","Tx Collision Count Statistic Register","Tx Packets with CRC/Align Error Statistic Register","Tx Packets with CRC/Align Error Statistic Register","Reserved Statistic Register","Tx Packets Less Than 64 Bytes and Bad CRC Statistic …","Tx Packets Less Than 64 Bytes and Bad CRC Statistic …","Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic …","Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic …","Tx Multicast Packets Statistic Register","Tx Multicast Packets Statistic Register","Tx Octets Statistic Register","Tx Octets Statistic Register","Tx Packets GT MAX_FL bytes and Good CRC Statistic Register","Tx Packets GT MAX_FL bytes and Good CRC Statistic Register","Tx 1024- to 2047-byte Packets Statistic Register","Tx 1024- to 2047-byte Packets Statistic Register","Tx 128- to 255-byte Packets Statistic Register","Tx 128- to 255-byte Packets Statistic Register","Tx 256- to 511-byte Packets Statistic Register","Tx 256- to 511-byte Packets Statistic Register","Tx 512- to 1023-byte Packets Statistic Register","Tx 512- to 1023-byte Packets Statistic Register","Tx 64-Byte Packets Statistic Register","Tx 64-Byte Packets Statistic Register","Tx 65- to 127-byte Packets Statistic Register","Tx 65- to 127-byte Packets Statistic Register","Tx Packet Count Statistic Register","Tx Packet Count Statistic Register","Tx Packets Greater Than 2048 Bytes Statistic Register","Tx Packets Greater Than 2048 Bytes Statistic Register","Tx Packets Less Than Bytes and Good CRC Statistic Register","Tx Packets Less Than Bytes and Good CRC Statistic Register","Receive FIFO Section Empty Threshold","Receive FIFO Section Empty Threshold","Receive FIFO Section Full Threshold","Receive FIFO Section Full Threshold","Receive Interrupt Coalescing Register","Receive Interrupt Coalescing Register","Ethernet MAC-NET Core","Transmit Accelerator Function Configuration","Transmit Accelerator Function Configuration","Transmit FIFO Almost Empty Threshold","Transmit FIFO Almost Empty Threshold","Transmit FIFO Almost Full Threshold","Transmit FIFO Almost Full Threshold","Timer Compare Capture Register","Timer Compare Capture Register","Timer Compare Capture Register","Timer Compare Capture Register","Timer Compare Capture Register","Timer Compare Capture Register","Timer Compare Capture Register","Timer Compare Capture Register","Transmit Control Register","Transmit Control Register","Timer Control Status Register","Timer Control Status Register","Timer Control Status Register","Timer Control Status Register","Timer Control Status Register","Timer Control Status Register","Timer Control Status Register","Timer Control Status Register","Transmit Descriptor Active Register","Transmit Descriptor Active Register","Transmit Buffer Descriptor Ring Start Register","Transmit Buffer Descriptor Ring Start Register","Transmit FIFO Watermark Register","Transmit FIFO Watermark Register","Timer Global Status Register","Timer Global Status Register","Transmit Inter-Packet Gap","Transmit Inter-Packet Gap","Transmit FIFO Section Empty Threshold","Transmit FIFO Section Empty Threshold","Transmit Interrupt Coalescing Register","Transmit Interrupt Coalescing Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Correction Counter Wrap-Around Value","","","","","","Capture Timer Value","Enable Timer","Enable One-Shot Offset Event","Reset Timer On Offset Event","Enable Periodical Event","Enables event signal output assertion on period event","Reset Timer","Enable Timer Slave Mode","","","","","","No effect.","The current time is captured and can be read from the ATVR …","","","","","","The timer stops at the current value.","The timer starts incrementing.","","","","","","Disable.","The timer can be reset to zero when the given offset time …","","","","","","The timer is not affected and no action occurs, besides …","If OFFEN is set, the timer resets to zero when the offset …","","","","","","Disable.","A period event interrupt can be generated (EIR[TS_TIMER]) …","","","","","","Disable.","Enable.","","","","","","","","","","","The timer is active and all configuration fields in this …","The internal timer is disabled and the externally provided …","Clock Period Of The Timestamping Clock (ts_clk) In …","Correction Increment Value","","","","","","","","","","","Offset value for one-shot event generation","","","","","","Value for generating periodic events","","","","","","Timestamp of the last frame transmitted by the core that …","","","","","","A write sets the timer","","","","","","Debug Enable","Descriptor Byte Swapping Enable","EN1588 Enable","Ethernet Enable","Magic Packet Detection Enable","Ethernet MAC Reset","Sleep Mode Enable","","","","","","MAC continues operation in debug mode.","MAC enters hardware freeze mode when the processor is in …","","","","","","The buffer descriptor bytes are not swapped to support …","The buffer descriptor bytes are swapped to support …","","","","","","Legacy FEC buffer descriptors and functions enabled.","Enhanced frame time-stamping functions enabled.","","","","","","Reception immediately stops and transmission stops after a …","MAC is enabled, and reception and transmission are …","","","","","","Magic detection logic disabled.","The MAC core detects magic packets and asserts EIR[WAKEUP] …","","","","","","","","","","","Normal operating mode.","Sleep mode.","BABR Interrupt Mask","BABT Interrupt Mask","EBERR Interrupt Mask","GRA Interrupt Mask","LC Interrupt Mask","MII Interrupt Mask","PLR Interrupt Mask","RL Interrupt Mask","RXB Interrupt Mask","RXF Interrupt Mask","TS_AVAIL Interrupt Mask","TS_TIMER Interrupt Mask","TXB Interrupt Mask","TXF Interrupt Mask","UN Interrupt Mask","WAKEUP Interrupt Mask","","","","","","The corresponding interrupt source is masked.","The corresponding interrupt source is not masked.","","","","","","The corresponding interrupt source is masked.","The corresponding interrupt source is not masked.","","","","","","","","","","","The corresponding interrupt source is masked.","The corresponding interrupt source is not masked.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The corresponding interrupt source is masked.","The corresponding interrupt source is not masked.","","","","","","The corresponding interrupt source is masked.","The corresponding interrupt source is not masked.","","","","","","","","","","","Babbling Receive Error","Babbling Transmit Error","Ethernet Bus Error","Graceful Stop Complete","Late Collision","MII Interrupt.","Payload Receive Error","Collision Retry Limit","Receive Buffer Interrupt","Receive Frame Interrupt","Transmit Timestamp Available","Timestamp Timer","Transmit Buffer Interrupt","Transmit Frame Interrupt","Transmit FIFO Underrun","Node Wakeup Request Indication","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Frame Truncation Length","","","","","","Contains the lower 32 bits of the 64-bit hash table used …","","","","","","Contains the upper 32 bits of the 64-bit hash table used …","","","","","","Contains the lower 32 bits of the 64-bit hash table used …","","","","","","Contains the upper 32 bits of the 64-bit hash table used …","","","","","","Number of frames received with alignment error","","","","","","Number of frames received with CRC error","","","","","","Frame count","","","","","","Number of flow-control pause frames received","","","","","","Number of frames received OK","","","","","","Receive FIFO overflow count","","","","","","Number of octets for frames received without error","","","","","","Number of frames transmitted with one collision","","","","","","Number of frames transmitted with carrier sense error","","","","","","Number of frames transmitted with deferral delay","","","","","","Number of frames transmitted with excessive collisions","","","","","","Number of flow-control pause frames transmitted","","","","","","Number of frames transmitted OK","","","","","","Number of frames transmitted with late collision","","","","","","Number of frames transmitted with transmit FIFO underrun","","","","","","Number of frames transmitted with multiple collisions","","","","","","Octet count for frames transmitted without error Counts …","","","","","","This read-only field is reserved and always has the value 0","","","","","","MIB Clear","Disable MIB Logic","MIB Idle","","","","","","See note above.","All statistics counters are reset to 0.","","","","","","MIB logic is enabled.","MIB logic is disabled. The MIB logic halts and does not …","","","","","","The MIB block is updating MIB counters.","The MIB block is not currently updating any MIB counters.","Management Frame Data","Operation Code","PHY Address","Register Address","Start Of Frame Delimiter","Turn Around","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Receive buffer size in bytes","","","","","","Disable Preamble","Hold time On MDIO Output","MII Speed","","","","","","Preamble enabled.","Preamble (32 ones) is not prepended to the MII management …","","","","","","1 internal module clock cycle","2 internal module clock cycles","3 internal module clock cycles","8 internal module clock cycles","","","","","","Opcode Field In PAUSE Frames","Pause Duration","","","","","","","","","","","Pause Address","","","","","","Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte …","Type Field In PAUSE Frames","","","","","","","","","","","Enable Discard Of Frames With Wrong IPv4 Header Checksum","Enable Discard Of Frames With MAC Layer Errors","Enable Padding Removal For Short IP Frames","Enable Discard Of Frames With Wrong Protocol Checksum","RX FIFO Shift-16","","","","","","Frames with wrong IPv4 header checksum are not discarded.","If an IPv4 frame is received with a mismatching header …","","","","","","Frames with errors are not discarded.","Any frame received with a CRC, length, or PHY error is …","","","","","","Padding not removed.","Any bytes following the IP payload section of the frame …","","","","","","Frames with wrong checksum are not discarded.","If a TCP/IP, UDP/IP, or ICMP/IP frame is received that has …","","","","","","Disabled.","Instructs the MAC to write two additional bytes in front …","Value Of The Receive FIFO Almost Empty Threshold","","","","","","Value Of The Receive FIFO Almost Full Threshold","","","","","","Broadcast Frame Reject","MAC Control Frame Enable","Terminate/Forward Received CRC","Disable Receive On Transmit","Flow Control Enable","Graceful Receive Stopped","Internal Loopback","Maximum Frame Length","Media Independent Interface Mode","Payload Length Check Disable","Enable Frame Padding Remove On Receive","Terminate/Forward Pause Frames","Promiscuous Mode","Enables 10-Mbit/s mode of the RMII .","RMII Mode Enable","","","","","","","","","","","MAC control frames with any opcode other than 0x0001 …","MAC control frames with any opcode other than 0x0001 …","","","","","","The CRC field of received frames is transmitted to the …","The CRC field is stripped from the frame.","","","","","","Receive path operates independently of transmit (i.e., …","Disable reception of frames while transmitting. (Normally …","","","","","","","","","","","","","","","","Loopback disabled.","Transmitted frames are looped back internal to the device …","","","","","","","","","","","MII or RMII mode, as indicated by the RMII_MODE field.","","","","","","The payload length check is disabled.","The core checks the frame’s payload length with the …","","","","","","No padding is removed on receive by the MAC.","Padding is removed from received frames.","","","","","","Pause frames are terminated and discarded in the MAC.","Pause frames are forwarded to the user application.","","","","","","Disabled.","Enabled.","","","","","","100-Mbit/s operation.","10-Mbit/s operation.","","","","","","MAC configured for MII mode.","MAC configured for RMII operation.","Receive Descriptor Active","","","","","","Pointer to the beginning of the receive buffer descriptor …","","","","","","Number of receive broadcast packets","","","","","","Number of receive packets with CRC or align error","","","","","","Number of receive packets with less than 64 bytes and bad …","","","","","","Number of receive packets greater than MAX_FL and bad CRC","","","","","","Number of receive multicast packets","","","","","","Number of receive octets","","","","","","Number of receive packets greater than MAX_FL and good CRC","","","","","","Number of 1024- to 2047-byte recieve packets","","","","","","Number of 128- to 255-byte recieve packets","","","","","","Number of 256- to 511-byte recieve packets","","","","","","Number of 512- to 1023-byte recieve packets","","","","","","Number of 64-byte receive packets","","","","","","Number of 65- to 127-byte recieve packets","","","","","","Number of packets received","","","","","","Number of greater-than-2048-byte recieve packets","","","","","","Number of receive packets with less than 64 bytes and good …","","","","","","Broadcast packets","","","","","","Number of transmit collisions","","","","","","Packets with CRC/align error","","","","","","Number of packets less than 64 bytes with bad CRC","","","","","","Number of transmit packets greater than MAX_FL bytes and …","","","","","","Multicast packets","","","","","","Number of transmit octets","","","","","","Number of transmit packets greater than MAX_FL bytes with …","","","","","","Number of 1024- to 2047-byte transmit packets","","","","","","Number of 128- to 255-byte transmit packets","","","","","","Number of 256- to 511-byte transmit packets","","","","","","Number of 512- to 1023-byte transmit packets","","","","","","Number of 64-byte transmit packets","","","","","","Number of 65- to 127-byte transmit packets","","","","","","Packet count","","","","","","Number of transmit packets greater than 2048 bytes","","","","","","Number of transmit packets less than 64 bytes with good CRC","","","","","","Value Of The Receive FIFO Section Empty Threshold","RX Status FIFO Section Empty Threshold","","","","","","","","","","","Value Of Receive FIFO Section Full Threshold","","","","","","Interrupt Coalescing Timer Clock Source Select","Interrupt Coalescing Enable","Interrupt coalescing frame count threshold","Interrupt coalescing timer threshold","","","","","","Use MII/GMII TX clocks.","Use ENET system clock.","","","","","","Disable Interrupt coalescing.","Enable Interrupt coalescing.","","","","","","","","","","","Enables insertion of IP header checksum.","Enables insertion of protocol checksum.","TX FIFO Shift-16","","","","","","Checksum is not inserted.","If an IP frame is transmitted, the checksum is inserted …","","","","","","Checksum not inserted.","If an IP frame with a known protocol is transmitted, the …","","","","","","Disabled.","Indicates to the transmit data FIFO that the written …","Value of Transmit FIFO Almost Empty Threshold","","","","","","Value Of The Transmit FIFO Almost Full Threshold","","","","","","Timer Capture Compare","","","","","","Timer Capture Compare","","","","","","Timer Capture Compare","","","","","","Timer Capture Compare","","","","","","Set MAC Address On Transmit","Source MAC Address Select On Transmit","Forward Frame From Application With CRC","Full-Duplex Enable","Graceful Transmit Stop","Receive Frame Control Pause","Transmit Frame Control Pause","","","","","","The source MAC address is not modified by the MAC.","The MAC overwrites the source MAC address with the …","","","","","","Node MAC address programmed on PADDR1/2 registers.","","","","","","TxBD[TC] controls whether the frame has a CRC from the …","The transmitter does not append any CRC to transmitted …","","","","","","","","","","","","","","","","","","","","","No PAUSE frame transmitted.","The MAC stops transmission of data frames after the …","Timer DMA Request Enable","Timer Flag","Timer Interrupt Enable","Timer Mode","Timer PulseWidth Control","","","","","","DMA request is disabled","DMA request is enabled","","","","","","Input Capture or Output Compare has not occurred.","Input Capture or Output Compare has occurred.","","","","","","Interrupt is disabled","Interrupt is enabled","","","","","","Timer Channel is disabled.","Timer Channel is configured for Input Capture on rising …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Input Capture on falling …","Timer Channel is configured for Input Capture on both …","Timer Channel is configured for Output Compare - software …","Timer Channel is configured for Output Compare - toggle …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - set …","Timer Channel is configured for Output Compare - set …","","","","","","Pulse width is one 1588-clock cycle.","Pulse width is two 1588-clock cycles.","Pulse width is three 1588-clock cycles.","Pulse width is four 1588-clock cycles.","Pulse width is 32 1588-clock cycles.","Timer DMA Request Enable","Timer Flag","Timer Interrupt Enable","Timer Mode","Timer PulseWidth Control","","","","","","DMA request is disabled","DMA request is enabled","","","","","","Input Capture or Output Compare has not occurred.","Input Capture or Output Compare has occurred.","","","","","","Interrupt is disabled","Interrupt is enabled","","","","","","Timer Channel is disabled.","Timer Channel is configured for Input Capture on rising …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Input Capture on falling …","Timer Channel is configured for Input Capture on both …","Timer Channel is configured for Output Compare - software …","Timer Channel is configured for Output Compare - toggle …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - set …","Timer Channel is configured for Output Compare - set …","","","","","","Pulse width is one 1588-clock cycle.","Pulse width is two 1588-clock cycles.","Pulse width is three 1588-clock cycles.","Pulse width is four 1588-clock cycles.","Pulse width is 32 1588-clock cycles.","Timer DMA Request Enable","Timer Flag","Timer Interrupt Enable","Timer Mode","Timer PulseWidth Control","","","","","","DMA request is disabled","DMA request is enabled","","","","","","Input Capture or Output Compare has not occurred.","Input Capture or Output Compare has occurred.","","","","","","Interrupt is disabled","Interrupt is enabled","","","","","","Timer Channel is disabled.","Timer Channel is configured for Input Capture on rising …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Input Capture on falling …","Timer Channel is configured for Input Capture on both …","Timer Channel is configured for Output Compare - software …","Timer Channel is configured for Output Compare - toggle …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - set …","Timer Channel is configured for Output Compare - set …","","","","","","Pulse width is one 1588-clock cycle.","Pulse width is two 1588-clock cycles.","Pulse width is three 1588-clock cycles.","Pulse width is four 1588-clock cycles.","Pulse width is 32 1588-clock cycles.","Timer DMA Request Enable","Timer Flag","Timer Interrupt Enable","Timer Mode","Timer PulseWidth Control","","","","","","DMA request is disabled","DMA request is enabled","","","","","","Input Capture or Output Compare has not occurred.","Input Capture or Output Compare has occurred.","","","","","","Interrupt is disabled","Interrupt is enabled","","","","","","Timer Channel is disabled.","Timer Channel is configured for Input Capture on rising …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Output Compare - pulse …","Timer Channel is configured for Input Capture on falling …","Timer Channel is configured for Input Capture on both …","Timer Channel is configured for Output Compare - software …","Timer Channel is configured for Output Compare - toggle …","Timer Channel is configured for Output Compare - clear …","Timer Channel is configured for Output Compare - set …","Timer Channel is configured for Output Compare - set …","","","","","","Pulse width is one 1588-clock cycle.","Pulse width is two 1588-clock cycles.","Pulse width is three 1588-clock cycles.","Pulse width is four 1588-clock cycles.","Pulse width is 32 1588-clock cycles.","Transmit Descriptor Active","","","","","","Pointer to the beginning of the transmit buffer descriptor …","","","","","","Store And Forward Enable","Transmit FIFO Write","","","","","","Reset. The transmission start threshold is programmed in …","Enabled.","","","","","","64 bytes written.","64 bytes written.","128 bytes written.","192 bytes written.","1984 bytes written.","Copy Of Timer Flag For Channel 0","Copy Of Timer Flag For Channel 1","Copy Of Timer Flag For Channel 2","Copy Of Timer Flag For Channel 3","","","","","","Timer Flag for Channel 0 is clear","Timer Flag for Channel 0 is set","","","","","","Timer Flag for Channel 1 is clear","Timer Flag for Channel 1 is set","","","","","","Timer Flag for Channel 2 is clear","Timer Flag for Channel 2 is set","","","","","","Timer Flag for Channel 3 is clear","Timer Flag for Channel 3 is set","Transmit Inter-Packet Gap","","","","","","Value Of The Transmit FIFO Section Empty Threshold","","","","","","Interrupt Coalescing Timer Clock Source Select","Interrupt Coalescing Enable","Interrupt coalescing frame count threshold","Interrupt coalescing timer threshold","","","","","","Use MII/GMII TX clocks.","Use ENET system clock.","","","","","","Disable Interrupt coalescing.","Enable Interrupt coalescing.","","","","","","","","","","","Clock Control Register","Clock Control Register","Clock Prescaler Register","Clock Prescaler Register","Compare High Register","Compare High Register","Compare Low Register","Compare Low Register","Control Register","Control Register","","EWM","","EWM","Service Register","Service Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","CLKSEL","","","","","","CLK_DIV","","","","","","COMPAREH","","","","","","COMPAREL","","","","","","EWM_in’s Assertion State Select.","EWM enable.","Input Enable.","Interrupt Enable.","","","","","","","","","","","","","","","","","","","","","SERVICE","","","","","","FlexIO Control Register","FlexIO Control Register","","FLEXIO","","FLEXIO","","FLEXIO","","Parameter Register","Parameter Register","Pin State Register","Pin State Register","FLEXIO","Shifter Buffer N Register","Shifter Buffer N Register","Shifter Buffer N Bit Byte Swapped Register","Shifter Buffer N Bit Byte Swapped Register","Shifter Buffer N Bit Swapped Register","Shifter Buffer N Bit Swapped Register","Shifter Buffer N Byte Swapped Register","Shifter Buffer N Byte Swapped Register","Shifter Buffer N Half Word Swapped Register","Shifter Buffer N Half Word Swapped Register","Shifter Buffer N Nibble Byte Swapped Register","Shifter Buffer N Nibble Byte Swapped Register","Shifter Buffer N Nibble Swapped Register","Shifter Buffer N Nibble Swapped Register","Shifter Configuration N Register","Shifter Configuration N Register","Shifter Control N Register","Shifter Control N Register","Shifter Error Interrupt Enable","Shifter Error Interrupt Enable","Shifter Error Register","Shifter Error Register","Shifter Status DMA Enable","Shifter Status DMA Enable","Shifter Status Interrupt Enable","Shifter Status Interrupt Enable","Shifter Status Register","Shifter Status Register","Shifter State Register","Shifter State Register","Timer Configuration N Register","Timer Configuration N Register","Timer Compare N Register","Timer Compare N Register","Timer Control N Register","Timer Control N Register","Timer Interrupt Enable Register","Timer Interrupt Enable Register","Timer Status Register","Timer Status Register","Version ID Register","Version ID Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Debug Enable","Doze Enable","Fast Access","FlexIO Enable","Software Reset","","","","","","FlexIO is disabled in debug modes.","FlexIO is enabled in debug modes","","","","","","FlexIO enabled in Doze modes.","FlexIO disabled in Doze modes.","","","","","","Configures for normal register accesses to FlexIO","Configures for fast register accesses to FlexIO","","","","","","FlexIO module is disabled.","FlexIO module is enabled.","","","","","","Software reset is disabled","Software reset is enabled, all FlexIO registers except the …","Pin Number","Shifter Number","Timer Number","Trigger Number","","","","","","","","","","","","","","","","","","","","","Pin Data Input","","","","","","Shift Buffer","","","","","","Shift Buffer","","","","","","Shift Buffer","","","","","","Shift Buffer","","","","","","Shift Buffer","","","","","","Shift Buffer","","","","","","Shift Buffer","","","","","","Input Source","Parallel Width","Shifter Start bit","Shifter Stop bit","","","","","","Pin","Shifter N+1 Output","","","","","","","","","","","Start bit disabled for transmitter/receiver/match store, …","Start bit disabled for transmitter/receiver/match store, …","Transmitter outputs start bit value 0 before loading data …","Transmitter outputs start bit value 1 before loading data …","","","","","","Stop bit disabled for transmitter/receiver/match store","Transmitter outputs stop bit value 0 on store, …","Transmitter outputs stop bit value 1 on store, …","Shifter Pin Configuration","Shifter Pin Polarity","Shifter Pin Select","Shifter Mode","Timer Polarity","Timer Select","","","","","","Shifter pin output disabled","Shifter pin open drain or bidirectional output enable","Shifter pin bidirectional output data","Shifter pin output","","","","","","Pin is active high","Pin is active low","","","","","","","","","","","Disabled.","Receive mode. Captures the current Shifter content into …","Transmit mode. Load SHIFTBUF contents into the Shifter on …","Match Store mode. Shifter data is compared to SHIFTBUF …","Match Continuous mode. Shifter data is continuously …","State mode. SHIFTBUF contents are used for storing …","Logic mode. SHIFTBUF contents are used for implementing …","","","","","","Shift on posedge of Shift clock","Shift on negedge of Shift clock","","","","","","Shifter Error Interrupt Enable","","","","","","Shifter Error Flags","","","","","","Shifter Status DMA Enable","","","","","","Shifter Status Interrupt Enable","","","","","","Shifter Status Flag","","","","","","Current State Pointer","","","","","","Timer Decrement","Timer Disable","Timer Enable","Timer Output","Timer Reset","Timer Start Bit","Timer Stop Bit","","","","","","Decrement counter on FlexIO clock, Shift clock equals …","Decrement counter on Trigger input (both edges), Shift …","Decrement counter on Pin input (both edges), Shift clock …","Decrement counter on Trigger input (both edges), Shift …","","","","","","Timer never disabled","Timer disabled on Timer N-1 disable","Timer disabled on Timer compare (upper 8-bits match and …","Timer disabled on Timer compare (upper 8-bits match and …","Timer disabled on Pin rising or falling edge","Timer disabled on Pin rising or falling edge provided …","Timer disabled on Trigger falling edge","","","","","","Timer always enabled","Timer enabled on Timer N-1 enable","Timer enabled on Trigger high","Timer enabled on Trigger high and Pin high","Timer enabled on Pin rising edge","Timer enabled on Pin rising edge and Trigger high","Timer enabled on Trigger rising edge","Timer enabled on Trigger rising or falling edge","","","","","","Timer output is logic one when enabled and is not affected …","Timer output is logic zero when enabled and is not …","Timer output is logic one when enabled and on timer reset","Timer output is logic zero when enabled and on timer reset","","","","","","Timer never reset","Timer reset on Timer Pin equal to Timer Output","Timer reset on Timer Trigger equal to Timer Output","Timer reset on Timer Pin rising edge","Timer reset on Trigger rising edge","Timer reset on Trigger rising or falling edge","","","","","","Start bit disabled","Start bit enabled","","","","","","Stop bit disabled","Stop bit is enabled on timer compare","Stop bit is enabled on timer disable","Stop bit is enabled on timer compare and timer disable","Timer Compare Value","","","","","","Timer Pin Configuration","Timer Pin Polarity","Timer Pin Select","Timer Mode","Trigger Polarity","Trigger Select","Trigger Source","","","","","","Timer pin output disabled","Timer pin open drain or bidirectional output enable","Timer pin bidirectional output data","Timer pin output","","","","","","Pin is active high","Pin is active low","","","","","","","","","","","Timer Disabled.","Dual 8-bit counters baud mode.","Dual 8-bit counters PWM high mode.","Single 16-bit counter mode.","","","","","","Trigger active high","Trigger active low","","","","","","","","","","","External trigger selected","Internal trigger selected","Timer Status Interrupt Enable","","","","","","Timer Status Flags","","","","","","Feature Specification Number","Major Version Number","Minor Version Number","","","","","","Standard features implemented.","Supports state, logic and parallel modes.","","","","","","","","","","","","FLEXRAM","Interrupt Enable Register","Interrupt Enable Register","Interrupt Status Register","Interrupt Status Register","Interrupt Status Enable Register","Interrupt Status Enable Register","","FLEXRAM","TCM CRTL Register","TCM CRTL Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","DTCM Access Error Interrupt Enable","ITCM Access Error Interrupt Enable","OCRAM Access Error Interrupt Enable","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","DTCM Access Error Status","ITCM Access Error Status","OCRAM Access Error Status","","","","","","DTCM access error does not happen","DTCM access error happens.","","","","","","ITCM access error does not happen","ITCM access error happens.","","","","","","OCRAM access error does not happen","OCRAM access error happens.","DTCM Access Error Status Enable","ITCM Access Error Status Enable","OCRAM Access Error Status Enable","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","Force RAM Clock Always On","TCM Read Wait Mode Enable","TCM Write Wait Mode Enable","","","","","","","","","","","TCM read fast mode: Read RAM accesses are expected to be …","TCM read wait mode: Read RAM accesses are expected to be …","","","","","","TCM write fast mode: Write RAM accesses are expected to be …","TCM write wait mode: Write RAM accesses are expected to be …","AHB Bus Control Register","AHB Bus Control Register","AHB RX Buffer 0 Control Register 0","AHB RX Buffer 0 Control Register 0","AHB RX Buffer 1 Control Register 0","AHB RX Buffer 1 Control Register 0","AHB RX Buffer 2 Control Register 0","AHB RX Buffer 2 Control Register 0","AHB RX Buffer 3 Control Register 0","AHB RX Buffer 3 Control Register 0","AHB Suspend Status Register","AHB Suspend Status Register","DLL Control Register 0","DLL Control Register 0","","FlexSPI","","FlexSPI","Flash A1 Control Register 0","Flash A1 Control Register 0","Flash A2 Control Register 0","Flash A2 Control Register 0","Flash B1 Control Register 0","Flash B1 Control Register 0","Flash B2 Control Register 0","Flash B2 Control Register 0","Flash A1 Control Register 1","Flash A1 Control Register 1","Flash A1 Control Register 2","Flash A1 Control Register 2","Flash Control Register 4","Flash Control Register 4","Interrupt Enable Register","Interrupt Enable Register","Interrupt Register","Interrupt Register","IP Command Register","IP Command Register","IP Control Register 0","IP Control Register 0","IP Control Register 1","IP Control Register 1","IP RX FIFO Control Register","IP RX FIFO Control Register","IP RX FIFO Status Register","IP RX FIFO Status Register","IP TX FIFO Control Register","IP TX FIFO Control Register","IP TX FIFO Status Register","IP TX FIFO Status Register","","LUT 0","LUT 0","LUT Control Register","LUT Control Register","LUT Key Register","LUT Key Register","Module Control Register 0","Module Control Register 0","Module Control Register 1","Module Control Register 1","Module Control Register 2","Module Control Register 2","IP RX FIFO Data Register 0","IP RX FIFO Data Register 0","FlexSPI","Status Register 0","Status Register 0","Status Register 1","Status Register 1","Status Register 2","Status Register 2","IP TX FIFO Data Register 0","IP TX FIFO Data Register 0","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Parallel mode enabled for AHB triggered Command (both read …","Enable AHB bus bufferable write access support. This field …","Enable AHB bus cachable read access support.","AHB Read Prefetch Enable.","AHB Read Address option bit. This option bit is intend to …","","","","","","Flash will be accessed in Individual mode.","Flash will be accessed in Parallel mode.","","","","","","Disabled. For all AHB write access (no matter bufferable …","Enabled. For AHB bufferable write access, FlexSPI will …","","","","","","Disabled. When there is AHB bus cachable read access, …","Enabled. When there is AHB bus cachable read access, …","","","","","","","","","","","There is AHB read burst start address alignment limitation …","There is no AHB read burst start address alignment …","AHB RX Buffer Size in 64 bits.","This AHB RX Buffer is assigned according to AHB Master …","AHB Read Prefetch Enable for current AHB RX Buffer …","This priority for AHB Master Read which this AHB RX Buffer …","","","","","","","","","","","","","","","","","","","","","AHB RX Buffer Size in 64 bits.","This AHB RX Buffer is assigned according to AHB Master …","AHB Read Prefetch Enable for current AHB RX Buffer …","This priority for AHB Master Read which this AHB RX Buffer …","","","","","","","","","","","","","","","","","","","","","AHB RX Buffer Size in 64 bits.","This AHB RX Buffer is assigned according to AHB Master …","AHB Read Prefetch Enable for current AHB RX Buffer …","This priority for AHB Master Read which this AHB RX Buffer …","","","","","","","","","","","","","","","","","","","","","AHB RX Buffer Size in 64 bits.","This AHB RX Buffer is assigned according to AHB Master …","AHB Read Prefetch Enable for current AHB RX Buffer …","This priority for AHB Master Read which this AHB RX Buffer …","","","","","","","","","","","","","","","","","","","","","Indicates if an AHB read prefetch command sequence has …","AHB RX BUF ID for suspended command sequence.","Left Data size for suspended command sequence (in byte).","","","","","","","","","","","","","","","","DLL calibration enable.","Software could force a reset on DLL by setting this field …","Slave clock delay line delay cell number selection …","Slave clock delay line delay cell number selection …","The delay target for slave delay line is: …","","","","","","","","","","","","","","","","","","","","","","","","","","Flash Size in KByte.","","","","","","Flash Size in KByte.","","","","","","Flash Size in KByte.","","","","","","Flash Size in KByte.","","","","","","Column Address Size.","This field is used to set the minimum interval between …","CS interval unit","Serial Flash CS Hold time.","Serial Flash CS setup time.","Word Addressable.","","","","","","","","","","","","","","","","The CS interval unit is 1 serial clock cycle","The CS interval unit is 256 serial clock cycle","","","","","","","","","","","","","","","","Sequence Index for AHB Read triggered Command in LUT.","Sequence Number for AHB Read triggered Command in LUT.","Sequence Index for AHB Write triggered Command.","Sequence Number for AHB Write triggered Command.","For certain devices (such as FPGA), it need some time to …","AWRWAIT unit","Clear the instruction pointer which is internally saved …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The AWRWAIT unit is 2 ahb clock cycle","The AWRWAIT unit is 8 ahb clock cycle","The AWRWAIT unit is 32 ahb clock cycle","The AWRWAIT unit is 128 ahb clock cycle","The AWRWAIT unit is 512 ahb clock cycle","The AWRWAIT unit is 2048 ahb clock cycle","The AWRWAIT unit is 8192 ahb clock cycle","The AWRWAIT unit is 32768 ahb clock cycle","","","","","","Write mask enable bit for flash device on port A. When …","Write mask enable bit for flash device on port B. When …","Write mask option bit 1. This option bit could be used to …","","","","","","Write mask is disabled, DQS(RWDS) pin will be un-driven …","Write mask is enabled, DQS(RWDS) pin will be driven by …","","","","","","Write mask is disabled, DQS(RWDS) pin will be un-driven …","Write mask is enabled, DQS(RWDS) pin will be driven by …","","","","","","DQS pin will be used as Write Mask when writing to …","DQS pin will not be used as Write Mask when writing to …","AHB Bus timeout interrupt.Refer Interrupts chapter for …","AHB triggered Command Sequences Error Detected interrupt …","AHB triggered Command Sequences Grant Timeout interrupt …","IP triggered Command Sequences Execution finished …","IP triggered Command Sequences Error Detected interrupt …","IP triggered Command Sequences Grant Timeout interrupt …","IP RX FIFO WaterMark available interrupt enable.","IP TX FIFO WaterMark empty interrupt enable.","SCK is stopped during command sequence because Async RX …","SCK is stopped during command sequence because Async TX …","Sequence execution timeout interrupt enable.Refer …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","AHB Bus timeout interrupt.Refer Interrupts chapter for …","AHB triggered Command Sequences Error Detected interrupt. …","AHB triggered Command Sequences Grant Timeout interrupt.","IP triggered Command Sequences Execution finished …","IP triggered Command Sequences Error Detected interrupt. …","IP triggered Command Sequences Grant Timeout interrupt.","IP RX FIFO watermark available interrupt.","IP TX FIFO watermark empty interrupt.","SCK is stopped during command sequence because Async RX …","SCK is stopped during command sequence because Async TX …","Sequence execution timeout interrupt.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Setting this bit will trigger an IP Command.","","","","","","Serial Flash Address for IP command.","","","","","","Flash Read/Program Data Size (in Bytes) for IP command.","Parallel mode Enabled for IP command.","Sequence Index in LUT for IP command.","Sequence Number for IP command: ISEQNUM+1.","","","","","","","","","","","Flash will be accessed in Individual mode.","Flash will be accessed in Parallel mode.","","","","","","","","","","","Clear all valid data entries in IP RX FIFO.","IP RX FIFO reading by DMA enabled.","Watermark level is (RXWMRK+1)*64 Bits.","","","","","","","","","","","IP RX FIFO would be read by processor.","IP RX FIFO would be read by DMA.","","","","","","Fill level of IP RX FIFO.","Total Read Data Counter: RDCNTR * 64 Bits.","","","","","","","","","","","Clear all valid data entries in IP TX FIFO.","IP TX FIFO filling by DMA enabled.","Watermark level is (TXWMRK+1)*64 Bits.","","","","","","","","","","","IP TX FIFO would be filled by processor.","IP TX FIFO would be filled by DMA.","","","","","","Fill level of IP TX FIFO.","Total Write Data Counter: WRCNTR * 64 Bits.","","","","","","","","","","","NUM_PADS0","NUM_PADS1","OPCODE","OPCODE1","OPERAND0","OPERAND1","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Lock LUT","Unlock LUT","","","","","","","","","","","The Key to lock or unlock LUT.","","","","","","Timeout wait cycle for AHB command grant.","Enable AHB bus Read Access to IP RX FIFO.","Enable AHB bus Write Access to IP TX FIFO.","This bit is to support Flash Octal mode access by …","Doze mode enable bit","Half Speed Serial Flash access Enable.","Time out wait cycle for IP command grant.","Module Disable","Sample Clock source selection for Flash Reading","This bit is used to force SCLK output free-running. For …","The serial root clock could be divided inside FlexSPI . …","Software Reset","","","","","","","","","","","IP RX FIFO should be read by IP Bus. AHB Bus read access …","IP RX FIFO should be read by AHB Bus. IP Bus read access …","","","","","","IP TX FIFO should be written by IP Bus. AHB Bus write …","IP TX FIFO should be written by AHB Bus. IP Bus write …","","","","","","Disable.","Enable.","","","","","","Doze mode support disabled. AHB clock and serial clock …","Doze mode support enabled. AHB clock and serial clock will …","","","","","","Disable divide by 2 of serial flash clock for half speed …","Enable divide by 2 of serial flash clock for half speed …","","","","","","","","","","","","","","","","Dummy Read strobe generated by FlexSPI Controller and …","Dummy Read strobe generated by FlexSPI Controller and …","Flash provided Read strobe and input from DQS pad","","","","","","Disable.","Enable.","","","","","","Divided by 1","Divided by 2","Divided by 3","Divided by 4","Divided by 5","Divided by 6","Divided by 7","Divided by 8","","","","","","AHB Read/Write access to Serial Flash Memory space will …","Command Sequence Execution will timeout and abort after …","","","","","","","","","","","This bit determines whether AHB RX Buffer and AHB TX …","The sampling clock phase selection will be reset to phase …","Wait cycle (in AHB clock cycle) for idle state before …","All external devices are same devices (both in types and …","B_SCLK pad can be used as A_SCLK differential clock output …","","","","","","AHB RX/TX Buffer will not be cleaned automatically when …","AHB RX/TX Buffer will be cleaned automatically when …","","","","","","","","","","","","","","","","In Individual mode, …","FLSHA1CR0/FLSHA1CR1/FLSHA1CR2 register settings will be …","","","","","","B_SCLK pad is used as port B SCLK clock output. Port B …","B_SCLK pad is used as port A SCLK inverted clock output …","RX Data","","","","","","This status field indicates the trigger source of current …","This status bit indicates the state machine in ARB_CTL is …","This status bit indicates the state machine in SEQ_CTL is …","","","","","","Triggered by AHB read command (triggered by AHB read).","Triggered by AHB write command (triggered by AHB Write).","Triggered by IP command (triggered by setting register bit …","Triggered by suspended command (resumed).","","","","","","","","","","","Indicates the Error Code when AHB command Error detected. …","Indicates the sequence index when an AHB command error is …","Indicates the Error Code when IP command Error detected. …","Indicates the sequence Index when IP command error …","","","","","","No error.","Sequence execution timeout.","AHB Write command with JMP_ON_CS instruction used in the …","There is unknown instruction opcode in the sequence.","Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence.","Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence.","","","","","","","","","","","No error.","Sequence execution timeout.","Flash boundary crossed.","IP command with JMP_ON_CS instruction used in the sequence.","There is unknown instruction opcode in the sequence.","Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence.","Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence.","Flash access start address exceed the whole flash address …","","","","","","Flash A sample clock reference delay line locked.","Flash A sample clock reference delay line delay cell …","Flash A sample clock slave delay line locked.","Flash A sample clock slave delay line delay cell number …","Flash B sample clock reference delay line locked.","Flash B sample clock reference delay line delay cell …","Flash B sample clock slave delay line locked.","Flash B sample clock slave delay line delay cell number …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TX Data","","","","","","GPC Interface control register","GPC Interface control register","","GPC","IRQ masking register 1","IRQ masking register 1","IRQ masking register 2","IRQ masking register 2","IRQ masking register 3","IRQ masking register 3","IRQ masking register 4","IRQ masking register 4","IRQ masking register 5","IRQ masking register 5","IRQ status resister 1","IRQ status resister 1","IRQ status resister 2","IRQ status resister 2","IRQ status resister 3","IRQ status resister 3","IRQ status resister 4","IRQ status resister 4","IRQ status resister 5","IRQ status resister 5","","GPC","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","MEGA domain power down request","MEGA domain power up request","FlexRAM PDRAM0 Power Gate Enable","","","","","","No Request","Request power down sequence","","","","","","No Request","Request power up sequence","","","","","","FlexRAM PDRAM0 domain will keep power even if the CPU core …","FlexRAM PDRAM0 domain will be powered down when the CPU …","IRQ[31:0] masking bits: 1-irq masked, 0-irq is not masked","","","","","","IRQ[63:32] masking bits: 1-irq masked, 0-irq is not masked","","","","","","IRQ[95:64] masking bits: 1-irq masked, 0-irq is not masked","","","","","","IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked","","","","","","IRQ[159:128] masking bits: 1-irq masked, 0-irq is not …","","","","","","IRQ[31:0] status, read only","","","","","","IRQ[63:32] status, read only","","","","","","IRQ[95:64] status, read only","","","","","","IRQ[127:96] status, read only","","","","","","IRQ[159:128] status, read only","","","","","","GPIO data register","GPIO data register","GPIO data register CLEAR","GPIO data register CLEAR","GPIO data register SET","GPIO data register SET","GPIO data register TOGGLE","GPIO data register TOGGLE","GPIO edge select register","GPIO edge select register","GPIO direction register","GPIO direction register","","GPIO","","GPIO","","GPIO","","GPIO","","GPIO","","GPIO","","GPIO","","GPIO","","GPIO","GPIO interrupt configuration register1","GPIO interrupt configuration register1","GPIO interrupt configuration register2","GPIO interrupt configuration register2","GPIO interrupt mask register","GPIO interrupt mask register","GPIO interrupt status register","GPIO interrupt status register","","GPIO pad status register","GPIO pad status register","GPIO","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","DR","","","","","","DR_CLEAR","","","","","","DR_SET","","","","","","DR_TOGGLE","","","","","","GPIO_EDGE_SEL","","","","","","GDIR","","","","","","ICR0","ICR1","ICR10","ICR11","ICR12","ICR13","ICR14","ICR15","ICR2","ICR3","ICR4","ICR5","ICR6","ICR7","ICR8","ICR9","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","ICR16","ICR17","ICR18","ICR19","ICR20","ICR21","ICR22","ICR23","ICR24","ICR25","ICR26","ICR27","ICR28","ICR29","ICR30","ICR31","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","","","","","","Interrupt n is falling-edge sensitive.","Interrupt n is high-level sensitive.","Interrupt n is low-level sensitive.","Interrupt n is rising-edge sensitive.","IMR","","","","","","ISR","","","","","","PSR","","","","","","GPT Counter Register","GPT Counter Register","GPT Control Register","GPT Control Register","","GPT","","GPT","GPT Input Capture Register 1","GPT Input Capture Register 1","GPT Interrupt Register","GPT Interrupt Register","","GPT Output Compare Register 1","GPT Output Compare Register 1","GPT Prescaler Register","GPT Prescaler Register","GPT","GPT Status Register","GPT Status Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Counter Value. The COUNT bits show the current count value …","","","","","","Clock Source select","GPT debug mode enable","GPT Doze Mode Enable","GPT Enable","GPT Enable mode","Enable 24 MHz clock input from crystal","See F03","See F03","FO3 Force Output Compare Channel 3 FO2 Force Output …","Free-Run or Restart mode","See IM2","IM2 (bits 19-18, Input Capture Channel 2 operating mode) …","See OM3","See OM3","OM3 (bits 28-26) controls the Output Compare Channel 3 …","GPT Stop Mode enable","Software reset","GPT Wait Mode enable","","","","","","No clock","Peripheral Clock (ipg_clk)","High Frequency Reference Clock (ipg_clk_highfreq)","External Clock","Low Frequency Reference Clock (ipg_clk_32k)","Crystal oscillator as Reference Clock (ipg_clk_24M)","","","","","","GPT is disabled in debug mode.","GPT is enabled in debug mode.","","","","","","GPT is disabled in doze mode.","GPT is enabled in doze mode.","","","","","","GPT is disabled.","GPT is enabled.","","","","","","GPT counter will retain its value when it is disabled.","GPT counter value is reset to 0 when it is disabled.","","","","","","24M clock disabled","24M clock enabled","","","","","","","","","","","","","","","","","","","","","Restart mode","Free-Run mode","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","GPT is disabled in Stop mode.","GPT is enabled in Stop mode.","","","","","","GPT is not in reset state","GPT is in reset state","","","","","","GPT is disabled in wait mode.","GPT is enabled in wait mode.","Capture Value","","","","","","See IF2IE","IF2IE Input capture 2 Interrupt Enable IF1IE Input capture …","See OF3IE","See OF3IE","OF3IE Output Compare 3 Interrupt Enable OF2IE Output …","Rollover Interrupt Enable. The ROVIE bit controls the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Rollover interrupt is disabled.","Rollover interrupt enabled.","Compare Value","","","","","","Prescaler bits","Prescaler bits","","","","","","","","","","","Divide by 1","Divide by 2","Divide by 16","Divide by 1","Divide by 2","Divide by 4096","See IF2","IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn …","See OF3","See OF3","OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 …","Rollover Flag","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Rollover has not occurred.","Rollover has occurred.","ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register","ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register","ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register","ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register","CANFD_IPP_IND_CANRX_SELECT_INPUT DAISY Register","CANFD_IPP_IND_CANRX_SELECT_INPUT DAISY Register","CCM_PMIC_READY_SELECT_INPUT DAISY Register","CCM_PMIC_READY_SELECT_INPUT DAISY Register","CSI_DATA02_SELECT_INPUT DAISY Register","CSI_DATA02_SELECT_INPUT DAISY Register","CSI_DATA03_SELECT_INPUT DAISY Register","CSI_DATA03_SELECT_INPUT DAISY Register","CSI_DATA04_SELECT_INPUT DAISY Register","CSI_DATA04_SELECT_INPUT DAISY Register","CSI_DATA05_SELECT_INPUT DAISY Register","CSI_DATA05_SELECT_INPUT DAISY Register","CSI_DATA06_SELECT_INPUT DAISY Register","CSI_DATA06_SELECT_INPUT DAISY Register","CSI_DATA07_SELECT_INPUT DAISY Register","CSI_DATA07_SELECT_INPUT DAISY Register","CSI_DATA08_SELECT_INPUT DAISY Register","CSI_DATA08_SELECT_INPUT DAISY Register","CSI_DATA09_SELECT_INPUT DAISY Register","CSI_DATA09_SELECT_INPUT DAISY Register","CSI_HSYNC_SELECT_INPUT DAISY Register","CSI_HSYNC_SELECT_INPUT DAISY Register","CSI_PIXCLK_SELECT_INPUT DAISY Register","CSI_PIXCLK_SELECT_INPUT DAISY Register","CSI_VSYNC_SELECT_INPUT DAISY Register","CSI_VSYNC_SELECT_INPUT DAISY Register","ENET0_RXDATA_SELECT_INPUT DAISY Register","ENET0_RXDATA_SELECT_INPUT DAISY Register","ENET0_TIMER_SELECT_INPUT DAISY Register","ENET0_TIMER_SELECT_INPUT DAISY Register","ENET1_RXDATA_SELECT_INPUT DAISY Register","ENET1_RXDATA_SELECT_INPUT DAISY Register","ENET2_IPG_CLK_RMII_SELECT_INPUT DAISY Register","ENET2_IPG_CLK_RMII_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register","ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register","ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register","ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register","ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register","ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register","ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register","ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register","ENET_MDIO_SELECT_INPUT DAISY Register","ENET_MDIO_SELECT_INPUT DAISY Register","ENET_RXEN_SELECT_INPUT DAISY Register","ENET_RXEN_SELECT_INPUT DAISY Register","ENET_RXERR_SELECT_INPUT DAISY Register","ENET_RXERR_SELECT_INPUT DAISY Register","ENET_TXCLK_SELECT_INPUT DAISY Register","ENET_TXCLK_SELECT_INPUT DAISY Register","FLEXCAN1_RX_SELECT_INPUT DAISY Register","FLEXCAN1_RX_SELECT_INPUT DAISY Register","FLEXCAN2_RX_SELECT_INPUT DAISY Register","FLEXCAN2_RX_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register","FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register","FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register","FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register","FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register","FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register","FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register","FLEXSPIA_DATA0_SELECT_INPUT DAISY Register","FLEXSPIA_DATA0_SELECT_INPUT DAISY Register","FLEXSPIA_DATA1_SELECT_INPUT DAISY Register","FLEXSPIA_DATA1_SELECT_INPUT DAISY Register","FLEXSPIA_DATA2_SELECT_INPUT DAISY Register","FLEXSPIA_DATA2_SELECT_INPUT DAISY Register","FLEXSPIA_DATA3_SELECT_INPUT DAISY Register","FLEXSPIA_DATA3_SELECT_INPUT DAISY Register","FLEXSPIA_DQS_SELECT_INPUT DAISY Register","FLEXSPIA_DQS_SELECT_INPUT DAISY Register","FLEXSPIA_SCK_SELECT_INPUT DAISY Register","FLEXSPIA_SCK_SELECT_INPUT DAISY Register","FLEXSPIB_DATA0_SELECT_INPUT DAISY Register","FLEXSPIB_DATA0_SELECT_INPUT DAISY Register","FLEXSPIB_DATA1_SELECT_INPUT DAISY Register","FLEXSPIB_DATA1_SELECT_INPUT DAISY Register","FLEXSPIB_DATA2_SELECT_INPUT DAISY Register","FLEXSPIB_DATA2_SELECT_INPUT DAISY Register","FLEXSPIB_DATA3_SELECT_INPUT DAISY Register","FLEXSPIB_DATA3_SELECT_INPUT DAISY Register","GPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register","GPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register","GPT1_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register","GPT1_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register","GPT1_IPP_IND_CLKIN_SELECT_INPUT DAISY Register","GPT1_IPP_IND_CLKIN_SELECT_INPUT DAISY Register","GPT2_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register","GPT2_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register","GPT2_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register","GPT2_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register","GPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register","GPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register","","IOMUXC","","LPI2C1_SCL_SELECT_INPUT DAISY Register","LPI2C1_SCL_SELECT_INPUT DAISY Register","LPI2C1_SDA_SELECT_INPUT DAISY Register","LPI2C1_SDA_SELECT_INPUT DAISY Register","LPI2C2_SCL_SELECT_INPUT DAISY Register","LPI2C2_SCL_SELECT_INPUT DAISY Register","LPI2C2_SDA_SELECT_INPUT DAISY Register","LPI2C2_SDA_SELECT_INPUT DAISY Register","LPI2C3_SCL_SELECT_INPUT DAISY Register","LPI2C3_SCL_SELECT_INPUT DAISY Register","LPI2C3_SDA_SELECT_INPUT DAISY Register","LPI2C3_SDA_SELECT_INPUT DAISY Register","LPI2C4_SCL_SELECT_INPUT DAISY Register","LPI2C4_SCL_SELECT_INPUT DAISY Register","LPI2C4_SDA_SELECT_INPUT DAISY Register","LPI2C4_SDA_SELECT_INPUT DAISY Register","LPSPI1_PCS0_SELECT_INPUT DAISY Register","LPSPI1_PCS0_SELECT_INPUT DAISY Register","LPSPI1_SCK_SELECT_INPUT DAISY Register","LPSPI1_SCK_SELECT_INPUT DAISY Register","LPSPI1_SDI_SELECT_INPUT DAISY Register","LPSPI1_SDI_SELECT_INPUT DAISY Register","LPSPI1_SDO_SELECT_INPUT DAISY Register","LPSPI1_SDO_SELECT_INPUT DAISY Register","LPSPI2_PCS0_SELECT_INPUT DAISY Register","LPSPI2_PCS0_SELECT_INPUT DAISY Register","LPSPI2_SCK_SELECT_INPUT DAISY Register","LPSPI2_SCK_SELECT_INPUT DAISY Register","LPSPI2_SDI_SELECT_INPUT DAISY Register","LPSPI2_SDI_SELECT_INPUT DAISY Register","LPSPI2_SDO_SELECT_INPUT DAISY Register","LPSPI2_SDO_SELECT_INPUT DAISY Register","LPSPI3_PCS0_SELECT_INPUT DAISY Register","LPSPI3_PCS0_SELECT_INPUT DAISY Register","LPSPI3_SCK_SELECT_INPUT DAISY Register","LPSPI3_SCK_SELECT_INPUT DAISY Register","LPSPI3_SDI_SELECT_INPUT DAISY Register","LPSPI3_SDI_SELECT_INPUT DAISY Register","LPSPI3_SDO_SELECT_INPUT DAISY Register","LPSPI3_SDO_SELECT_INPUT DAISY Register","LPSPI4_PCS0_SELECT_INPUT DAISY Register","LPSPI4_PCS0_SELECT_INPUT DAISY Register","LPSPI4_SCK_SELECT_INPUT DAISY Register","LPSPI4_SCK_SELECT_INPUT DAISY Register","LPSPI4_SDI_SELECT_INPUT DAISY Register","LPSPI4_SDI_SELECT_INPUT DAISY Register","LPSPI4_SDO_SELECT_INPUT DAISY Register","LPSPI4_SDO_SELECT_INPUT DAISY Register","LPUART2_RX_SELECT_INPUT DAISY Register","LPUART2_RX_SELECT_INPUT DAISY Register","LPUART2_TX_SELECT_INPUT DAISY Register","LPUART2_TX_SELECT_INPUT DAISY Register","LPUART3_CTS_B_SELECT_INPUT DAISY Register","LPUART3_CTS_B_SELECT_INPUT DAISY Register","LPUART3_RX_SELECT_INPUT DAISY Register","LPUART3_RX_SELECT_INPUT DAISY Register","LPUART3_TX_SELECT_INPUT DAISY Register","LPUART3_TX_SELECT_INPUT DAISY Register","LPUART4_RX_SELECT_INPUT DAISY Register","LPUART4_RX_SELECT_INPUT DAISY Register","LPUART4_TX_SELECT_INPUT DAISY Register","LPUART4_TX_SELECT_INPUT DAISY Register","LPUART5_RX_SELECT_INPUT DAISY Register","LPUART5_RX_SELECT_INPUT DAISY Register","LPUART5_TX_SELECT_INPUT DAISY Register","LPUART5_TX_SELECT_INPUT DAISY Register","LPUART6_RX_SELECT_INPUT DAISY Register","LPUART6_RX_SELECT_INPUT DAISY Register","LPUART6_TX_SELECT_INPUT DAISY Register","LPUART6_TX_SELECT_INPUT DAISY Register","LPUART7_RX_SELECT_INPUT DAISY Register","LPUART7_RX_SELECT_INPUT DAISY Register","LPUART7_TX_SELECT_INPUT DAISY Register","LPUART7_TX_SELECT_INPUT DAISY Register","LPUART8_RX_SELECT_INPUT DAISY Register","LPUART8_RX_SELECT_INPUT DAISY Register","LPUART8_TX_SELECT_INPUT DAISY Register","LPUART8_TX_SELECT_INPUT DAISY Register","NMI_GLUE_NMI_SELECT_INPUT DAISY Register","NMI_GLUE_NMI_SELECT_INPUT DAISY Register","QTIMER2_TIMER0_SELECT_INPUT DAISY Register","QTIMER2_TIMER0_SELECT_INPUT DAISY Register","QTIMER2_TIMER1_SELECT_INPUT DAISY Register","QTIMER2_TIMER1_SELECT_INPUT DAISY Register","QTIMER2_TIMER2_SELECT_INPUT DAISY Register","QTIMER2_TIMER2_SELECT_INPUT DAISY Register","QTIMER2_TIMER3_SELECT_INPUT DAISY Register","QTIMER2_TIMER3_SELECT_INPUT DAISY Register","QTIMER3_TIMER0_SELECT_INPUT DAISY Register","QTIMER3_TIMER0_SELECT_INPUT DAISY Register","QTIMER3_TIMER1_SELECT_INPUT DAISY Register","QTIMER3_TIMER1_SELECT_INPUT DAISY Register","QTIMER3_TIMER2_SELECT_INPUT DAISY Register","QTIMER3_TIMER2_SELECT_INPUT DAISY Register","QTIMER3_TIMER3_SELECT_INPUT DAISY Register","QTIMER3_TIMER3_SELECT_INPUT DAISY Register","IOMUXC","SAI1_MCLK2_SELECT_INPUT DAISY Register","SAI1_MCLK2_SELECT_INPUT DAISY Register","SAI1_RX_BCLK_SELECT_INPUT DAISY Register","SAI1_RX_BCLK_SELECT_INPUT DAISY Register","SAI1_RX_DATA0_SELECT_INPUT DAISY Register","SAI1_RX_DATA0_SELECT_INPUT DAISY Register","SAI1_RX_DATA1_SELECT_INPUT DAISY Register","SAI1_RX_DATA1_SELECT_INPUT DAISY Register","SAI1_RX_DATA2_SELECT_INPUT DAISY Register","SAI1_RX_DATA2_SELECT_INPUT DAISY Register","SAI1_RX_DATA3_SELECT_INPUT DAISY Register","SAI1_RX_DATA3_SELECT_INPUT DAISY Register","SAI1_RX_SYNC_SELECT_INPUT DAISY Register","SAI1_RX_SYNC_SELECT_INPUT DAISY Register","SAI1_TX_BCLK_SELECT_INPUT DAISY Register","SAI1_TX_BCLK_SELECT_INPUT DAISY Register","SAI1_TX_SYNC_SELECT_INPUT DAISY Register","SAI1_TX_SYNC_SELECT_INPUT DAISY Register","SAI2_MCLK2_SELECT_INPUT DAISY Register","SAI2_MCLK2_SELECT_INPUT DAISY Register","SAI2_RX_BCLK_SELECT_INPUT DAISY Register","SAI2_RX_BCLK_SELECT_INPUT DAISY Register","SAI2_RX_DATA0_SELECT_INPUT DAISY Register","SAI2_RX_DATA0_SELECT_INPUT DAISY Register","SAI2_RX_SYNC_SELECT_INPUT DAISY Register","SAI2_RX_SYNC_SELECT_INPUT DAISY Register","SAI2_TX_BCLK_SELECT_INPUT DAISY Register","SAI2_TX_BCLK_SELECT_INPUT DAISY Register","SAI2_TX_SYNC_SELECT_INPUT DAISY Register","SAI2_TX_SYNC_SELECT_INPUT DAISY Register","SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register","SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register","SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register","SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register","SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register","SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register","SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register","SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register","SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register","SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register","SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register","SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register","SEMC_I_IPP_IND_DQS4_SELECT_INPUT DAISY Register","SEMC_I_IPP_IND_DQS4_SELECT_INPUT DAISY Register","SPDIF_IN_SELECT_INPUT DAISY Register","SPDIF_IN_SELECT_INPUT DAISY Register","SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_08 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_09 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_10 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_11 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_12 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B0_13 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_00 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_01 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_02 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_03 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_04 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_05 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_06 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_07 SW MUX Control Register","SW_MUX_CTL_PAD_GPIO_SPI_B1_07 SW MUX Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_08 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_09 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_12 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B0_13 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_00 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_01 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_03 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_06 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_07 SW PAD Control Register","SW_PAD_CTL_PAD_GPIO_SPI_B1_07 SW PAD Control Register","USB_OTG1_OC_SELECT_INPUT DAISY Register","USB_OTG1_OC_SELECT_INPUT DAISY Register","USB_OTG2_OC_SELECT_INPUT DAISY Register","USB_OTG2_OC_SELECT_INPUT DAISY Register","USDHC1_CD_B_SELECT_INPUT DAISY Register","USDHC1_CD_B_SELECT_INPUT DAISY Register","USDHC1_WP_SELECT_INPUT DAISY Register","USDHC1_WP_SELECT_INPUT DAISY Register","USDHC2_CD_B_SELECT_INPUT DAISY Register","USDHC2_CD_B_SELECT_INPUT DAISY Register","USDHC2_CLK_SELECT_INPUT DAISY Register","USDHC2_CLK_SELECT_INPUT DAISY Register","USDHC2_CMD_SELECT_INPUT DAISY Register","USDHC2_CMD_SELECT_INPUT DAISY Register","USDHC2_DATA0_SELECT_INPUT DAISY Register","USDHC2_DATA0_SELECT_INPUT DAISY Register","USDHC2_DATA1_SELECT_INPUT DAISY Register","USDHC2_DATA1_SELECT_INPUT DAISY Register","USDHC2_DATA2_SELECT_INPUT DAISY Register","USDHC2_DATA2_SELECT_INPUT DAISY Register","USDHC2_DATA3_SELECT_INPUT DAISY Register","USDHC2_DATA3_SELECT_INPUT DAISY Register","USDHC2_DATA4_SELECT_INPUT DAISY Register","USDHC2_DATA4_SELECT_INPUT DAISY Register","USDHC2_DATA5_SELECT_INPUT DAISY Register","USDHC2_DATA5_SELECT_INPUT DAISY Register","USDHC2_DATA6_SELECT_INPUT DAISY Register","USDHC2_DATA6_SELECT_INPUT DAISY Register","USDHC2_DATA7_SELECT_INPUT DAISY Register","USDHC2_DATA7_SELECT_INPUT DAISY Register","USDHC2_WP_SELECT_INPUT DAISY Register","USDHC2_WP_SELECT_INPUT DAISY Register","XBAR1_IN02_SELECT_INPUT DAISY Register","XBAR1_IN02_SELECT_INPUT DAISY Register","XBAR1_IN03_SELECT_INPUT DAISY Register","XBAR1_IN03_SELECT_INPUT DAISY Register","XBAR1_IN04_SELECT_INPUT DAISY Register","XBAR1_IN04_SELECT_INPUT DAISY Register","XBAR1_IN05_SELECT_INPUT DAISY Register","XBAR1_IN05_SELECT_INPUT DAISY Register","XBAR1_IN06_SELECT_INPUT DAISY Register","XBAR1_IN06_SELECT_INPUT DAISY Register","XBAR1_IN07_SELECT_INPUT DAISY Register","XBAR1_IN07_SELECT_INPUT DAISY Register","XBAR1_IN08_SELECT_INPUT DAISY Register","XBAR1_IN08_SELECT_INPUT DAISY Register","XBAR1_IN09_SELECT_INPUT DAISY Register","XBAR1_IN09_SELECT_INPUT DAISY Register","XBAR1_IN14_SELECT_INPUT DAISY Register","XBAR1_IN14_SELECT_INPUT DAISY Register","XBAR1_IN15_SELECT_INPUT DAISY Register","XBAR1_IN15_SELECT_INPUT DAISY Register","XBAR1_IN16_SELECT_INPUT DAISY Register","XBAR1_IN16_SELECT_INPUT DAISY Register","XBAR1_IN17_SELECT_INPUT DAISY Register","XBAR1_IN17_SELECT_INPUT DAISY Register","XBAR1_IN18_SELECT_INPUT DAISY Register","XBAR1_IN18_SELECT_INPUT DAISY Register","XBAR1_IN19_SELECT_INPUT DAISY Register","XBAR1_IN19_SELECT_INPUT DAISY Register","XBAR1_IN20_SELECT_INPUT DAISY Register","XBAR1_IN20_SELECT_INPUT DAISY Register","XBAR1_IN23_SELECT_INPUT DAISY Register","XBAR1_IN23_SELECT_INPUT DAISY Register","XBAR1_IN22_SELECT_INPUT DAISY Register","XBAR1_IN22_SELECT_INPUT DAISY Register","XBAR1_IN23_SELECT_INPUT DAISY Register","XBAR1_IN23_SELECT_INPUT DAISY Register","XBAR1_IN24_SELECT_INPUT DAISY Register","XBAR1_IN24_SELECT_INPUT DAISY Register","XBAR1_IN25_SELECT_INPUT DAISY Register","XBAR1_IN25_SELECT_INPUT DAISY Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_01 for Mode: ALT3","Selecting Pad: GPIO_AD_B1_02 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_00 for Mode: ALT3","Selecting Pad: GPIO_AD_B1_00 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_11 for Mode: ALT8","Selecting Pad: GPIO_AD_B0_15 for Mode: ALT8","Selecting Pad: GPIO_EMC_37 for Mode: ALT9","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_12 for Mode: ALT1","Selecting Pad: GPIO_AD_B1_01 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_08 for Mode: ALT3","Selecting Pad: GPIO_EMC_32 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_03 for Mode: ALT6","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_11 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_15 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_10 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_14 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_09 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_13 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_08 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_12 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_07 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_11 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_06 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_10 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_05 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_09 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_04 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_08 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_15 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_07 for Mode: ALT4","Selecting Pad: GPIO_B1_14 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_04 for Mode: ALT4","Selecting Pad: GPIO_B1_12 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_14 for Mode: ALT4","Selecting Pad: GPIO_AD_B1_06 for Mode: ALT4","Selecting Pad: GPIO_B1_13 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_04 for Mode: ALT3","Selecting Pad: GPIO_EMC_20 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_11 for Mode: ALT7","Selecting Pad: GPIO_AD_B0_15 for Mode: ALT3","Selecting Pad: GPIO_B1_12 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_05 for Mode: ALT3","Selecting Pad: GPIO_EMC_19 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_15 for Mode: ALT9","Selecting Pad: GPIO_EMC_33 for Mode: ALT9","Selecting Pad: GPIO_SD_B0_01 for Mode: ALT9","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_01 for Mode: ALT8","Selecting Pad: GPIO_EMC_39 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_01 for Mode: ALT8","Selecting Pad: GPIO_EMC_35 for Mode: ALT8","Selecting Pad: GPIO_SD_B0_03 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_02 for Mode: ALT8","Selecting Pad: GPIO_EMC_36 for Mode: ALT8","Selecting Pad: GPIO_SD_B0_04 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_03 for Mode: ALT8","Selecting Pad: GPIO_EMC_37 for Mode: ALT8","Selecting Pad: GPIO_SD_B0_05 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_00 for Mode: ALT8","Selecting Pad: GPIO_EMC_34 for Mode: ALT8","Selecting Pad: GPIO_SD_B0_02 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_01 for Mode: ALT8","Selecting Pad: GPIO_B0_03 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_15 for Mode: ALT8","Selecting Pad: GPIO_EMC_33 for Mode: ALT8","Selecting Pad: GPIO_SD_B0_01 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_10 for Mode: ALT6","Selecting Pad: GPIO_EMC_25 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_05 for Mode: ALT1","Selecting Pad: GPIO_B1_15 for Mode: ALT0","Selecting Pad: GPIO_EMC_41 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_06 for Mode: ALT3","Selecting Pad: GPIO_EMC_23 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_11 for Mode: ALT3","Selecting Pad: GPIO_EMC_26 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_10 for Mode: ALT3","Selecting Pad: GPIO_EMC_25 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_09 for Mode: ALT2","Selecting Pad: GPIO_B0_03 for Mode: ALT2","Selecting Pad: GPIO_EMC_18 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_03 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_03 for Mode: ALT0","Selecting Pad: GPIO_AD_B0_15 for Mode: ALT6","Selecting Pad: GPIO_B1_09 for Mode: ALT6","Selecting Pad: GPIO_EMC_10 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_23 for Mode: ALT1","Selecting Pad: GPIO_SD_B0_00 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_25 for Mode: ALT1","Selecting Pad: GPIO_SD_B0_02 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_27 for Mode: ALT1","Selecting Pad: GPIO_SD_B0_04 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_10 for Mode: ALT1","Selecting Pad: GPIO_B1_00 for Mode: ALT6","Selecting Pad: GPIO_EMC_12 for Mode: ALT4","Selecting Pad: GPIO_EMC_38 for Mode: ALT1","Selecting Pad: GPIO_SD_B1_00 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_24 for Mode: ALT1","Selecting Pad: GPIO_SD_B0_01 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_26 for Mode: ALT1","Selecting Pad: GPIO_SD_B0_03 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_28 for Mode: ALT1","Selecting Pad: GPIO_SD_B0_05 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_11 for Mode: ALT1","Selecting Pad: GPIO_B1_01 for Mode: ALT6","Selecting Pad: GPIO_EMC_13 for Mode: ALT4","Selecting Pad: GPIO_EMC_39 for Mode: ALT1","Selecting Pad: GPIO_SD_B1_01 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_06 for Mode: ALT2","Selecting Pad: GPIO_EMC_06 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_08 for Mode: ALT2","Selecting Pad: GPIO_EMC_08 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_10 for Mode: ALT2","Selecting Pad: GPIO_EMC_10 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_00 for Mode: ALT0","Selecting Pad: GPIO_AD_B0_09 for Mode: ALT1","Selecting Pad: GPIO_B1_02 for Mode: ALT6","Selecting Pad: GPIO_EMC_19 for Mode: ALT1","Selecting Pad: GPIO_SD_B1_02 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_07 for Mode: ALT2","Selecting Pad: GPIO_EMC_07 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_09 for Mode: ALT2","Selecting Pad: GPIO_EMC_09 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_11 for Mode: ALT2","Selecting Pad: GPIO_EMC_11 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_01 for Mode: ALT0","Selecting Pad: GPIO_B1_03 for Mode: ALT6","Selecting Pad: GPIO_EMC_20 for Mode: ALT1","Selecting Pad: GPIO_SD_B1_03 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_08 for Mode: ALT1","Selecting Pad: GPIO_EMC_00 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_09 for Mode: ALT1","Selecting Pad: GPIO_EMC_02 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_14 for Mode: ALT1","Selecting Pad: GPIO_EMC_04 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_15 for Mode: ALT1","Selecting Pad: GPIO_EMC_17 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_23 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_09 for Mode: ALT0","Selecting Pad: GPIO_SPI_B1_00 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_26 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_02 for Mode: ALT0","Selecting Pad: GPIO_SPI_B1_04 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_27 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_12 for Mode: ALT0","Selecting Pad: GPIO_SPI_B1_03 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_28 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_06 for Mode: ALT0","Selecting Pad: GPIO_SPI_B1_02 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_29 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_10 for Mode: ALT0","Selecting Pad: GPIO_SPI_B1_01 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_13 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_11 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_14 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_07 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_15 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_03 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_16 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_04 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_25 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_08 for Mode: ALT0","Selecting Pad: GPIO_SPI_B1_05 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_12 for Mode: ALT8","Selecting Pad: GPIO_SPI_B0_01 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_13 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_08 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_12 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_09 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_11 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_10 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_10 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_11 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_09 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_05 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_14 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_07 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_07 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_03 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_06 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_02 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_05 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_01 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_04 for Mode: ALT0","Selecting Pad: GPIO_SD_B1_00 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_05 for Mode: ALT8","Selecting Pad: GPIO_EMC_24 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_06 for Mode: ALT8","Selecting Pad: GPIO_EMC_23 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_13 for Mode: ALT1","Selecting Pad: GPIO_B1_04 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_03 for Mode: ALT8","Selecting Pad: GPIO_EMC_41 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_04 for Mode: ALT8","Selecting Pad: GPIO_EMC_40 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_09 for Mode: ALT7","Selecting Pad: GPIO_AD_B1_02 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_00 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_04 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_01 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_05 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_04 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_11 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_05 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_10 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_07 for Mode: ALT1","Selecting Pad: GPIO_EMC_22 for Mode: ALT2","Selecting Pad: GPIO_SD_B0_00 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_06 for Mode: ALT1","Selecting Pad: GPIO_EMC_21 for Mode: ALT2","Selecting Pad: GPIO_SD_B0_01 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_12 for Mode: ALT0","Selecting Pad: GPIO_EMC_12 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_13 for Mode: ALT0","Selecting Pad: GPIO_EMC_11 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_30 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_01 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_27 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_00 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_29 for Mode: ALT3","Selecting Pad: GPIO_AD_B0_03 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_28 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_02 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_01 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_06 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_00 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_07 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_03 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_09 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_02 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_08 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_03 for Mode: ALT7","Selecting Pad: GPIO_AD_B1_12 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_00 for Mode: ALT7","Selecting Pad: GPIO_AD_B1_15 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_02 for Mode: ALT7","Selecting Pad: GPIO_AD_B1_13 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_01 for Mode: ALT7","Selecting Pad: GPIO_AD_B1_14 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_00 for Mode: ALT3","Selecting Pad:GPIO_B1_04 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_03 for Mode: ALT3","Selecting Pad: GPIO_B1_07 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_01 for Mode: ALT3","Selecting Pad: GPIO_B1_05 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_02 for Mode: ALT3","Selecting Pad: GPIO_B1_06 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_03 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_10 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_02 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_11 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_04 for Mode: ALT2","Selecting Pad: GPIO_EMC_15 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_07 for Mode: ALT2","Selecting Pad: GPIO_B0_09 for Mode: ALT3","Selecting Pad: GPIO_EMC_14 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_06 for Mode: ALT2","Selecting Pad: GPIO_B0_08 for Mode: ALT3","Selecting Pad: GPIO_EMC_13 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_01 for Mode: ALT2","Selecting Pad: GPIO_EMC_20 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_01 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_00 for Mode: ALT2","Selecting Pad: GPIO_EMC_19 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_00 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_13 for Mode: ALT1","Selecting Pad: GPIO_EMC_24 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_12 for Mode: ALT1","Selecting Pad: GPIO_EMC_23 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_03 for Mode: ALT2","Selecting Pad: GPIO_EMC_26 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_02 for Mode: ALT2","Selecting Pad: GPIO_EMC_25 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_32 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_09 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad:GPIO_EMC_31 for Mode: ALT2","Selecting Pad: GPIO_SD_B1_08 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_11 for Mode: ALT2","Selecting Pad: GPIO_EMC_39 for Mode: ALT2","Selecting Pad: GPIO_SD_B0_05 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_10 for Mode: ALT2","Selecting Pad: GPIO_EMC_38 for Mode: ALT2","Selecting Pad: GPIO_SD_B0_04 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_12 for Mode: ALT7","Selecting Pad: WAKEUP for Mode: ALT7","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_03 for Mode: ALT1","Selecting Pad: GPIO_EMC_19 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_04 for Mode: ALT1","Selecting Pad: GPIO_EMC_20 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_05 for Mode: ALT1","Selecting Pad: GPIO_EMC_21 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_09 for Mode: ALT1","Selecting Pad: GPIO_EMC_22 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_00 for Mode: ALT1","Selecting Pad: GPIO_B0_06 for Mode: ALT1","Selecting Pad: GPIO_EMC_15 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_01 for Mode: ALT1","Selecting Pad: GPIO_B0_07 for Mode: ALT1","Selecting Pad: GPIO_EMC_16 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_02 for Mode: ALT1","Selecting Pad: GPIO_B0_08 for Mode: ALT1","Selecting Pad: GPIO_EMC_17 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_03 for Mode: ALT1","Selecting Pad: GPIO_B1_10 for Mode: ALT1","Selecting Pad: GPIO_EMC_18 for Mode: ALT4","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_09 for Mode: ALT3","Selecting Pad: GPIO_B0_13 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_03 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_11 for Mode: ALT3","Selecting Pad: GPIO_B0_15 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_05 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_12 for Mode: ALT3","Selecting Pad: GPIO_B1_00 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_06 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_10 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_00 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_11 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_01 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B0_12 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_02 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_10 for Mode: ALT3","Selecting Pad: GPIO_B0_14 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_04 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_14 for Mode: ALT3","Selecting Pad: GPIO_B1_02 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_08 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_15 for Mode: ALT3","Selecting Pad: GPIO_B1_03 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_09 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_10 for Mode: ALT3","Selecting Pad: GPIO_EMC_07 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_06 for Mode: ALT3","Selecting Pad: GPIO_EMC_10 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_08 for Mode: ALT3","Selecting Pad: GPIO_EMC_08 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_07 for Mode: ALT3","Selecting Pad: GPIO_EMC_09 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_05 for Mode: ALT3","Selecting Pad: GPIO_EMC_06 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_04 for Mode: ALT3","Selecting Pad: GPIO_EMC_05 for Mode: ALT2","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_37 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_04 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_35 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_06 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_33 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_00 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_34 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_05 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_38 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_03 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_39 for Mode: ALT3","Selecting Pad: GPIO_SD_B1_02 for Mode: ALT8","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_09 for Mode: ALT9","Selecting Pad: GPIO_B1_13 for Mode: ALT8","Selecting Pad: GPIO_EMC_39 for Mode: ALT9","Selecting Pad: GPIO_SD_B0_00 for Mode: ALT9","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_03 for Mode: ALT3","Selecting Pad: GPIO_EMC_16 for Mode: ALT3","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXPWM2_PWMA03 of …","Select mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: …","Select mux mode: ALT2 mux port: REF_CLK_32K of instance: …","Select mux mode: ALT3 mux port: USB_OTG2_ID of instance: …","Select mux mode: ALT4 mux port: LPI2C1_SCLS of instance: …","Select mux mode: ALT5 mux port: GPIO1_IO00 of instance: …","Select mux mode: ALT6 mux port: USDHC1_RESET_B of …","Select mux mode: ALT7 mux port: LPSPI3_SCK of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXPWM2_PWMB03 of …","Select mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: …","Select mux mode: ALT2 mux port: REF_CLK_24M of instance: …","Select mux mode: ALT3 mux port: USB_OTG1_ID of instance: …","Select mux mode: ALT4 mux port: LPI2C1_SDAS of instance: …","Select mux mode: ALT5 mux port: GPIO1_IO01 of instance: …","Select mux mode: ALT6 mux port: EWM_OUT_B of instance: ewm","Select mux mode: ALT7 mux port: LPSPI3_SDO of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXCAN2_TX of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: …","Select mux mode: ALT2 mux port: LPUART6_TX of instance: …","Select mux mode: ALT3 mux port: USB_OTG1_PWR of instance: …","Select mux mode: ALT4 mux port: FLEXPWM1_PWMX00 of …","Select mux mode: ALT5 mux port: GPIO1_IO02 of instance: …","Select mux mode: ALT6 mux port: LPI2C1_HREQ of instance: …","Select mux mode: ALT7 mux port: LPSPI3_SDI of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXCAN2_RX of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: …","Select mux mode: ALT2 mux port: LPUART6_RX of instance: …","Select mux mode: ALT3 mux port: USB_OTG1_OC of instance: …","Select mux mode: ALT4 mux port: FLEXPWM1_PWMX01 of …","Select mux mode: ALT5 mux port: GPIO1_IO03 of instance: …","Select mux mode: ALT6 mux port: REF_CLK_24M of instance: …","Select mux mode: ALT7 mux port: LPSPI3_PCS0 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SRC_BOOT_MODE00 of …","Select mux mode: ALT1 mux port: MQS_RIGHT of instance: mqs","Select mux mode: ALT2 mux port: ENET_TX_DATA03 of …","Select mux mode: ALT3 mux port: SAI2_TX_SYNC of instance: …","Select mux mode: ALT4 mux port: CSI_DATA09 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO04 of instance: …","Select mux mode: ALT6 mux port: PIT_TRIGGER00 of instance: …","Select mux mode: ALT7 mux port: LPSPI3_PCS1 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SRC_BOOT_MODE01 of …","Select mux mode: ALT1 mux port: MQS_LEFT of instance: mqs","Select mux mode: ALT2 mux port: ENET_TX_DATA02 of …","Select mux mode: ALT3 mux port: SAI2_TX_BCLK of instance: …","Select mux mode: ALT4 mux port: CSI_DATA08 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO05 of instance: …","Select mux mode: ALT6 mux port: XBAR1_INOUT17 of instance: …","Select mux mode: ALT7 mux port: LPSPI3_PCS2 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: JTAG_TMS of instance: …","Select mux mode: ALT1 mux port: GPT2_COMPARE1 of instance: …","Select mux mode: ALT2 mux port: ENET_RX_CLK of instance: …","Select mux mode: ALT3 mux port: SAI2_RX_BCLK of instance: …","Select mux mode: ALT4 mux port: CSI_DATA07 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO06 of instance: …","Select mux mode: ALT6 mux port: XBAR1_INOUT18 of instance: …","Select mux mode: ALT7 mux port: LPSPI3_PCS3 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_06","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: JTAG_TCK of instance: …","Select mux mode: ALT1 mux port: GPT2_COMPARE2 of instance: …","Select mux mode: ALT2 mux port: ENET_TX_ER of instance: …","Select mux mode: ALT3 mux port: SAI2_RX_SYNC of instance: …","Select mux mode: ALT4 mux port: CSI_DATA06 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO07 of instance: …","Select mux mode: ALT6 mux port: XBAR1_INOUT19 of instance: …","Select mux mode: ALT7 mux port: ENET_1588_EVENT3_OUT of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_07","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: JTAG_MOD of instance: …","Select mux mode: ALT1 mux port: GPT2_COMPARE3 of instance: …","Select mux mode: ALT2 mux port: ENET_RX_DATA03 of …","Select mux mode: ALT3 mux port: SAI2_RX_DATA of instance: …","Select mux mode: ALT4 mux port: CSI_DATA05 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO08 of instance: …","Select mux mode: ALT6 mux port: XBAR1_IN20 of instance: …","Select mux mode: ALT7 mux port: ENET_1588_EVENT3_IN of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_08","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: JTAG_TDI of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of …","Select mux mode: ALT2 mux port: ENET_RX_DATA02 of …","Select mux mode: ALT3 mux port: SAI2_TX_DATA of instance: …","Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO09 of instance: …","Select mux mode: ALT6 mux port: XBAR1_IN21 of instance: …","Select mux mode: ALT7 mux port: GPT2_CLK of instance: gpt2","Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_09","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: JTAG_TDO of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of …","Select mux mode: ALT2 mux port: ENET_CRS of instance: enet","Select mux mode: ALT3 mux port: SAI2_MCLK of instance: sai2","Select mux mode: ALT4 mux port: CSI_DATA03 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO10 of instance: …","Select mux mode: ALT6 mux port: XBAR1_IN22 of instance: …","Select mux mode: ALT7 mux port: ENET_1588_EVENT0_OUT of …","Select mux mode: ALT8 mux port: FLEXCAN3_TX of instance: …","Select mux mode: ALT9 mux port: ARM_TRACE_SWO of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_10","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: JTAG_TRSTB of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of …","Select mux mode: ALT2 mux port: ENET_COL of instance: enet","Select mux mode: ALT3 mux port: WDOG1_WDOG_B of instance: …","Select mux mode: ALT4 mux port: CSI_DATA02 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO11 of instance: …","Select mux mode: ALT6 mux port: XBAR1_IN23 of instance: …","Select mux mode: ALT7 mux port: ENET_1588_EVENT0_IN of …","Select mux mode: ALT8 mux port: FLEXCAN3_RX of instance: …","Select mux mode: ALT9 mux port: SEMC_CLK6 of instance: semc","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_11","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LPI2C4_SCL of instance: …","Select mux mode: ALT1 mux port: CCM_PMIC_READY of …","Select mux mode: ALT2 mux port: LPUART1_TX of instance: …","Select mux mode: ALT3 mux port: WDOG2_WDOG_B of instance: …","Select mux mode: ALT4 mux port: FLEXPWM1_PWMX02 of …","Select mux mode: ALT5 mux port: GPIO1_IO12 of instance: …","Select mux mode: ALT6 mux port: ENET_1588_EVENT1_OUT of …","Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_12","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LPI2C4_SDA of instance: …","Select mux mode: ALT1 mux port: GPT1_CLK of instance: gpt1","Select mux mode: ALT2 mux port: LPUART1_RX of instance: …","Select mux mode: ALT3 mux port: EWM_OUT_B of instance: ewm","Select mux mode: ALT4 mux port: FLEXPWM1_PWMX03 of …","Select mux mode: ALT5 mux port: GPIO1_IO13 of instance: …","Select mux mode: ALT6 mux port: ENET_1588_EVENT1_IN of …","Select mux mode: ALT7 mux port: REF_CLK_24M of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_13","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USB_OTG2_OC of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN24 of instance: …","Select mux mode: ALT2 mux port: LPUART1_CTS_B of instance: …","Select mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of …","Select mux mode: ALT4 mux port: CSI_VSYNC of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO14 of instance: …","Select mux mode: ALT6 mux port: FLEXCAN2_TX of instance: …","Select mux mode: ALT8 mux port: FLEXCAN3_TX of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_14","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USB_OTG2_PWR of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN25 of instance: …","Select mux mode: ALT2 mux port: LPUART1_RTS_B of instance: …","Select mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of …","Select mux mode: ALT4 mux port: CSI_HSYNC of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO15 of instance: …","Select mux mode: ALT6 mux port: FLEXCAN2_RX of instance: …","Select mux mode: ALT7 mux port: WDOG1_WDOG_RST_B_DEB of …","Select mux mode: ALT8 mux port: FLEXCAN3_RX of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B0_15","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USB_OTG2_ID of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of …","Select mux mode: ALT2 mux port: LPUART2_CTS_B of instance: …","Select mux mode: ALT3 mux port: LPI2C1_SCL of instance: …","Select mux mode: ALT4 mux port: WDOG1_B of instance: wdog1","Select mux mode: ALT5 mux port: GPIO1_IO16 of instance: …","Select mux mode: ALT6 mux port: USDHC1_WP of instance: …","Select mux mode: ALT7 mux port: KPP_ROW07 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_OUT of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO00 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USB_OTG1_PWR of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER1 of …","Select mux mode: ALT2 mux port: LPUART2_RTS_B of instance: …","Select mux mode: ALT3 mux port: LPI2C1_SDA of instance: …","Select mux mode: ALT4 mux port: CCM_PMIC_READY of …","Select mux mode: ALT5 mux port: GPIO1_IO17 of instance: …","Select mux mode: ALT6 mux port: USDHC1_VSELECT of …","Select mux mode: ALT7 mux port: KPP_COL07 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_IN of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO01 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USB_OTG1_ID of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER2 of …","Select mux mode: ALT2 mux port: LPUART2_TX of instance: …","Select mux mode: ALT3 mux port: SPDIF_OUT of instance: …","Select mux mode: ALT4 mux port: ENET_1588_EVENT2_OUT of …","Select mux mode: ALT5 mux port: GPIO1_IO18 of instance: …","Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: …","Select mux mode: ALT7 mux port: KPP_ROW06 of instance: kpp","Select mux mode: ALT8 mux port: GPT2_CLK of instance: gpt2","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO02 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USB_OTG1_OC of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of …","Select mux mode: ALT2 mux port: LPUART2_RX of instance: …","Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif","Select mux mode: ALT4 mux port: ENET_1588_EVENT2_IN of …","Select mux mode: ALT5 mux port: GPIO1_IO19 of instance: …","Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: …","Select mux mode: ALT7 mux port: KPP_COL06 of instance: kpp","Select mux mode: ALT8 mux port: GPT2_CAPTURE1 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO03 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIB_DATA03 of …","Select mux mode: ALT1 mux port: ENET_MDC of instance: enet","Select mux mode: ALT2 mux port: LPUART3_CTS_B of instance: …","Select mux mode: ALT3 mux port: SPDIF_SR_CLK of instance: …","Select mux mode: ALT4 mux port: CSI_PIXCLK of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO20 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA0 of instance: …","Select mux mode: ALT7 mux port: KPP_ROW05 of instance: kpp","Select mux mode: ALT8 mux port: GPT2_CAPTURE2 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO04 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIB_DATA02 of …","Select mux mode: ALT1 mux port: ENET_MDIO of instance: enet","Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: …","Select mux mode: ALT3 mux port: SPDIF_OUT of instance: …","Select mux mode: ALT4 mux port: CSI_MCLK of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO21 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA1 of instance: …","Select mux mode: ALT7 mux port: KPP_COL05 of instance: kpp","Select mux mode: ALT8 mux port: GPT2_COMPARE1 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO05 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIB_DATA01 of …","Select mux mode: ALT1 mux port: LPI2C3_SDA of instance: …","Select mux mode: ALT2 mux port: LPUART3_TX of instance: …","Select mux mode: ALT3 mux port: SPDIF_LOCK of instance: …","Select mux mode: ALT4 mux port: CSI_VSYNC of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO22 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA2 of instance: …","Select mux mode: ALT7 mux port: KPP_ROW04 of instance: kpp","Select mux mode: ALT8 mux port: GPT2_COMPARE2 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO06 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_06","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIB_DATA00 of …","Select mux mode: ALT1 mux port: LPI2C3_SCL of instance: …","Select mux mode: ALT2 mux port: LPUART3_RX of instance: …","Select mux mode: ALT3 mux port: SPDIF_EXT_CLK of instance: …","Select mux mode: ALT4 mux port: CSI_HSYNC of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO23 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA3 of instance: …","Select mux mode: ALT7 mux port: KPP_COL04 of instance: kpp","Select mux mode: ALT8 mux port: GPT2_COMPARE3 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO07 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_07","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_SS1_B of …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of …","Select mux mode: ALT2 mux port: FLEXCAN1_TX of instance: …","Select mux mode: ALT3 mux port: CCM_PMIC_READY of …","Select mux mode: ALT4 mux port: CSI_DATA09 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO24 of instance: …","Select mux mode: ALT6 mux port: USDHC2_CMD of instance: …","Select mux mode: ALT7 mux port: KPP_ROW03 of instance: kpp","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO08 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_08","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_DQS of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of …","Select mux mode: ALT2 mux port: FLEXCAN1_RX of instance: …","Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1","Select mux mode: ALT4 mux port: CSI_DATA08 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO25 of instance: …","Select mux mode: ALT6 mux port: USDHC2_CLK of instance: …","Select mux mode: ALT7 mux port: KPP_COL03 of instance: kpp","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO09 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_09","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_DATA03 of …","Select mux mode: ALT1 mux port: WDOG1_B of instance: wdog1","Select mux mode: ALT2 mux port: LPUART8_TX of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: …","Select mux mode: ALT4 mux port: CSI_DATA07 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO26 of instance: …","Select mux mode: ALT6 mux port: USDHC2_WP of instance: …","Select mux mode: ALT7 mux port: KPP_ROW02 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT1_OUT of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO10 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_10","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_DATA02 of …","Select mux mode: ALT1 mux port: EWM_OUT_B of instance: ewm","Select mux mode: ALT2 mux port: LPUART8_RX of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: …","Select mux mode: ALT4 mux port: CSI_DATA06 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO27 of instance: …","Select mux mode: ALT6 mux port: USDHC2_RESET_B of …","Select mux mode: ALT7 mux port: KPP_COL02 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT1_IN of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO11 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_11","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_DATA01 of …","Select mux mode: ALT1 mux port: ACMP_OUT00 of instance: …","Select mux mode: ALT2 mux port: LPSPI3_PCS0 of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of …","Select mux mode: ALT4 mux port: CSI_DATA05 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO28 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA4 of instance: …","Select mux mode: ALT7 mux port: KPP_ROW01 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT2_OUT of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO12 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_12","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_DATA00 of …","Select mux mode: ALT1 mux port: ACMP_OUT01 of instance: …","Select mux mode: ALT2 mux port: LPSPI3_SDI of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of …","Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO29 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA5 of instance: …","Select mux mode: ALT7 mux port: KPP_COL01 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT2_IN of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO13 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_13","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_SCLK of instance: …","Select mux mode: ALT1 mux port: ACMP_OUT02 of instance: …","Select mux mode: ALT2 mux port: LPSPI3_SDO of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: …","Select mux mode: ALT4 mux port: CSI_DATA03 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO30 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA6 of instance: …","Select mux mode: ALT7 mux port: KPP_ROW00 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT3_OUT of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO14 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_14","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPIA_SS0_B of …","Select mux mode: ALT1 mux port: ACMP_OUT03 of instance: …","Select mux mode: ALT2 mux port: LPSPI3_SCK of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: …","Select mux mode: ALT4 mux port: CSI_DATA02 of instance: csi","Select mux mode: ALT5 mux port: GPIO1_IO31 of instance: …","Select mux mode: ALT6 mux port: USDHC2_DATA7 of instance: …","Select mux mode: ALT7 mux port: KPP_COL00 of instance: kpp","Select mux mode: ALT8 mux port: ENET2_1588_EVENT3_IN of …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO15 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_AD_B1_15","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_CLK of instance: lcdif","Select mux mode: ALT1 mux port: QTIMER1_TIMER0 of …","Select mux mode: ALT2 mux port: MQS_RIGHT of instance: mqs","Select mux mode: ALT3 mux port: LPSPI4_PCS0 of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO00 of …","Select mux mode: ALT5 mux port: GPIO2_IO00 of instance: …","Select mux mode: ALT6 mux port: SEMC_CSX01 of instance: …","Select mux mode: ALT8 mux port: ENET2_MDC of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_ENABLE of instance: …","Select mux mode: ALT1 mux port: QTIMER1_TIMER1 of …","Select mux mode: ALT2 mux port: MQS_LEFT of instance: mqs","Select mux mode: ALT3 mux port: LPSPI4_SDI of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO01 of …","Select mux mode: ALT5 mux port: GPIO2_IO01 of instance: …","Select mux mode: ALT6 mux port: SEMC_CSX02 of instance: …","Select mux mode: ALT8 mux port: ENET2_MDIO of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_HSYNC of instance: …","Select mux mode: ALT1 mux port: QTIMER1_TIMER2 of …","Select mux mode: ALT2 mux port: FLEXCAN1_TX of instance: …","Select mux mode: ALT3 mux port: LPSPI4_SDO of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO02 of …","Select mux mode: ALT5 mux port: GPIO2_IO02 of instance: …","Select mux mode: ALT6 mux port: SEMC_CSX03 of instance: …","Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_OUT of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_VSYNC of instance: …","Select mux mode: ALT1 mux port: QTIMER2_TIMER0 of …","Select mux mode: ALT2 mux port: FLEXCAN1_RX of instance: …","Select mux mode: ALT3 mux port: LPSPI4_SCK of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO03 of …","Select mux mode: ALT5 mux port: GPIO2_IO03 of instance: …","Select mux mode: ALT6 mux port: WDOG2_RESET_B_DEB of …","Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_IN of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA00 of instance: …","Select mux mode: ALT1 mux port: QTIMER2_TIMER1 of …","Select mux mode: ALT2 mux port: LPI2C2_SCL of instance: …","Select mux mode: ALT3 mux port: ARM_TRACE0 of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO04 of …","Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG00 of …","Select mux mode: ALT8 mux port: ENET2_TDATA03 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA01 of instance: …","Select mux mode: ALT1 mux port: QTIMER2_TIMER2 of …","Select mux mode: ALT2 mux port: LPI2C2_SDA of instance: …","Select mux mode: ALT3 mux port: ARM_TRACE1 of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO05 of …","Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG01 of …","Select mux mode: ALT8 mux port: ENET2_TDATA02 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA02 of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMA00 of …","Select mux mode: ALT3 mux port: ARM_TRACE2 of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO06 of …","Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG02 of …","Select mux mode: ALT8 mux port: ENET2_RX_CLK of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_06","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA03 of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER1 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMB00 of …","Select mux mode: ALT3 mux port: ARM_TRACE3 of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO07 of …","Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG03 of …","Select mux mode: ALT8 mux port: ENET2_TX_ER of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_07","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA04 of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER2 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMA01 of …","Select mux mode: ALT3 mux port: LPUART3_TX of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO08 of …","Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG04 of …","Select mux mode: ALT8 mux port: ENET2_RDATA03 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_08","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA05 of instance: …","Select mux mode: ALT1 mux port: QTIMER4_TIMER0 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMB01 of …","Select mux mode: ALT3 mux port: LPUART3_RX of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO09 of …","Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG05 of …","Select mux mode: ALT8 mux port: ENET2_RDATA02 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_09","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA06 of instance: …","Select mux mode: ALT1 mux port: QTIMER4_TIMER1 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMA02 of …","Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO10 of …","Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG06 of …","Select mux mode: ALT8 mux port: ENET2_CRS of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_10","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA07 of instance: …","Select mux mode: ALT1 mux port: QTIMER4_TIMER2 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMB02 of …","Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO11 of …","Select mux mode: ALT5 mux port: GPIO2_IO11 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG07 of …","Select mux mode: ALT8 mux port: ENET2_COL of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_11","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA08 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT10 of instance: …","Select mux mode: ALT2 mux port: ARM_TRACE_CLK of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_DATA01 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO12 of …","Select mux mode: ALT5 mux port: GPIO2_IO12 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG08 of …","Select mux mode: ALT8 mux port: ENET2_TDATA00 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_12","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA09 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT11 of instance: …","Select mux mode: ALT2 mux port: ARM_TRACE_SWO of instance: …","Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO13 of …","Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG09 of …","Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_13","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA10 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT12 of instance: …","Select mux mode: ALT2 mux port: ARM_TXEV of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO14 of …","Select mux mode: ALT5 mux port: GPIO2_IO14 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG10 of …","Select mux mode: ALT8 mux port: ENET2_TX_EN of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_14","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA11 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT13 of instance: …","Select mux mode: ALT2 mux port: ARM_RXEV of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO15 of …","Select mux mode: ALT5 mux port: GPIO2_IO15 of instance: …","Select mux mode: ALT6 mux port: SRC_BOOT_CFG11 of …","Select mux mode: ALT8 mux port: ENET2_TX_CLK of instance: …","Select mux mode: ALT9 mux port: ENET2_REF_CLK2 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B0_15","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA12 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: …","Select mux mode: ALT2 mux port: LPUART4_TX of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO16 of …","Select mux mode: ALT5 mux port: GPIO2_IO16 of instance: …","Select mux mode: ALT6 mux port: FLEXPWM1_PWMA03 of …","Select mux mode: ALT8 mux port: ENET2_RX_ER of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO16 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA13 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: …","Select mux mode: ALT2 mux port: LPUART4_RX of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO17 of …","Select mux mode: ALT5 mux port: GPIO2_IO17 of instance: …","Select mux mode: ALT6 mux port: FLEXPWM1_PWMB03 of …","Select mux mode: ALT8 mux port: ENET2_RDATA00 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO17 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA14 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: …","Select mux mode: ALT2 mux port: LPSPI4_PCS2 of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO18 of …","Select mux mode: ALT5 mux port: GPIO2_IO18 of instance: …","Select mux mode: ALT6 mux port: FLEXPWM2_PWMA03 of …","Select mux mode: ALT8 mux port: ENET2_RDATA01 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO18 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA15 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: …","Select mux mode: ALT2 mux port: LPSPI4_PCS1 of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO19 of …","Select mux mode: ALT5 mux port: GPIO2_IO19 of instance: …","Select mux mode: ALT6 mux port: FLEXPWM2_PWMB03 of …","Select mux mode: ALT8 mux port: ENET2_RX_EN of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO19 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA16 of instance: …","Select mux mode: ALT1 mux port: LPSPI4_PCS0 of instance: …","Select mux mode: ALT2 mux port: CSI_DATA15 of instance: csi","Select mux mode: ALT3 mux port: ENET_RX_DATA00 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO20 of …","Select mux mode: ALT5 mux port: GPIO2_IO20 of instance: …","Select mux mode: ALT8 mux port: GPT1_CLK of instance: gpt1","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO20 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA17 of instance: …","Select mux mode: ALT1 mux port: LPSPI4_SDI of instance: …","Select mux mode: ALT2 mux port: CSI_DATA14 of instance: csi","Select mux mode: ALT3 mux port: ENET_RX_DATA01 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO21 of …","Select mux mode: ALT5 mux port: GPIO2_IO21 of instance: …","Select mux mode: ALT8 mux port: GPT1_CAPTURE1 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO21 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA18 of instance: …","Select mux mode: ALT1 mux port: LPSPI4_SDO of instance: …","Select mux mode: ALT2 mux port: CSI_DATA13 of instance: csi","Select mux mode: ALT3 mux port: ENET_RX_EN of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO22 of …","Select mux mode: ALT5 mux port: GPIO2_IO22 of instance: …","Select mux mode: ALT8 mux port: GPT1_CAPTURE2 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO22 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_06","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA19 of instance: …","Select mux mode: ALT1 mux port: LPSPI4_SCK of instance: …","Select mux mode: ALT2 mux port: CSI_DATA12 of instance: csi","Select mux mode: ALT3 mux port: ENET_TX_DATA00 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO23 of …","Select mux mode: ALT5 mux port: GPIO2_IO23 of instance: …","Select mux mode: ALT8 mux port: GPT1_COMPARE1 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO23 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_07","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA20 of instance: …","Select mux mode: ALT1 mux port: QTIMER1_TIMER3 of …","Select mux mode: ALT2 mux port: CSI_DATA11 of instance: csi","Select mux mode: ALT3 mux port: ENET_TX_DATA01 of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO24 of …","Select mux mode: ALT5 mux port: GPIO2_IO24 of instance: …","Select mux mode: ALT6 mux port: FLEXCAN2_TX of instance: …","Select mux mode: ALT8 mux port: GPT1_COMPARE2 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO24 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_08","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA21 of instance: …","Select mux mode: ALT1 mux port: QTIMER2_TIMER3 of …","Select mux mode: ALT2 mux port: CSI_DATA10 of instance: csi","Select mux mode: ALT3 mux port: ENET_TX_EN of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO25 of …","Select mux mode: ALT5 mux port: GPIO2_IO25 of instance: …","Select mux mode: ALT6 mux port: FLEXCAN2_RX of instance: …","Select mux mode: ALT8 mux port: GPT1_COMPARE3 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO25 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_09","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA22 of instance: …","Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of …","Select mux mode: ALT2 mux port: CSI_DATA00 of instance: csi","Select mux mode: ALT3 mux port: ENET_TX_CLK of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO26 of …","Select mux mode: ALT5 mux port: GPIO2_IO26 of instance: …","Select mux mode: ALT6 mux port: ENET_REF_CLK of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO26 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_10","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: LCD_DATA23 of instance: …","Select mux mode: ALT1 mux port: QTIMER4_TIMER3 of …","Select mux mode: ALT2 mux port: CSI_DATA01 of instance: csi","Select mux mode: ALT3 mux port: ENET_RX_ER of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO27 of …","Select mux mode: ALT5 mux port: GPIO2_IO27 of instance: …","Select mux mode: ALT6 mux port: LPSPI4_PCS3 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO27 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_11","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT1 mux port: LPUART5_TX of instance: …","Select mux mode: ALT2 mux port: CSI_PIXCLK of instance: csi","Select mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO28 of …","Select mux mode: ALT5 mux port: GPIO2_IO28 of instance: …","Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO28 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_12","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: WDOG1_B of instance: wdog1","Select mux mode: ALT1 mux port: LPUART5_RX of instance: …","Select mux mode: ALT2 mux port: CSI_VSYNC of instance: csi","Select mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO29 of …","Select mux mode: ALT5 mux port: GPIO2_IO29 of instance: …","Select mux mode: ALT6 mux port: USDHC1_WP of instance: …","Select mux mode: ALT8 mux port: SEMC_DQS4 of instance: semc","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO29 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_13","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: ENET_MDC of instance: enet","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of …","Select mux mode: ALT2 mux port: CSI_HSYNC of instance: csi","Select mux mode: ALT3 mux port: XBAR1_IN02 of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO30 of …","Select mux mode: ALT5 mux port: GPIO2_IO30 of instance: …","Select mux mode: ALT6 mux port: USDHC1_VSELECT of …","Select mux mode: ALT8 mux port: ENET2_TDATA00 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO30 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_14","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: ENET_MDIO of instance: enet","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of …","Select mux mode: ALT2 mux port: CSI_MCLK of instance: csi","Select mux mode: ALT3 mux port: XBAR1_IN03 of instance: …","Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO31 of …","Select mux mode: ALT5 mux port: GPIO2_IO31 of instance: …","Select mux mode: ALT6 mux port: USDHC1_RESET_B of …","Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: …","Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO31 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_B1_15","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA00 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of …","Select mux mode: ALT2 mux port: LPSPI2_SCK of instance: …","Select mux mode: ALT3 mux port: XBAR1_XBAR_IN02 of …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO00 of …","Select mux mode: ALT5 mux port: GPIO4_IO00 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA01 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMB00 of …","Select mux mode: ALT2 mux port: LPSPI2_PCS0 of instance: …","Select mux mode: ALT3 mux port: XBAR1_IN03 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO01 of …","Select mux mode: ALT5 mux port: GPIO4_IO01 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA02 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of …","Select mux mode: ALT2 mux port: LPSPI2_SDO of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO02 of …","Select mux mode: ALT5 mux port: GPIO4_IO02 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA03 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMB01 of …","Select mux mode: ALT2 mux port: LPSPI2_SDI of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO03 of …","Select mux mode: ALT5 mux port: GPIO4_IO03 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA04 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of …","Select mux mode: ALT2 mux port: SAI2_TX_DATA of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO04 of …","Select mux mode: ALT5 mux port: GPIO4_IO04 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA05 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMB02 of …","Select mux mode: ALT2 mux port: SAI2_TX_SYNC of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO05 of …","Select mux mode: ALT5 mux port: GPIO4_IO05 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA06 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMA00 of …","Select mux mode: ALT2 mux port: SAI2_TX_BCLK of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO06 of …","Select mux mode: ALT5 mux port: GPIO4_IO06 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_06","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA07 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMB00 of …","Select mux mode: ALT2 mux port: SAI2_MCLK of instance: sai2","Select mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO07 of …","Select mux mode: ALT5 mux port: GPIO4_IO07 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_07","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DM00 of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM2_PWMA01 of …","Select mux mode: ALT2 mux port: SAI2_RX_DATA of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT17 of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO08 of …","Select mux mode: ALT5 mux port: GPIO4_IO08 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_08","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR00 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMB01 of …","Select mux mode: ALT2 mux port: SAI2_RX_SYNC of instance: …","Select mux mode: ALT3 mux port: FLEXCAN2_TX of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO09 of …","Select mux mode: ALT5 mux port: GPIO4_IO09 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_SS1_B of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_09","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR01 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMA02 of …","Select mux mode: ALT2 mux port: SAI2_RX_BCLK of instance: …","Select mux mode: ALT3 mux port: FLEXCAN2_RX of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO10 of …","Select mux mode: ALT5 mux port: GPIO4_IO10 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_SS0_B of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_10","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR02 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMB02 of …","Select mux mode: ALT2 mux port: LPI2C4_SDA of instance: …","Select mux mode: ALT3 mux port: USDHC2_RESET_B of …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO11 of …","Select mux mode: ALT5 mux port: GPIO4_IO11 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_DQS of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_11","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR03 of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN24 of instance: …","Select mux mode: ALT2 mux port: LPI2C4_SCL of instance: …","Select mux mode: ALT3 mux port: USDHC1_WP of instance: …","Select mux mode: ALT4 mux port: FLEXPWM1_PWMA03 of …","Select mux mode: ALT5 mux port: GPIO4_IO12 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_SCLK of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_12","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR04 of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN25 of instance: …","Select mux mode: ALT2 mux port: LPUART3_TX of instance: …","Select mux mode: ALT3 mux port: MQS_RIGHT of instance: mqs","Select mux mode: ALT4 mux port: FLEXPWM1_PWMB03 of …","Select mux mode: ALT5 mux port: GPIO4_IO13 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA00 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_13","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR05 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT19 of instance: …","Select mux mode: ALT2 mux port: LPUART3_RX of instance: …","Select mux mode: ALT3 mux port: MQS_LEFT of instance: mqs","Select mux mode: ALT4 mux port: LPSPI2_PCS1 of instance: …","Select mux mode: ALT5 mux port: GPIO4_IO14 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA01 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_14","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR06 of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN20 of instance: …","Select mux mode: ALT2 mux port: LPUART3_CTS_B of instance: …","Select mux mode: ALT3 mux port: SPDIF_OUT of instance: …","Select mux mode: ALT4 mux port: QTIMER3_TIMER0 of …","Select mux mode: ALT5 mux port: GPIO4_IO15 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA02 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_15","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR07 of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN21 of instance: …","Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: …","Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif","Select mux mode: ALT4 mux port: QTIMER3_TIMER1 of …","Select mux mode: ALT5 mux port: GPIO4_IO16 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA03 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_16","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR08 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of …","Select mux mode: ALT2 mux port: LPUART4_CTS_B of instance: …","Select mux mode: ALT3 mux port: FLEXCAN1_TX of instance: …","Select mux mode: ALT4 mux port: QTIMER3_TIMER2 of …","Select mux mode: ALT5 mux port: GPIO4_IO17 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_17","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR09 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM4_PWMB03 of …","Select mux mode: ALT2 mux port: LPUART4_RTS_B of instance: …","Select mux mode: ALT3 mux port: FLEXCAN1_RX of instance: …","Select mux mode: ALT4 mux port: QTIMER3_TIMER3 of …","Select mux mode: ALT5 mux port: GPIO4_IO18 of instance: …","Select mux mode: ALT6 mux port: SNVS_VIO_5_CTL of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_18","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR11 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of …","Select mux mode: ALT2 mux port: LPUART4_TX of instance: …","Select mux mode: ALT3 mux port: ENET_RDATA01 of instance: …","Select mux mode: ALT4 mux port: QTIMER2_TIMER0 of …","Select mux mode: ALT5 mux port: GPIO4_IO19 of instance: …","Select mux mode: ALT6 mux port: SNVS_VIO_5 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_19","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR12 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM2_PWMB03 of …","Select mux mode: ALT2 mux port: LPUART4_RX of instance: …","Select mux mode: ALT3 mux port: ENET_RDATA00 of instance: …","Select mux mode: ALT4 mux port: QTIMER2_TIMER1 of …","Select mux mode: ALT5 mux port: GPIO4_IO20 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_20","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_BA0 of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM3_PWMA03 of …","Select mux mode: ALT2 mux port: LPI2C3_SDA of instance: …","Select mux mode: ALT3 mux port: ENET_TDATA01 of instance: …","Select mux mode: ALT4 mux port: QTIMER2_TIMER2 of …","Select mux mode: ALT5 mux port: GPIO4_IO21 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_21","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_BA1 of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM3_PWMB03 of …","Select mux mode: ALT2 mux port: LPI2C3_SCL of instance: …","Select mux mode: ALT3 mux port: ENET_TDATA00 of instance: …","Select mux mode: ALT4 mux port: QTIMER2_TIMER3 of …","Select mux mode: ALT5 mux port: GPIO4_IO22 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_SS1_B of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_22","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_ADDR10 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of …","Select mux mode: ALT2 mux port: LPUART5_TX of instance: …","Select mux mode: ALT3 mux port: ENET_RX_EN of instance: …","Select mux mode: ALT4 mux port: GPT1_CAPTURE2 of instance: …","Select mux mode: ALT5 mux port: GPIO4_IO23 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_DQS of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_23","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_CAS of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of …","Select mux mode: ALT2 mux port: LPUART5_RX of instance: …","Select mux mode: ALT3 mux port: ENET_TX_EN of instance: …","Select mux mode: ALT4 mux port: GPT1_CAPTURE1 of instance: …","Select mux mode: ALT5 mux port: GPIO4_IO24 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_SS0_B of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_24","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_RAS of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of …","Select mux mode: ALT2 mux port: LPUART6_TX of instance: …","Select mux mode: ALT3 mux port: ENET_TX_CLK of instance: …","Select mux mode: ALT4 mux port: ENET_REF_CLK of instance: …","Select mux mode: ALT5 mux port: GPIO4_IO25 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_SCLK of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_25","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_CLK of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of …","Select mux mode: ALT2 mux port: LPUART6_RX of instance: …","Select mux mode: ALT3 mux port: ENET_RX_ER of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO12 of …","Select mux mode: ALT5 mux port: GPIO4_IO26 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA00 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_26","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_CKE of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of …","Select mux mode: ALT2 mux port: LPUART5_RTS_B of instance: …","Select mux mode: ALT3 mux port: LPSPI1_SCK of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO13 of …","Select mux mode: ALT5 mux port: GPIO4_IO27 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA01 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_27","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_WE of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of …","Select mux mode: ALT2 mux port: LPUART5_CTS_B of instance: …","Select mux mode: ALT3 mux port: LPSPI1_SDO of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO14 of …","Select mux mode: ALT5 mux port: GPIO4_IO28 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA02 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_28","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_CS0 of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM3_PWMA00 of …","Select mux mode: ALT2 mux port: LPUART6_RTS_B of instance: …","Select mux mode: ALT3 mux port: LPSPI1_SDI of instance: …","Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO15 of …","Select mux mode: ALT5 mux port: GPIO4_IO29 of instance: …","Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA03 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_29","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA08 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM3_PWMB00 of …","Select mux mode: ALT2 mux port: LPUART6_CTS_B of instance: …","Select mux mode: ALT3 mux port: LPSPI1_PCS0 of instance: …","Select mux mode: ALT4 mux port: CSI_DATA23 of instance: csi","Select mux mode: ALT5 mux port: GPIO4_IO30 of instance: …","Select mux mode: ALT8 mux port: ENET2_TDATA00 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_30","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA09 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM3_PWMA01 of …","Select mux mode: ALT2 mux port: LPUART7_TX of instance: …","Select mux mode: ALT3 mux port: LPSPI1_PCS1 of instance: …","Select mux mode: ALT4 mux port: CSI_DATA22 of instance: csi","Select mux mode: ALT5 mux port: GPIO4_IO31 of instance: …","Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_31","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA10 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM3_PWMB01 of …","Select mux mode: ALT2 mux port: LPUART7_RX of instance: …","Select mux mode: ALT3 mux port: CCM_PMIC_RDY of instance: …","Select mux mode: ALT4 mux port: CSI_DATA21 of instance: csi","Select mux mode: ALT5 mux port: GPIO3_IO18 of instance: …","Select mux mode: ALT8 mux port: ENET2_TX_EN of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_32","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA11 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM3_PWMA02 of …","Select mux mode: ALT2 mux port: USDHC1_RESET_B of …","Select mux mode: ALT3 mux port: SAI3_RX_DATA of instance: …","Select mux mode: ALT4 mux port: CSI_DATA20 of instance: csi","Select mux mode: ALT5 mux port: GPIO3_IO19 of instance: …","Select mux mode: ALT8 mux port: ENET2_TX_CLK of instance: …","Select mux mode: ALT9 mux port: ENET2_REF_CLK2 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_33","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA12 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM3_PWMB02 of …","Select mux mode: ALT2 mux port: USDHC1_VSELECT of …","Select mux mode: ALT3 mux port: SAI3_RX_SYNC of instance: …","Select mux mode: ALT4 mux port: CSI_DATA19 of instance: csi","Select mux mode: ALT5 mux port: GPIO3_IO20 of instance: …","Select mux mode: ALT8 mux port: ENET2_RX_ER of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_34","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA13 of instance: …","Select mux mode: ALT1 mux port: XBAR1_INOUT18 of instance: …","Select mux mode: ALT2 mux port: GPT1_COMPARE1 of instance: …","Select mux mode: ALT3 mux port: SAI3_RX_BCLK of instance: …","Select mux mode: ALT4 mux port: CSI_DATA18 of instance: csi","Select mux mode: ALT5 mux port: GPIO3_IO21 of instance: …","Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: …","Select mux mode: ALT8 mux port: ENET2_RDATA00 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_35","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA14 of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN22 of instance: …","Select mux mode: ALT2 mux port: GPT1_COMPARE2 of instance: …","Select mux mode: ALT3 mux port: SAI3_TX_DATA of instance: …","Select mux mode: ALT4 mux port: CSI_DATA17 of instance: csi","Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: …","Select mux mode: ALT6 mux port: USDHC1_WP of instance: …","Select mux mode: ALT8 mux port: ENET2_RDATA01 of instance: …","Select mux mode: ALT9 mux port: FLEXCAN3_TX of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_36","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DATA15 of instance: …","Select mux mode: ALT1 mux port: XBAR1_IN23 of instance: …","Select mux mode: ALT2 mux port: GPT1_COMPARE3 of instance: …","Select mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3","Select mux mode: ALT4 mux port: CSI_DATA16 of instance: csi","Select mux mode: ALT5 mux port: GPIO3_IO23 of instance: …","Select mux mode: ALT6 mux port: USDHC2_WP of instance: …","Select mux mode: ALT8 mux port: ENET2_RX_EN of instance: …","Select mux mode: ALT9 mux port: FLEXCAN3_RX of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_37","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DM01 of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of …","Select mux mode: ALT2 mux port: LPUART8_TX of instance: …","Select mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: …","Select mux mode: ALT4 mux port: CSI_FIELD of instance: csi","Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: …","Select mux mode: ALT6 mux port: USDHC2_VSELECT of …","Select mux mode: ALT8 mux port: ENET2_MDC of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_38","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_DQS of instance: semc","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of …","Select mux mode: ALT2 mux port: LPUART8_RX of instance: …","Select mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: …","Select mux mode: ALT4 mux port: WDOG1_WDOG_B of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: …","Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: …","Select mux mode: ALT8 mux port: ENET2_MDIO of instance: …","Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_39","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_RDY of instance: semc","Select mux mode: ALT1 mux port: GPT2_CAPTURE2 of instance: …","Select mux mode: ALT2 mux port: LPSPI1_PCS2 of instance: …","Select mux mode: ALT3 mux port: USB_OTG2_OC of instance: …","Select mux mode: ALT4 mux port: ENET_MDC of instance: enet","Select mux mode: ALT5 mux port: GPIO3_IO26 of instance: …","Select mux mode: ALT6 mux port: USDHC2_RESET_B of …","Select mux mode: ALT9 mux port: SEMC_CLK5 of instance: semc","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_40","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_CSX00 of instance: …","Select mux mode: ALT1 mux port: GPT2_CAPTURE1 of instance: …","Select mux mode: ALT2 mux port: LPSPI1_PCS3 of instance: …","Select mux mode: ALT3 mux port: USB_OTG2_PWR of instance: …","Select mux mode: ALT4 mux port: ENET_MDIO of instance: enet","Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: …","Select mux mode: ALT6 mux port: USDHC1_VSELECT of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_EMC_41","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC1_CMD of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of …","Select mux mode: ALT2 mux port: LPI2C3_SCL of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: …","Select mux mode: ALT4 mux port: LPSPI1_SCK of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO12 of instance: …","Select mux mode: ALT6 mux port: FLEXSPIA_SS1_B of …","Select mux mode: ALT8 mux port: ENET2_TX_EN of instance: …","Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B0_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC1_CLK of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of …","Select mux mode: ALT2 mux port: LPI2C3_SDA of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: …","Select mux mode: ALT4 mux port: LPSPI1_PCS0 of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO13 of instance: …","Select mux mode: ALT6 mux port: FLEXSPIB_SS1_B of …","Select mux mode: ALT8 mux port: ENET2_TX_CLK of instance: …","Select mux mode: ALT9 mux port: ENET2_REF_CLK2 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B0_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC1_DATA0 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of …","Select mux mode: ALT2 mux port: LPUART8_CTS_B of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: …","Select mux mode: ALT4 mux port: LPSPI1_SDO of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO14 of instance: …","Select mux mode: ALT8 mux port: ENET2_RX_ER of instance: …","Select mux mode: ALT9 mux port: SEMC_CLK5 of instance: semc","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B0_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC1_DATA1 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of …","Select mux mode: ALT2 mux port: LPUART8_RTS_B of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: …","Select mux mode: ALT4 mux port: LPSPI1_SDI of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO15 of instance: …","Select mux mode: ALT8 mux port: ENET2_RDATA00 of instance: …","Select mux mode: ALT9 mux port: SEMC_CLK6 of instance: semc","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B0_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC1_DATA2 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of …","Select mux mode: ALT2 mux port: LPUART8_TX of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: …","Select mux mode: ALT4 mux port: FLEXSPIB_SS0_B of …","Select mux mode: ALT5 mux port: GPIO3_IO16 of instance: …","Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm","Select mux mode: ALT8 mux port: ENET2_RDATA01 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B0_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC1_DATA3 of instance: …","Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of …","Select mux mode: ALT2 mux port: LPUART8_RX of instance: …","Select mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: …","Select mux mode: ALT4 mux port: FLEXSPIB_DQS of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO17 of instance: …","Select mux mode: ALT6 mux port: CCM_CLKO2 of instance: ccm","Select mux mode: ALT8 mux port: ENET2_RX_EN of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B0_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA3 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIB_DATA03 of …","Select mux mode: ALT2 mux port: FLEXPWM1_PWMA03 of …","Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of …","Select mux mode: ALT4 mux port: LPUART4_TX of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO00 of instance: …","Select mux mode: ALT8 mux port: SAI3_RX_DATA of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA2 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIB_DATA02 of …","Select mux mode: ALT2 mux port: FLEXPWM1_PWMB03 of …","Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of …","Select mux mode: ALT4 mux port: LPUART4_RX of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: …","Select mux mode: ALT8 mux port: SAI3_TX_DATA of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA1 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIB_DATA01 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMA03 of …","Select mux mode: ALT3 mux port: SAI1_TX_DATA01 of …","Select mux mode: ALT4 mux port: FLEXCAN1_TX of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO02 of instance: …","Select mux mode: ALT6 mux port: CCM_WAIT of instance: ccm","Select mux mode: ALT8 mux port: SAI3_TX_SYNC of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA0 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIB_DATA00 of …","Select mux mode: ALT2 mux port: FLEXPWM2_PWMB03 of …","Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1","Select mux mode: ALT4 mux port: FLEXCAN1_RX of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: …","Select mux mode: ALT6 mux port: CCM_PMIC_READY of …","Select mux mode: ALT8 mux port: SAI3_TX_BCLK of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_CLK of instance: …","Select mux mode: ALT1 mux port: FLEXSPIB_SCLK of instance: …","Select mux mode: ALT2 mux port: LPI2C1_SCL of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: …","Select mux mode: ALT4 mux port: FLEXSPIA_SS1_B of …","Select mux mode: ALT5 mux port: GPIO3_IO04 of instance: …","Select mux mode: ALT6 mux port: CCM_STOP of instance: ccm","Select mux mode: ALT8 mux port: SAI3_MCLK of instance: sai3","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_CMD of instance: …","Select mux mode: ALT1 mux port: FLEXSPIA_DQS of instance: …","Select mux mode: ALT2 mux port: LPI2C1_SDA of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: …","Select mux mode: ALT4 mux port: FLEXSPIB_SS0_B of …","Select mux mode: ALT5 mux port: GPIO3_IO05 of instance: …","Select mux mode: ALT8 mux port: SAI3_RX_SYNC of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_RESET_B of …","Select mux mode: ALT1 mux port: FLEXSPIA_SS0_B of …","Select mux mode: ALT2 mux port: LPUART7_CTS_B of instance: …","Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of …","Select mux mode: ALT4 mux port: LPSPI2_PCS0 of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO06 of instance: …","Select mux mode: ALT8 mux port: SAI3_RX_BCLK of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_06","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SEMC_CSX01 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIA_SCLK of instance: …","Select mux mode: ALT2 mux port: LPUART7_RTS_B of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of …","Select mux mode: ALT4 mux port: LPSPI2_SCK of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO07 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_07","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA4 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIA_DATA00 of …","Select mux mode: ALT2 mux port: LPUART7_TX of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: …","Select mux mode: ALT4 mux port: LPSPI2_SD0 of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO08 of instance: …","Select mux mode: ALT6 mux port: SEMC_CSX02 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_08","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA5 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIA_DATA01 of …","Select mux mode: ALT2 mux port: LPUART7_RX of instance: …","Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: …","Select mux mode: ALT4 mux port: LPSPI2_SDI of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO09 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_09","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA6 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIA_DATA02 of …","Select mux mode: ALT2 mux port: LPUART2_RX of instance: …","Select mux mode: ALT3 mux port: LPI2C2_SDA of instance: …","Select mux mode: ALT4 mux port: LPSPI2_PCS2 of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO10 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_10","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: USDHC2_DATA7 of instance: …","Select mux mode: ALT1 mux port: FLEXSPIA_DATA03 of …","Select mux mode: ALT2 mux port: LPUART2_TX of instance: …","Select mux mode: ALT3 mux port: LPI2C2_SCL of instance: …","Select mux mode: ALT4 mux port: LPSPI2_PCS3 of instance: …","Select mux mode: ALT5 mux port: GPIO3_IO11 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SD_B1_11","Software Input On Field.","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_B_SCLK of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA00 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA02 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA03 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_SS0_B of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA02 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_06","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA01 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_07","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_SCLK of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_08","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DQS of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_09","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA03 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_10","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA00 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_11","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA01 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_12","Software Input On Field.","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B0_13","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DQS of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_00","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA03 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_01","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA02 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_02","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA01 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_03","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA00 of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_04","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_SCLK of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_05","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: FLEXSPI2_A_SS0_B of …","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_06","Software Input On Field.","","","","","","Input Path is determined by functionality","Force input path of pad GPIO_SPI_B1_07","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","low(50MHz)","medium(100MHz)","medium(100MHz)","max(200MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_03 for Mode: ALT3","Selecting Pad: GPIO_AD_B1_03 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_14 for Mode: ALT0","Selecting Pad: GPIO_EMC_40 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_02 for Mode: ALT6","Selecting Pad: GPIO_B1_12 for Mode: ALT6","Selecting Pad: GPIO_EMC_35 for Mode: ALT6","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad:GPIO_AD_B1_00 for Mode: ALT6","Selecting Pad: GPIO_B1_13 for Mode: ALT6","Selecting Pad: GPIO_EMC_12 for Mode: ALT3","Selecting Pad: GPIO_EMC_36for Mode: ALT6","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad:GPIO_AD_B1_03 for Mode: ALT6","Selecting Pad: GPIO_EMC_39 for Mode: ALT6","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_09 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_04 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_08 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_05 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad:GPIO_AD_B1_04 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_03 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_05 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_02 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_06 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_01 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_07 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_00 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_12 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_08 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_13 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_09 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_14 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_10 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_15 for Mode: ALT6","Selecting Pad: GPIO_SD_B1_11 for Mode: ALT0","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B1_10 for Mode: ALT6","Selecting Pad: GPIO_EMC_37 for Mode: ALT6","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_14 for Mode: ALT3","Selecting Pad: GPIO_EMC_00 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_B1_15 for Mode: ALT3","Selecting Pad: GPIO_EMC_01 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_02 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_00 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_03 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_01 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_04 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_02 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_05 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_03 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_06 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_04 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_EMC_07 for Mode: ALT3","Selecting Pad: GPIO_SD_B0_05 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_00 for Mode: ALT1","Selecting Pad:GPIO_B1_00 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_01 for Mode: ALT1","Selecting Pad: GPIO_B1_01 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_02 for Mode: ALT1","Selecting Pad: GPIO_B1_02 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_03 for Mode: ALT1","Selecting Pad: GPIO_AD_B0_05 for Mode: ALT6","Selecting Pad: GPIO_B1_03 for Mode: ALT1","Selecting Pad: GPIO_EMC_08 for Mode: ALT3","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_06 for Mode: ALT6","Selecting Pad: GPIO_EMC_35 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_07 for Mode: ALT6","Selecting Pad: GPIO_EMC_14 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_08 for Mode: ALT6","Selecting Pad: GPIO_EMC_15 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_09 for Mode: ALT6","Selecting Pad: GPIO_EMC_16 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_10 for Mode: ALT6","Selecting Pad: GPIO_EMC_36 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_11 for Mode: ALT6","Selecting Pad: GPIO_EMC_37 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_14 for Mode: ALT1","Selecting Pad: GPIO_EMC_12 for Mode: ALT1","Selecting Pads Involved in Daisy Chain.","","","","","","Selecting Pad: GPIO_AD_B0_15 for Mode: ALT1","Selecting Pad: GPIO_EMC_13 for Mode: ALT1","GPR0 General Purpose Register","GPR1 General Purpose Register","GPR1 General Purpose Register","GPR10 General Purpose Register","GPR10 General Purpose Register","GPR11 General Purpose Register","GPR11 General Purpose Register","GPR12 General Purpose Register","GPR12 General Purpose Register","GPR13 General Purpose Register","GPR13 General Purpose Register","GPR14 General Purpose Register","GPR14 General Purpose Register","GPR15 General Purpose Register","GPR16 General Purpose Register","GPR16 General Purpose Register","GPR17 General Purpose Register","GPR17 General Purpose Register","GPR18 General Purpose Register","GPR18 General Purpose Register","GPR19 General Purpose Register","GPR19 General Purpose Register","GPR2 General Purpose Register","GPR2 General Purpose Register","GPR20 General Purpose Register","GPR20 General Purpose Register","GPR21 General Purpose Register","GPR21 General Purpose Register","GPR22 General Purpose Register","GPR22 General Purpose Register","GPR23 General Purpose Register","GPR23 General Purpose Register","GPR24 General Purpose Register","GPR24 General Purpose Register","GPR25 General Purpose Register","GPR25 General Purpose Register","GPR26 General Purpose Register","GPR26 General Purpose Register","GPR27 General Purpose Register","GPR27 General Purpose Register","GPR28 General Purpose Register","GPR28 General Purpose Register","GPR29 General Purpose Register","GPR29 General Purpose Register","GPR3 General Purpose Register","GPR3 General Purpose Register","GPR30 General Purpose Register","GPR30 General Purpose Register","GPR31 General Purpose Register","GPR31 General Purpose Register","GPR32 General Purpose Register","GPR32 General Purpose Register","GPR33 General Purpose Register","GPR33 General Purpose Register","GPR34 General Purpose Register","GPR34 General Purpose Register","GPR4 General Purpose Register","GPR4 General Purpose Register","GPR5 General Purpose Register","GPR5 General Purpose Register","GPR6 General Purpose Register","GPR6 General Purpose Register","GPR7 General Purpose Register","GPR7 General Purpose Register","GPR8 General Purpose Register","GPR8 General Purpose Register","GPR9 General Purpose Register","","IOMUXC_GPR","","IOMUXC_GPR","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","ARM CM7 platform AHB clock enable","ENET1 reference clock mode select.","ENET1_TX_CLK data direction control","ENET2 reference clock mode select.","ENET2_TX_CLK data direction control","ENET and ENET2 ipg_clk_s clock gating enable","Exclusive monitor response select of illegal command","Global interrupt “0” bit (connected to ARM M7 IRQ#0 …","SAI1 MCLK1 source select","SAI1 MCLK2 source select","SAI1 MCLK3 source select","sai1.MCLK signal direction control","SAI2 MCLK3 source select","sai2.MCLK signal direction control","SAI3 MCLK3 source select","sai3.MCLK signal direction control","USB Exposure mode","ARM invasive debug enable","DCP Key selection bit.","Lock DBG_EN field for changes","Lock DCP Key OCOTP/Key MUX selection bit","Lock NIDEN field for changes","Lock OCRAM_TZ_ADDR field for changes","Lock OCRAM_TZ_EN field for changes","Lock SEC_ERR_RESP field for changes","ARM non-secure (non-invasive) debug enable","OCRAM TrustZone (TZ) start address","OCRAM TrustZone (TZ) enable.","Security error response enable for all security gaskets …","","","","","","Debug turned off.","Debug enabled (default).","","","","","","Select key from Key MUX (SNVS/OTPMK).","Select key from OCOTP (SW_GP2).","","","","","","Field is not locked","Field is locked (read access only)","","","","","","Field is not locked","Field is locked (read access only)","","","","","","Field is not locked","Field is locked (read access only)","","","","","","Field is not locked","Field is locked (read access only)","","","","","","Field is not locked","Field is locked (read access only)","","","","","","Field is not locked","Field is locked (read access only)","","","","","","Debug turned off.","Debug enabled (default).","","","","","","","","","","","The TrustZone feature is disabled. Entire OCRAM space is …","The TrustZone feature is enabled. Access to address in the …","","","","","","OKEY response","SLVError (default)","BEE data decryption of memory region-n (n = 3 to 0)","Access control of memory region-0","Access control of memory region-1","Access control of memory region-2","Access control of memory region-3","","","","","","","","","","","No access protection","M7 debug protection enabled","FlexSPI access protection","Both M7 debug and FlexSPI access are protected","","","","","","No access protection","M7 debug protection enabled","FlexSPI access protection","Both M7 debug and FlexSPI access are protected","","","","","","No access protection","M7 debug protection enabled","FlexSPI access protection","Both M7 debug and FlexSPI access are protected","","","","","","No access protection","M7 debug protection enabled","FlexSPI access protection","Both M7 debug and FlexSPI access are protected","ACMP stop mode selection. Cannot change when ipg_stop is …","FLEXIO1 ipg_doze mode","FlexIO1 stop mode selection. Cannot change when ipg_stop …","FLEXIO2 ipg_doze mode","FlexIO2 stop mode selection. Cannot change when ipg_stop …","FLEXIO3 ipg_doze mode","FlexIO3 stop mode selection. Cannot change when ipg_stop …","","","","","","ACMP is functional in Stop mode.","When this bit is equal to 1’b1 and ipg_stop is asserted, …","","","","","","FLEXIO1 is not in doze mode","FLEXIO1 is in doze mode","","","","","","FlexIO1 is functional in Stop mode.","When this bit is equal to 1’b1 and ipg_stop is asserted, …","","","","","","FLEXIO2 is not in doze mode","FLEXIO2 is in doze mode","","","","","","FlexIO2 is functional in Stop mode.","When this bit is equal to 1’b1 and ipg_stop is asserted, …","","","","","","FLEXIO3 is not in doze mode","FLEXIO3 is in doze mode","","","","","","FlexIO3 is functional in Stop mode.","When this bit is equal to 1’b1 and ipg_stop is asserted, …","uSDHC block cacheable attribute value of AXI read …","uSDHC block cacheable attribute value of AXI write …","ENET block cacheable attribute value of AXI transactions","USB block cacheable attribute value of AXI transactions","CANFD stop acknowledge.","CANFD stop request.","","","","","","Cacheable attribute is off for read transactions.","Cacheable attribute is on for read transactions.","","","","","","Cacheable attribute is off for write transactions.","Cacheable attribute is on for write transactions.","","","","","","Cacheable attribute is off for read/write transactions.","Cacheable attribute is on for read/write transactions.","","","","","","Cacheable attribute is off for read/write transactions.","Cacheable attribute is on for read/write transactions.","","","","","","CANFD stop acknowledge is not asserted","CANFD stop acknowledge is asserted","","","","","","stop request off","stop request on","reduces ACMP1 internal bias current by 30%","increases ACMP1 internal bias current by 30%","ACMP1 sample_lv source select","reduces ACMP2 internal bias current by 30%","increases ACMP2 internal bias current by 30%","ACMP2 sample_lv source select","reduces ACMP3 internal bias current by 30%","increases ACMP3 internal bias current by 30%","ACMP3 sample_lv source select","reduces ACMP4 internal bias current by 30%","increases ACMP4 internal bias current by 30%","ACMP4 sample_lv source select","DTCM total size configuration","ITCM total size configuration","","","","","","no reduce","reduces","","","","","","no increase","increases","","","","","","select XBAR output","select synced sample_lv","","","","","","no reduce","reduces","","","","","","no increase","increases","","","","","","select XBAR output","select synced sample_lv","","","","","","no reduce","reduces","","","","","","no increase","increases","","","","","","select XBAR output","select synced sample_lv","","","","","","no reduce","reduces","","","","","","no increase","increases","","","","","","select XBAR output","select synced sample_lv","","","","","","0 KB (No DTCM)","512 KB","4 KB","8 KB","16 KB","32 KB","64 KB","128 KB","256 KB","","","","","","0 KB (No ITCM)","512 KB","4 KB","8 KB","16 KB","32 KB","64 KB","128 KB","256 KB","FlexRAM bank config source select","DTCM enable initialization out of reset","ITCM enable initialization out of reset","","","","","","use fuse value to config","use FLEXRAM_BANK_CFG to config","","","","","","DTCM is disabled","DTCM is enabled","","","","","","ITCM is disabled","ITCM is enabled","FlexRAM bank config value","","","","","","lock M7_APC_AC_R0_BOT field for changes","APC end address of memory region-0","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","lock M7_APC_AC_R0_TOP field for changes","APC start address of memory region-0","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","","","","","","AHB clock is not running (gated)","AHB clock is running (enabled)","","","","","","ENET1 TX reference clock driven by ref_enetpll. This clock …","Gets ENET1 TX reference clock from the ENET1_TX_CLK pin. …","","","","","","ENET1_TX_CLK output driver is disabled","ENET1_TX_CLK output driver is enabled","","","","","","ENET2 TX reference clock driven by ref_enetpll. This clock …","Gets ENET2 TX reference clock from the ENET2_TX_CLK pin. …","","","","","","ENET2_TX_CLK output driver is disabled","ENET2_TX_CLK output driver is enabled","","","","","","ipg_clk_s is gated when there is no IPS access","ipg_clk_s is always on","","","","","","OKAY response","SLVError response (default)","","","","","","Global interrupt request is not asserted.","Global interrupt request is asserted.","","","","","","ccm.ssi1_clk_root","ccm.ssi2_clk_root","ccm.ssi3_clk_root","iomux.sai1_ipg_clk_sai_mclk","iomux.sai2_ipg_clk_sai_mclk","iomux.sai3_ipg_clk_sai_mclk","","","","","","ccm.ssi1_clk_root","ccm.ssi2_clk_root","ccm.ssi3_clk_root","iomux.sai1_ipg_clk_sai_mclk","iomux.sai2_ipg_clk_sai_mclk","iomux.sai3_ipg_clk_sai_mclk","","","","","","ccm.spdif0_clk_root","iomux.spdif_tx_clk2","spdif.spdif_srclk","spdif.spdif_outclock","","","","","","sai1.MCLK is input signal","sai1.MCLK is output signal","","","","","","ccm.spdif0_clk_root","iomux.spdif_tx_clk2","spdif.spdif_srclk","spdif.spdif_outclock","","","","","","sai2.MCLK is input signal","sai2.MCLK is output signal","","","","","","ccm.spdif0_clk_root","iomux.spdif_tx_clk2","spdif.spdif_srclk","spdif.spdif_outclock","","","","","","sai3.MCLK is input signal","sai3.MCLK is output signal","","","","","","Exposure mode is disabled.","Exposure mode is enabled.","AXBS_L AHBXL master has higher priority.Do not set both …","AXBS_L DMA master has higher priority.Do not set both DMA …","Force Round Robin in AXBS_L","Force Round Robin in AXBS_P. This bit can override master …","AXBS_P M0 master has higher priority.Do not set both M1 …","AXBS_P M1 master has higher priority.Do not set both M1 …","Disable CANFD filter","control how memory enter Deep Sleep mode (shutdown …","enable power saving features on L2 memory","Divider ratio control for mclk from hmclk. mclk frequency …","MQS enable.","Used to control the PWM oversampling rate compared with …","MQS software reset","QTIMER1 timer counter freeze","QTIMER2 timer counter freeze","QTIMER3 timer counter freeze","QTIMER4 timer counter freeze","Automatically gate off RAM clock when RAM is not accessed.","lock M7_APC_AC_R1_BOT field for changes","APC end address of memory region-1","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","lock M7_APC_AC_R1_TOP field for changes","APC start address of memory region-1","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","lock M7_APC_AC_R2_BOT field for changes","APC end address of memory region-2","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","lock M7_APC_AC_R2_TOP field for changes","APC start address of memory region-2","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","lock M7_APC_AC_R3_BOT field for changes","APC end address of memory region-3","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","lock M7_APC_AC_R3_TOP field for changes","APC start address of memory region-3","","","","","","Register field [31:1] is not locked","Register field [31:1] is locked (read access only)","","","","","","GPIO1 and GPIO6 share same IO MUX function, GPIO_MUX1 …","","","","","","GPIO2 and GPIO7 share same IO MUX function, GPIO_MUX2 …","","","","","","GPIO3 and GPIO8 share same IO MUX function, GPIO_MUX3 …","","","","","","GPIO4 and GPIO9 share same IO MUX function, GPIO_MUX4 …","","","","","","","","","","","AXBS_L AHBXL master does not have high priority","AXBS_P AHBXL master has high priority","","","","","","AXBS_L DMA master does not have high priority","AXBS_L DMA master has high priority","","","","","","AXBS_L masters are not arbitored in round robin, depending …","AXBS_L masters are arbitored in round robin","","","","","","AXBS_P masters are not arbitored in round robin, depending …","AXBS_P masters are arbitored in round robin","","","","","","AXBS_P M0 master doesn’t have high priority","AXBS_P M0 master has high priority","","","","","","AXBS_P M1 master does not have high priority","AXBS_P M1 master has high priority","","","","","","enable CANFD filter","disable CANFD filter","","","","","","no force sleep control supported, memory deep sleep mode …","force memory into deep sleep mode","","","","","","none memory power saving features enabled, …","memory power saving features enabled, set …","","","","","","mclk frequency = 1/1 * hmclk frequency","mclk frequency = 1/10 * hmclk frequency","mclk frequency = 1/100 * hmclk frequency","mclk frequency = 1/101 * hmclk frequency","mclk frequency = 1/102 * hmclk frequency","mclk frequency = 1/103 * hmclk frequency","mclk frequency = 1/104 * hmclk frequency","mclk frequency = 1/105 * hmclk frequency","mclk frequency = 1/106 * hmclk frequency","mclk frequency = 1/107 * hmclk frequency","mclk frequency = 1/108 * hmclk frequency","mclk frequency = 1/109 * hmclk frequency","mclk frequency = 1/11 * hmclk frequency","mclk frequency = 1/110 * hmclk frequency","mclk frequency = 1/111 * hmclk frequency","mclk frequency = 1/112 * hmclk frequency","mclk frequency = 1/113 * hmclk frequency","mclk frequency = 1/114 * hmclk frequency","mclk frequency = 1/115 * hmclk frequency","mclk frequency = 1/116 * hmclk frequency","mclk frequency = 1/117 * hmclk frequency","mclk frequency = 1/118 * hmclk frequency","mclk frequency = 1/119 * hmclk frequency","mclk frequency = 1/12 * hmclk frequency","mclk frequency = 1/120 * hmclk frequency","mclk frequency = 1/121 * hmclk frequency","mclk frequency = 1/122 * hmclk frequency","mclk frequency = 1/123 * hmclk frequency","mclk frequency = 1/124 * hmclk frequency","mclk frequency = 1/125 * hmclk frequency","mclk frequency = 1/126 * hmclk frequency","mclk frequency = 1/127 * hmclk frequency","mclk frequency = 1/128 * hmclk frequency","mclk frequency = 1/129 * hmclk frequency","mclk frequency = 1/13 * hmclk frequency","mclk frequency = 1/130 * hmclk frequency","mclk frequency = 1/131 * hmclk frequency","mclk frequency = 1/132 * hmclk frequency","mclk frequency = 1/133 * hmclk frequency","mclk frequency = 1/134 * hmclk frequency","mclk frequency = 1/135 * hmclk frequency","mclk frequency = 1/136 * hmclk frequency","mclk frequency = 1/137 * hmclk frequency","mclk frequency = 1/138 * hmclk frequency","mclk frequency = 1/139 * hmclk frequency","mclk frequency = 1/14 * hmclk frequency","mclk frequency = 1/140 * hmclk frequency","mclk frequency = 1/141 * hmclk frequency","mclk frequency = 1/142 * hmclk frequency","mclk frequency = 1/143 * hmclk frequency","mclk frequency = 1/144 * hmclk frequency","mclk frequency = 1/145 * hmclk frequency","mclk frequency = 1/146 * hmclk frequency","mclk frequency = 1/147 * hmclk frequency","mclk frequency = 1/148 * hmclk frequency","mclk frequency = 1/149 * hmclk frequency","mclk frequency = 1/15 * hmclk frequency","mclk frequency = 1/150 * hmclk frequency","mclk frequency = 1/151 * hmclk frequency","mclk frequency = 1/152 * hmclk frequency","mclk frequency = 1/153 * hmclk frequency","mclk frequency = 1/154 * hmclk frequency","mclk frequency = 1/155 * hmclk frequency","mclk frequency = 1/156 * hmclk frequency","mclk frequency = 1/157 * hmclk frequency","mclk frequency = 1/158 * hmclk frequency","mclk frequency = 1/159 * hmclk frequency","mclk frequency = 1/16 * hmclk frequency","mclk frequency = 1/160 * hmclk frequency","mclk frequency = 1/161 * hmclk frequency","mclk frequency = 1/162 * hmclk frequency","mclk frequency = 1/163 * hmclk frequency","mclk frequency = 1/164 * hmclk frequency","mclk frequency = 1/165 * hmclk frequency","mclk frequency = 1/166 * hmclk frequency","mclk frequency = 1/167 * hmclk frequency","mclk frequency = 1/168 * hmclk frequency","mclk frequency = 1/169 * hmclk frequency","mclk frequency = 1/17 * hmclk frequency","mclk frequency = 1/170 * hmclk frequency","mclk frequency = 1/171 * hmclk frequency","mclk frequency = 1/172 * hmclk frequency","mclk frequency = 1/173 * hmclk frequency","mclk frequency = 1/174 * hmclk frequency","mclk frequency = 1/175 * hmclk frequency","mclk frequency = 1/176 * hmclk frequency","mclk frequency = 1/177 * hmclk frequency","mclk frequency = 1/178 * hmclk frequency","mclk frequency = 1/179 * hmclk frequency","mclk frequency = 1/18 * hmclk frequency","mclk frequency = 1/180 * hmclk frequency","mclk frequency = 1/181 * hmclk frequency","mclk frequency = 1/182 * hmclk frequency","mclk frequency = 1/183 * hmclk frequency","mclk frequency = 1/184 * hmclk frequency","mclk frequency = 1/185 * hmclk frequency","mclk frequency = 1/186 * hmclk frequency","mclk frequency = 1/187 * hmclk frequency","mclk frequency = 1/188 * hmclk frequency","mclk frequency = 1/189 * hmclk frequency","mclk frequency = 1/19 * hmclk frequency","mclk frequency = 1/190 * hmclk frequency","mclk frequency = 1/191 * hmclk frequency","mclk frequency = 1/192 * hmclk frequency","mclk frequency = 1/193 * hmclk frequency","mclk frequency = 1/194 * hmclk frequency","mclk frequency = 1/195 * hmclk frequency","mclk frequency = 1/196 * hmclk frequency","mclk frequency = 1/197 * hmclk frequency","mclk frequency = 1/198 * hmclk frequency","mclk frequency = 1/199 * hmclk frequency","mclk frequency = 1/2 * hmclk frequency","mclk frequency = 1/20 * hmclk frequency","mclk frequency = 1/200 * hmclk frequency","mclk frequency = 1/201 * hmclk frequency","mclk frequency = 1/202 * hmclk frequency","mclk frequency = 1/203 * hmclk frequency","mclk frequency = 1/204 * hmclk frequency","mclk frequency = 1/205 * hmclk frequency","mclk frequency = 1/206 * hmclk frequency","mclk frequency = 1/207 * hmclk frequency","mclk frequency = 1/208 * hmclk frequency","mclk frequency = 1/209 * hmclk frequency","mclk frequency = 1/21 * hmclk frequency","mclk frequency = 1/210 * hmclk frequency","mclk frequency = 1/211 * hmclk frequency","mclk frequency = 1/212 * hmclk frequency","mclk frequency = 1/213 * hmclk frequency","mclk frequency = 1/214 * hmclk frequency","mclk frequency = 1/215 * hmclk frequency","mclk frequency = 1/216 * hmclk frequency","mclk frequency = 1/217 * hmclk frequency","mclk frequency = 1/218 * hmclk frequency","mclk frequency = 1/219 * hmclk frequency","mclk frequency = 1/22 * hmclk frequency","mclk frequency = 1/220 * hmclk frequency","mclk frequency = 1/221 * hmclk frequency","mclk frequency = 1/222 * hmclk frequency","mclk frequency = 1/223 * hmclk frequency","mclk frequency = 1/224 * hmclk frequency","mclk frequency = 1/225 * hmclk frequency","mclk frequency = 1/226 * hmclk frequency","mclk frequency = 1/227 * hmclk frequency","mclk frequency = 1/228 * hmclk frequency","mclk frequency = 1/229 * hmclk frequency","mclk frequency = 1/23 * hmclk frequency","mclk frequency = 1/230 * hmclk frequency","mclk frequency = 1/231 * hmclk frequency","mclk frequency = 1/232 * hmclk frequency","mclk frequency = 1/233 * hmclk frequency","mclk frequency = 1/234 * hmclk frequency","mclk frequency = 1/235 * hmclk frequency","mclk frequency = 1/236 * hmclk frequency","mclk frequency = 1/237 * hmclk frequency","mclk frequency = 1/238 * hmclk frequency","mclk frequency = 1/239 * hmclk frequency","mclk frequency = 1/24 * hmclk frequency","mclk frequency = 1/240 * hmclk frequency","mclk frequency = 1/241 * hmclk frequency","mclk frequency = 1/242 * hmclk frequency","mclk frequency = 1/243 * hmclk frequency","mclk frequency = 1/244 * hmclk frequency","mclk frequency = 1/245 * hmclk frequency","mclk frequency = 1/246 * hmclk frequency","mclk frequency = 1/247 * hmclk frequency","mclk frequency = 1/248 * hmclk frequency","mclk frequency = 1/249 * hmclk frequency","mclk frequency = 1/25 * hmclk frequency","mclk frequency = 1/250 * hmclk frequency","mclk frequency = 1/251 * hmclk frequency","mclk frequency = 1/252 * hmclk frequency","mclk frequency = 1/253 * hmclk frequency","mclk frequency = 1/254 * hmclk frequency","mclk frequency = 1/255 * hmclk frequency","mclk frequency = 1/256 * hmclk frequency","mclk frequency = 1/26 * hmclk frequency","mclk frequency = 1/27 * hmclk frequency","mclk frequency = 1/28 * hmclk frequency","mclk frequency = 1/29 * hmclk frequency","mclk frequency = 1/3 * hmclk frequency","mclk frequency = 1/30 * hmclk frequency","mclk frequency = 1/31 * hmclk frequency","mclk frequency = 1/32 * hmclk frequency","mclk frequency = 1/33 * hmclk frequency","mclk frequency = 1/34 * hmclk frequency","mclk frequency = 1/35 * hmclk frequency","mclk frequency = 1/36 * hmclk frequency","mclk frequency = 1/37 * hmclk frequency","mclk frequency = 1/38 * hmclk frequency","mclk frequency = 1/39 * hmclk frequency","mclk frequency = 1/4 * hmclk frequency","mclk frequency = 1/40 * hmclk frequency","mclk frequency = 1/41 * hmclk frequency","mclk frequency = 1/42 * hmclk frequency","mclk frequency = 1/43 * hmclk frequency","mclk frequency = 1/44 * hmclk frequency","mclk frequency = 1/45 * hmclk frequency","mclk frequency = 1/46 * hmclk frequency","mclk frequency = 1/47 * hmclk frequency","mclk frequency = 1/48 * hmclk frequency","mclk frequency = 1/49 * hmclk frequency","mclk frequency = 1/5 * hmclk frequency","mclk frequency = 1/50 * hmclk frequency","mclk frequency = 1/51 * hmclk frequency","mclk frequency = 1/52 * hmclk frequency","mclk frequency = 1/53 * hmclk frequency","mclk frequency = 1/54 * hmclk frequency","mclk frequency = 1/55 * hmclk frequency","mclk frequency = 1/56 * hmclk frequency","mclk frequency = 1/57 * hmclk frequency","mclk frequency = 1/58 * hmclk frequency","mclk frequency = 1/59 * hmclk frequency","mclk frequency = 1/6 * hmclk frequency","mclk frequency = 1/60 * hmclk frequency","mclk frequency = 1/61 * hmclk frequency","mclk frequency = 1/62 * hmclk frequency","mclk frequency = 1/63 * hmclk frequency","mclk frequency = 1/64 * hmclk frequency","mclk frequency = 1/65 * hmclk frequency","mclk frequency = 1/66 * hmclk frequency","mclk frequency = 1/67 * hmclk frequency","mclk frequency = 1/68 * hmclk frequency","mclk frequency = 1/69 * hmclk frequency","mclk frequency = 1/7 * hmclk frequency","mclk frequency = 1/70 * hmclk frequency","mclk frequency = 1/71 * hmclk frequency","mclk frequency = 1/72 * hmclk frequency","mclk frequency = 1/73 * hmclk frequency","mclk frequency = 1/74 * hmclk frequency","mclk frequency = 1/75 * hmclk frequency","mclk frequency = 1/76 * hmclk frequency","mclk frequency = 1/77 * hmclk frequency","mclk frequency = 1/78 * hmclk frequency","mclk frequency = 1/79 * hmclk frequency","mclk frequency = 1/8 * hmclk frequency","mclk frequency = 1/80 * hmclk frequency","mclk frequency = 1/81 * hmclk frequency","mclk frequency = 1/82 * hmclk frequency","mclk frequency = 1/83 * hmclk frequency","mclk frequency = 1/84 * hmclk frequency","mclk frequency = 1/85 * hmclk frequency","mclk frequency = 1/86 * hmclk frequency","mclk frequency = 1/87 * hmclk frequency","mclk frequency = 1/88 * hmclk frequency","mclk frequency = 1/89 * hmclk frequency","mclk frequency = 1/9 * hmclk frequency","mclk frequency = 1/90 * hmclk frequency","mclk frequency = 1/91 * hmclk frequency","mclk frequency = 1/92 * hmclk frequency","mclk frequency = 1/93 * hmclk frequency","mclk frequency = 1/94 * hmclk frequency","mclk frequency = 1/95 * hmclk frequency","mclk frequency = 1/96 * hmclk frequency","mclk frequency = 1/97 * hmclk frequency","mclk frequency = 1/98 * hmclk frequency","mclk frequency = 1/99 * hmclk frequency","","","","","","Disable MQS","Enable MQS","","","","","","32","64","","","","","","Exit software reset for MQS","Enable software reset for MQS","","","","","","timer counter work normally","reset counter and ouput flags","","","","","","timer counter work normally","reset counter and ouput flags","","","","","","timer counter work normally","reset counter and ouput flags","","","","","","timer counter work normally","reset counter and ouput flags","","","","","","disable automatically gate off RAM clock","enable automatically gate off RAM clock","This bit shows the status of axbs_l","Request to halt axbs_l","Select 128-bit dcp key from 256-bit key from snvs/ocotp","OCRAM2_CTL[3] - write address pipeline control bit","This field shows the OCRAM2 pipeline settings status, …","OCRAM_CTL[3] - write address pipeline control bit","This field shows the OCRAM pipeline settings status, …","Start address of flexspi1 and flexspi2","","","","","","End address of flexspi1 and flexspi2","","","","","","Offset address of flexspi1 and flexspi2","","","","","","Lock OCRAM2_TZ_ADDR field for changes","Lock OCRAM2_TZ_EN field for changes","OCRAM2 TrustZone (TZ) start address","OCRAM2 TrustZone (TZ) enable.","","","","","","Field is not locked","Field is locked (read access only)","","","","","","Field is not locked","Field is locked (read access only)","","","","","","","","","","","The TrustZone feature is disabled. Entire OCRAM2 space is …","The TrustZone feature is enabled. Access to address in the …","Boot Pin select in SIP_TEST_MUX","Enable SIP_TEST_MUX","","","","","","","","","","","SIP_TEST_MUX is disabled","SIP_TEST_MUX is enabled","","","","","","axbs_l is not halted","axbs_l is in halted status","","","","","","axbs_l normal run","request to halt axbs_l","","","","","","Select [127:0] from snvs/ocotp key as dcp key","Select [255:128] from snvs/ocotp key as dcp key","","","","","","","","","","","","","","","","","","","","","CAN1 stop acknowledge.","CAN1 stop request.","CAN2 stop acknowledge.","CAN2 stop request.","EDMA stop acknowledge. This is a status (read-only) bit","EDMA stop request.","ENET2 stop acknowledge.","ENET2 stop request.","ENET stop acknowledge.","ENET stop request.","FLEXIO1 stop acknowledge","FlexIO1 stop request.","FLEXIO2 stop acknowledge","FlexIO2 stop request.","On-platform FLEXIO3 stop acknowledge","On-platform flexio3 stop request.","FLEXSPI2 stop acknowledge","FlexSPI2 stop request.","FLEXSPI stop acknowledge","FlexSPI stop request.","PIT stop acknowledge","PIT stop request.","SAI1 stop acknowledge","SAI1 stop request.","SAI2 stop acknowledge","SAI2 stop request.","SAI3 stop acknowledge","SAI3 stop request.","SEMC stop acknowledge","SEMC stop request.","TRNG stop acknowledge","TRNG stop request.","","","","","","CAN1 stop acknowledge is not asserted","CAN1 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","CAN2 stop acknowledge is not asserted","CAN2 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","EDMA stop acknowledge is not asserted","EDMA stop acknowledge is asserted (EDMA is in STOP mode).","","","","","","stop request off","stop request on","","","","","","ENET2 stop acknowledge is not asserted","ENET2 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","ENET1 stop acknowledge is not asserted","ENET1 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","FLEXIO1 stop acknowledge is not asserted","FLEXIO1 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","FLEXIO2 stop acknowledge is not asserted","FLEXIO2 stop acknowledge is asserted (FLEXIO2 is in STOP …","","","","","","stop request off","stop request on","","","","","","FLEXIO3 stop acknowledge is not asserted","FLEXIO3 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","FLEXSPI2 stop acknowledge is not asserted","FLEXSPI2 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","FLEXSPI stop acknowledge is not asserted","FLEXSPI stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","PIT stop acknowledge is not asserted","PIT stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","SAI1 stop acknowledge is not asserted","SAI1 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","SAI2 stop acknowledge is not asserted","SAI2 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","SAI3 stop acknowledge is not asserted","SAI3 stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","SEMC stop acknowledge is not asserted","SEMC stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","TRNG stop acknowledge is not asserted","TRNG stop acknowledge is asserted","","","","","","stop request off","stop request on","ENET2 input timer event3 source select","ENET input timer event3 source select","GPT2 input capture channel 1 source select","GPT2 input capture channel 2 source select","GPT1 1 MHz clock source select","GPT2 1 MHz clock source select","WDOG1 Timeout Mask","WDOG2 Timeout Mask","","","","","","event3 source input from ENET2_1588_EVENT3_IN","event3 source input from GPT2.GPT_COMPARE2","","","","","","event3 source input from ENET_1588_EVENT3_IN","event3 source input from GPT2.GPT_COMPARE1","","","","","","source from GPT2_CAPTURE1","source from ENET_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 …","","","","","","source from GPT2_CAPTURE2","source from ENET2_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 …","","","","","","GPT1 ipg_clk_highfreq driven by IPG_PERCLK","GPT1 ipg_clk_highfreq driven by anatop 1 MHz clock","","","","","","GPT2 ipg_clk_highfreq driven by IPG_PERCLK","GPT2 ipg_clk_highfreq driven by anatop 1 MHz clock","","","","","","WDOG1 Timeout behaves normally","WDOG1 Timeout is masked","","","","","","WDOG2 Timeout behaves normally","WDOG2 Timeout is masked","IOMUXC XBAR_INOUT10 function direction select","IOMUXC XBAR_INOUT11 function direction select","IOMUXC XBAR_INOUT12 function direction select","IOMUXC XBAR_INOUT13 function direction select","IOMUXC XBAR_INOUT14 function direction select","IOMUXC XBAR_INOUT15 function direction select","IOMUXC XBAR_INOUT16 function direction select","IOMUXC XBAR_INOUT17 function direction select","IOMUXC XBAR_INOUT18 function direction select","IOMUXC XBAR_INOUT19 function direction select","IOMUXC XBAR_INOUT4 function direction select","IOMUXC XBAR_INOUT5 function direction select","IOMUXC XBAR_INOUT6 function direction select","IOMUXC XBAR_INOUT7 function direction select","IOMUXC XBAR_INOUT8 function direction select","IOMUXC XBAR_INOUT9 function direction select","QTIMER1 TMR0 input select","QTIMER1 TMR1 input select","QTIMER1 TMR2 input select","QTIMER1 TMR3 input select","QTIMER2 TMR0 input select","QTIMER2 TMR1 input select","QTIMER2 TMR2 input select","QTIMER2 TMR3 input select","QTIMER3 TMR0 input select","QTIMER3 TMR1 input select","QTIMER3 TMR2 input select","QTIMER3 TMR3 input select","QTIMER4 TMR0 input select","QTIMER4 TMR1 input select","QTIMER4 TMR2 input select","QTIMER4 TMR3 input select","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","XBAR_INOUT as input","XBAR_INOUT as output","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","","","","","","input from IOMUX","input from XBAR","LPI2C1 stop acknowledge","LPI2C1 stop request","LPI2C2 stop acknowledge","LPI2C2 stop request","LPI2C3 stop acknowledge","LPI2C3 stop request","LPI2C4 stop acknowledge","LPI2C4 stop request","LPSPI1 stop acknowledge","LPSPI1 stop request","LPSPI2 stop acknowledge","LPSPI2 stop request","LPSPI3 stop acknowledge","LPSPI3 stop request","LPSPI4 stop acknowledge","LPSPI4 stop request","LPUART1 stop acknowledge","LPUART1 stop request","LPUART1 stop acknowledge","LPUART1 stop request","LPUART3 stop acknowledge","LPUART3 stop request","LPUART4 stop acknowledge","LPUART4 stop request","LPUART5 stop acknowledge","LPUART5 stop request","LPUART6 stop acknowledge","LPUART6 stop request","LPUART7 stop acknowledge","LPUART7 stop request","LPUART8 stop acknowledge","LPUART8 stop request","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted (the module is in Stop mode)","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted","","","","","","stop request off","stop request on","","","","","","stop acknowledge is not asserted","stop acknowledge is asserted (the module is in Stop mode)","","","","","","stop request off","stop request on","LPI2C1 ipg_doze mode","LPI2C1 stop mode selection, cannot change when ipg_stop is …","LPI2C2 ipg_doze mode","LPI2C2 stop mode selection, cannot change when ipg_stop is …","LPI2C3 ipg_doze mode","LPI2C3 stop mode selection, cannot change when ipg_stop is …","LPI2C4 ipg_doze mode","LPI2C4 stop mode selection, cannot change when ipg_stop is …","LPSPI1 ipg_doze mode","LPSPI1 stop mode selection, cannot change when ipg_stop is …","LPSPI2 ipg_doze mode","LPSPI2 stop mode selection, cannot change when ipg_stop is …","LPSPI3 ipg_doze mode","LPSPI3 stop mode selection, cannot change when ipg_stop is …","LPSPI4 ipg_doze mode","LPSPI4 stop mode selection, cannot change when ipg_stop is …","LPUART1 ipg_doze mode","LPUART1 stop mode selection, cannot change when ipg_stop …","LPUART2 ipg_doze mode","LPUART2 stop mode selection, cannot change when ipg_stop …","LPUART3 ipg_doze mode","LPUART3 stop mode selection, cannot change when ipg_stop …","LPUART4 ipg_doze mode","LPUART4 stop mode selection, cannot change when ipg_stop …","LPUART5 ipg_doze mode","LPUART5 stop mode selection, cannot change when ipg_stop …","LPUART6 ipg_doze mode","LPUART6 stop mode selection, cannot change when ipg_stop …","LPUART7 ipg_doze mode","LPUART7 stop mode selection, cannot change when ipg_stop …","LPUART8 ipg_doze mode","LPUART8 stop mode selection, cannot change when ipg_stop …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","","","","","not in doze mode","in doze mode","","","","","","the module is functional in Stop mode","the module is NOT functional in Stop mode, when this bit …","","IOMUXC_SNVS","","IOMUXC_SNVS","SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register","SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register","SW_MUX_CTL_PAD_PMIC_STBY_REQ SW MUX Control Register","SW_MUX_CTL_PAD_PMIC_STBY_REQ SW MUX Control Register","SW_MUX_CTL_PAD_WAKEUP SW MUX Control Register","SW_MUX_CTL_PAD_WAKEUP SW MUX Control Register","SW_PAD_CTL_PAD_ONOFF SW PAD Control Register","SW_PAD_CTL_PAD_ONOFF SW PAD Control Register","SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register","SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register","SW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register","SW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register","SW_PAD_CTL_PAD_POR_B SW PAD Control Register","SW_PAD_CTL_PAD_POR_B SW PAD Control Register","SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register","SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register","SW_PAD_CTL_PAD_WAKEUP SW PAD Control Register","SW_PAD_CTL_PAD_WAKEUP SW PAD Control Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of …","Select mux mode: ALT5 mux port: GPIO5_IO01 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad PMIC_ON_REQ","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT0 mux port: CCM_PMIC_VSTBY_REQ of …","Select mux mode: ALT5 mux port: GPIO5_IO02 of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad PMIC_STBY_REQ","MUX Mode Select Field.","Software Input On Field.","","","","","","Select mux mode: ALT5 mux port: GPIO5_IO00 of instance: …","Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: …","","","","","","Input Path is determined by functionality","Force input path of pad WAKEUP","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","medium(100MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","medium(100MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","medium(100MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","medium(100MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","medium(100MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","Drive Strength Field","Hyst. Enable Field","Open Drain Enable Field","Pull / Keep Enable Field","Pull / Keep Select Field","Pull Up / Down Config. Field","Speed Field","Slew Rate Field","","","","","","output driver disabled;","R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)","R0/2","R0/3","R0/4","R0/5","R0/6","R0/7","","","","","","Hysteresis Disabled","Hysteresis Enabled","","","","","","Open Drain Disabled","Open Drain Enabled","","","","","","Pull/Keeper Disabled","Pull/Keeper Enabled","","","","","","Keeper","Pull","","","","","","100K Ohm Pull Down","47K Ohm Pull Up","100K Ohm Pull Up","22K Ohm Pull Up","","","","","","medium(100MHz)","","","","","","Slow Slew Rate","Fast Slew Rate","GPR0 General Purpose Register","GPR1 General Purpose Register","GPR2 General Purpose Register","GPR3 General Purpose Register","GPR3 General Purpose Register","","IOMUXC","","IOMUXC","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","DCDC_IN low voltage detect.","DCDC output over current alert","DCDC output over voltage alert","DCDC captured status clear","DCDC status OK","Set to enable LPSR mode.","POR_B pad control","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Keypad Data Direction Register","Keypad Data Direction Register","Keypad Control Register","Keypad Control Register","Keypad Data Register","Keypad Data Register","","KPP Registers","Keypad Status Register","Keypad Status Register","KPP Registers","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Keypad Column Data Direction Register","Keypad Row Data Direction","","","","","","COLn pin is configured as an input.","COLn pin is configured as an output.","","","","","","ROWn pin configured as an input.","ROWn pin configured as an output.","Keypad Column Strobe Open-Drain Enable","Keypad Row Enable","","","","","","Column strobe output is open drain.","Column strobe output is totem pole drive.","","","","","","Row is not included in the keypad key press detect.","Row is included in the keypad key press detect.","Keypad Column Data","Keypad Row Data","","","","","","","","","","","Keypad Key Depress Interrupt Enable","Key Depress Synchronizer Clear","Keypad Key Depress","Keypad Key Release","Keypad Release Interrupt Enable","Key Release Synchronizer Set","","","","","","No interrupt request is generated when KPKD is set.","An interrupt request is generated when KPKD is set.","","","","","","No effect","Set bits that clear the keypad depress synchronizer chain","","","","","","No key presses detected","A key has been depressed","","","","","","No key release detected","All keys have been released","","","","","","No interrupt request is generated when KPKR is set.","An interrupt request is generated when KPKR is set.","","","","","","No effect","Set bits which sets keypad release synchronizer chain","Bus Master Error Status Register","Bus Master Error Status Register","CRC Status Register","CRC Status Register","LCDIF General Control Register","LCDIF General Control Register","LCDIF General Control1 Register","LCDIF General Control1 Register","LCDIF General Control1 Register","LCDIF General Control1 Register","LCDIF General Control1 Register","LCDIF General Control1 Register","LCDIF General Control1 Register","LCDIF General Control1 Register","LCDIF General Control2 Register","LCDIF General Control2 Register","LCDIF General Control2 Register","LCDIF General Control2 Register","LCDIF General Control2 Register","LCDIF General Control2 Register","LCDIF General Control2 Register","LCDIF General Control2 Register","LCDIF General Control Register","LCDIF General Control Register","LCDIF General Control Register","LCDIF General Control Register","LCDIF General Control Register","LCDIF General Control Register","LCD Interface Current Buffer Address Register","LCD Interface Current Buffer Address Register","","","LCDIF Register Reference Index","Lookup Table Control Register.","Lookup Table Control Register.","Lookup Table Data Register.","Lookup Table Data Register.","Lookup Table Control Register.","Lookup Table Control Register.","Lookup Table Data Register.","Lookup Table Data Register.","Lookup Table Data Register.","Lookup Table Data Register.","LCD Interface Next Buffer Address Register","LCD Interface Next Buffer Address Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control0 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control1 Register","LCDIF Pigeon Mode Control2 Register","LCDIF Pigeon Mode Control2 Register","LCDIF Pigeon Mode Control2 Register","LCDIF Pigeon Mode Control2 Register","LCDIF Pigeon Mode Control2 Register","LCDIF Pigeon Mode Control2 Register","LCDIF Pigeon Mode Control2 Register","LCDIF Pigeon Mode Control2 Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","Panel Interface Signal Generator Register","LCDIF Register Reference Index","LCD Interface Status Register","LCD Interface Status Register","LCDIF Horizontal and Vertical Valid Data Count Register","LCDIF Horizontal and Vertical Valid Data Count Register","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register0","LCDIF VSYNC Mode and Dotclk Mode Control Register1","LCDIF VSYNC Mode and Dotclk Mode Control Register1","LCDIF VSYNC Mode and Dotclk Mode Control Register2","LCDIF VSYNC Mode and Dotclk Mode Control Register2","LCDIF VSYNC Mode and Dotclk Mode Control Register3","LCDIF VSYNC Mode and Dotclk Mode Control Register3","LCDIF VSYNC Mode and Dotclk Mode Control Register4","LCDIF VSYNC Mode and Dotclk Mode Control Register4","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Virtual address at which bus master error occurred.","","","","","","Calculated CRC value.","","","","","","When this bit is 0, it means that LCDIF will stop the …","This bit must be set to zero for normal operation","This field specifies how to swap the bytes after the data …","When this bit is 1 and WORD_LENGTH = 0, it implies that …","Used only when WORD_LENGTH = 2, i.e. 18-bit.","Used only when WORD_LENGTH = 3, i","Use this bit to determine the direction of shift of …","Set this bit to 1 to make the hardware go into the DOTCLK …","If this bit is set and LCDIF_MASTER bit is set, the LCDIF …","This field specifies how to swap the bytes fetched by the …","LCD Data bus transfer width.","Set this bit to make the LCDIF act as a bus master","When this bit is set by software, the LCDIF will begin …","This bit must be set to zero to enable normal operation of …","The data to be transmitted is shifted left or right by …","Input data format.","This bit is set to indicate that an interrupt is requested …","This bit is set to enable bus master error interrupt in …","This bitfield is used to show which data bytes in a 32-bit …","This bit is CS0/CS1 valid select signals","This bit is set to indicate that an interrupt is requested …","This bit is set to 1 enable an interrupt every time the …","Set this bit to clear all the data in the latency FIFO …","Command Mode MIPI image data select bit","Set this bit if it is required that the LCDIF block …","If this bit is set, the LCDIF block will assert the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an overflow interrupt in the …","Set this bit to enable the LCDIF block to recover in the …","The default is to grab the odd lines first and then the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an underflow interrupt in the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an interrupt every time the …","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","This bit is set to indicate that an interrupt is requested …","This bit is set to enable bus master error interrupt in …","This bitfield is used to show which data bytes in a 32-bit …","This bit is CS0/CS1 valid select signals","This bit is set to indicate that an interrupt is requested …","This bit is set to 1 enable an interrupt every time the …","Set this bit to clear all the data in the latency FIFO …","Command Mode MIPI image data select bit","Set this bit if it is required that the LCDIF block …","If this bit is set, the LCDIF block will assert the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an overflow interrupt in the …","Set this bit to enable the LCDIF block to recover in the …","The default is to grab the odd lines first and then the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an underflow interrupt in the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an interrupt every time the …","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","This bit is set to indicate that an interrupt is requested …","This bit is set to enable bus master error interrupt in …","This bitfield is used to show which data bytes in a 32-bit …","This bit is CS0/CS1 valid select signals","This bit is set to indicate that an interrupt is requested …","This bit is set to 1 enable an interrupt every time the …","Set this bit to clear all the data in the latency FIFO …","Command Mode MIPI image data select bit","Set this bit if it is required that the LCDIF block …","If this bit is set, the LCDIF block will assert the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an overflow interrupt in the …","Set this bit to enable the LCDIF block to recover in the …","The default is to grab the odd lines first and then the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an underflow interrupt in the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an interrupt every time the …","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","This bit is set to indicate that an interrupt is requested …","This bit is set to enable bus master error interrupt in …","This bitfield is used to show which data bytes in a 32-bit …","This bit is CS0/CS1 valid select signals","This bit is set to indicate that an interrupt is requested …","This bit is set to 1 enable an interrupt every time the …","Set this bit to clear all the data in the latency FIFO …","Command Mode MIPI image data select bit","Set this bit if it is required that the LCDIF block …","If this bit is set, the LCDIF block will assert the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an overflow interrupt in the …","Set this bit to enable the LCDIF block to recover in the …","The default is to grab the odd lines first and then the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an underflow interrupt in the …","This bit is set to indicate that an interrupt is requested …","This bit is set to enable an interrupt every time the …","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","","","","","","No Interrupt Request Pending.","Interrupt Request Pending.","","","","","","By default, when the LCDIF is in the bus master mode, it …","This field determines the order of the RGB components of …","This field determines the order of the RGB components of …","This bitfield indicates the maximum number of outstanding …","","","","","","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","By default, when the LCDIF is in the bus master mode, it …","This field determines the order of the RGB components of …","This field determines the order of the RGB components of …","This bitfield indicates the maximum number of outstanding …","","","","","","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","By default, when the LCDIF is in the bus master mode, it …","This field determines the order of the RGB components of …","This field determines the order of the RGB components of …","This bitfield indicates the maximum number of outstanding …","","","","","","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","By default, when the LCDIF is in the bus master mode, it …","This field determines the order of the RGB components of …","This field determines the order of the RGB components of …","This bitfield indicates the maximum number of outstanding …","","","","","","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","BGR","BRG","GBR","GRB","RBG","RGB","","","","","","REQ_1","REQ_16","REQ_2","REQ_4","REQ_8","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","","","","","","Data input to the block is in 18 bpp format, such that …","Data input to the block is in 18 bpp format, such that …","","","","","","Data input to the block is in 24 bpp format, such that all …","Data input to the block is actually RGB 18 bpp, but there …","","","","","","Data to be transmitted is shifted LEFT by SHIFT_NUM_BITS …","Data to be transmitted is shifted RIGHT by SHIFT_NUM_BITS …","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","16-bit data bus mode.","18-bit data bus mode.","24-bit data bus mode.","8-bit data bus mode.","","","","","","","","","","","","","","","","","","","","","","","","","","Input data is 16 bits per pixel.","Input data is 18 bits per pixel.","Input data is 24 bits per pixel.","Input data is 8 bits wide.","When this bit is 0, it means that LCDIF will stop the …","This bit must be set to zero for normal operation","This field specifies how to swap the bytes after the data …","When this bit is 1 and WORD_LENGTH = 0, it implies that …","Used only when WORD_LENGTH = 2, i.e. 18-bit.","Used only when WORD_LENGTH = 3, i","Use this bit to determine the direction of shift of …","Set this bit to 1 to make the hardware go into the DOTCLK …","If this bit is set and LCDIF_MASTER bit is set, the LCDIF …","This field specifies how to swap the bytes fetched by the …","LCD Data bus transfer width.","Set this bit to make the LCDIF act as a bus master","When this bit is set by software, the LCDIF will begin …","This bit must be set to zero to enable normal operation of …","The data to be transmitted is shifted left or right by …","Input data format.","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","","","","","","Data input to the block is in 18 bpp format, such that …","Data input to the block is in 18 bpp format, such that …","","","","","","Data input to the block is in 24 bpp format, such that all …","Data input to the block is actually RGB 18 bpp, but there …","","","","","","Data to be transmitted is shifted LEFT by SHIFT_NUM_BITS …","Data to be transmitted is shifted RIGHT by SHIFT_NUM_BITS …","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","16-bit data bus mode.","18-bit data bus mode.","24-bit data bus mode.","8-bit data bus mode.","","","","","","","","","","","","","","","","","","","","","","","","","","Input data is 16 bits per pixel.","Input data is 18 bits per pixel.","Input data is 24 bits per pixel.","Input data is 8 bits wide.","When this bit is 0, it means that LCDIF will stop the …","This bit must be set to zero for normal operation","This field specifies how to swap the bytes after the data …","When this bit is 1 and WORD_LENGTH = 0, it implies that …","Used only when WORD_LENGTH = 2, i.e. 18-bit.","Used only when WORD_LENGTH = 3, i","Use this bit to determine the direction of shift of …","Set this bit to 1 to make the hardware go into the DOTCLK …","If this bit is set and LCDIF_MASTER bit is set, the LCDIF …","This field specifies how to swap the bytes fetched by the …","LCD Data bus transfer width.","Set this bit to make the LCDIF act as a bus master","When this bit is set by software, the LCDIF will begin …","This bit must be set to zero to enable normal operation of …","The data to be transmitted is shifted left or right by …","Input data format.","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","","","","","","Data input to the block is in 18 bpp format, such that …","Data input to the block is in 18 bpp format, such that …","","","","","","Data input to the block is in 24 bpp format, such that all …","Data input to the block is actually RGB 18 bpp, but there …","","","","","","Data to be transmitted is shifted LEFT by SHIFT_NUM_BITS …","Data to be transmitted is shifted RIGHT by SHIFT_NUM_BITS …","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","16-bit data bus mode.","18-bit data bus mode.","24-bit data bus mode.","8-bit data bus mode.","","","","","","","","","","","","","","","","","","","","","","","","","","Input data is 16 bits per pixel.","Input data is 18 bits per pixel.","Input data is 24 bits per pixel.","Input data is 8 bits wide.","When this bit is 0, it means that LCDIF will stop the …","This bit must be set to zero for normal operation","This field specifies how to swap the bytes after the data …","When this bit is 1 and WORD_LENGTH = 0, it implies that …","Used only when WORD_LENGTH = 2, i.e. 18-bit.","Used only when WORD_LENGTH = 3, i","Use this bit to determine the direction of shift of …","Set this bit to 1 to make the hardware go into the DOTCLK …","If this bit is set and LCDIF_MASTER bit is set, the LCDIF …","This field specifies how to swap the bytes fetched by the …","LCD Data bus transfer width.","Set this bit to make the LCDIF act as a bus master","When this bit is set by software, the LCDIF will begin …","This bit must be set to zero to enable normal operation of …","The data to be transmitted is shifted left or right by …","Input data format.","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","","","","","","Data input to the block is in 18 bpp format, such that …","Data input to the block is in 18 bpp format, such that …","","","","","","Data input to the block is in 24 bpp format, such that all …","Data input to the block is actually RGB 18 bpp, but there …","","","","","","Data to be transmitted is shifted LEFT by SHIFT_NUM_BITS …","Data to be transmitted is shifted RIGHT by SHIFT_NUM_BITS …","","","","","","","","","","","","","","","","Big Endian swap (swap bytes 0,3 and 1,2).","Swap bytes within each half-word.","Swap half-words.","No byte swapping.(Little endian)","","","","","","16-bit data bus mode.","18-bit data bus mode.","24-bit data bus mode.","8-bit data bus mode.","","","","","","","","","","","","","","","","","","","","","","","","","","Input data is 16 bits per pixel.","Input data is 18 bits per pixel.","Input data is 24 bits per pixel.","Input data is 8 bits wide.","Address of the current frame being transmitted by LCDIF.","","","","","","LUT indexed address pointer","","","","","","Writing this field will load 4 bytes, aligned to four byte …","","","","","","LUT indexed address pointer","","","","","","Writing this field will load 4 bytes, aligned to four byte …","","","","","","Setting this bit will bypass the LUT memory resource …","","","","","","Address of the next frame that will be transmitted by …","","","","","","Period of line counter during FD phase","Period of pclk counter during LD phase","","","","","","","","","","","Period of line counter during FD phase","Period of pclk counter during LD phase","","","","","","","","","","","Period of line counter during FD phase","Period of pclk counter during LD phase","","","","","","","","","","","Period of line counter during FD phase","Period of pclk counter during LD phase","","","","","","","","","","","Max cycles of frame counter","Period of frame counter","","","","","","","","","","","Max cycles of frame counter","Period of frame counter","","","","","","","","","","","Max cycles of frame counter","Period of frame counter","","","","","","","","","","","Max cycles of frame counter","Period of frame counter","","","","","","","","","","","Pigeon mode dot clock gate enable","Pigeon mode data enable","","","","","","","","","","","Pigeon mode dot clock gate enable","Pigeon mode data enable","","","","","","","","","","","Pigeon mode dot clock gate enable","Pigeon mode data enable","","","","","","","","","","","Pigeon mode dot clock gate enable","Pigeon mode data enable","","","","","","","","","","","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Enable pigeon Mode on this signal","Event to incrment local counter","When the global counter selected through MASK_CNT_SEL …","select global counters as mask condition, use together …","offset on pclk unit","Polarity of signal output","state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any …","","","","","","","","","","","Frame start pulse","Line start pulse","pclk","Use another signal as tick event","","","","","","","","","","","frame counter","frame cycle","horizontal counter (pclk counter within one line )","pclk counter within one hscan state","pclk cycle within one hscan state","vertical counter (line counter within one frame)","line counter within one vscan state","line cycle within one vscan state","","","","","","","","","","","Normal Signal (Active high)","Inverted signal (Active low)","","","","","","FRAME BEGIN","FRAME DATA","FRAME END","FRAME SYNC","LINE BEGIN","LINE DATA","LINE END","LINE SYNC","Deassert signal output when counter match this value","Assert signal output when counter match this value","","","","","","Keep active until mask off","","","","","","Start as active","Select another signal for logic operation or as mask or …","Logic operation with another signal: DIS/AND/OR/COND","","","","","","Keep active until mask off","","","","","","sigout = sig_another AND this_sig","No logic operation","mask = sig_another AND other_masks","sigout = sig_another OR this_sig","Reflects the current state of the DMA Request line for the …","Read only view of the current count in Latency buffer …","Read only view of the signals that indicates LCD LFIFO is …","Read only view of the signals that indicates LCD LFIFO is …","0: LCDIF not present on this product 1: LCDIF is present.","Read only view of the signals that indicates LCD TXFIFO is …","Read only view of the signals that indicates LCD TXFIFO is …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Total valid data (pixels) in each horizontal line","Number of horizontal lines per frame which contain valid …","","","","","","","","","","","Default is data launched at negative edge of DOTCLK and …","Default 0 active low during valid data transfer on each …","Setting this bit to 1 will make the hardware generate the …","Setting this bit to 1 will make the total VSYNC period …","When this bit is 0, the first field (VSYNC period) will …","Default 0 active low during HSYNC_PULSE_WIDTH time and …","Default 0 for counting VSYNC_PERIOD in terms of DISPLAY …","Default 0 active low during VSYNC_PULSE_WIDTH time and …","Number of units for which VSYNC signal is active","Default 0 for counting VSYNC_PULSE_WIDTH in terms of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Default is data launched at negative edge of DOTCLK and …","Default 0 active low during valid data transfer on each …","Setting this bit to 1 will make the hardware generate the …","Setting this bit to 1 will make the total VSYNC period …","When this bit is 0, the first field (VSYNC period) will …","Default 0 active low during HSYNC_PULSE_WIDTH time and …","Default 0 for counting VSYNC_PERIOD in terms of DISPLAY …","Default 0 active low during VSYNC_PULSE_WIDTH time and …","Number of units for which VSYNC signal is active","Default 0 for counting VSYNC_PULSE_WIDTH in terms of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Default is data launched at negative edge of DOTCLK and …","Default 0 active low during valid data transfer on each …","Setting this bit to 1 will make the hardware generate the …","Setting this bit to 1 will make the total VSYNC period …","When this bit is 0, the first field (VSYNC period) will …","Default 0 active low during HSYNC_PULSE_WIDTH time and …","Default 0 for counting VSYNC_PERIOD in terms of DISPLAY …","Default 0 active low during VSYNC_PULSE_WIDTH time and …","Number of units for which VSYNC signal is active","Default 0 for counting VSYNC_PULSE_WIDTH in terms of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Default is data launched at negative edge of DOTCLK and …","Default 0 active low during valid data transfer on each …","Setting this bit to 1 will make the hardware generate the …","Setting this bit to 1 will make the total VSYNC period …","When this bit is 0, the first field (VSYNC period) will …","Default 0 active low during HSYNC_PULSE_WIDTH time and …","Default 0 for counting VSYNC_PERIOD in terms of DISPLAY …","Default 0 active low during VSYNC_PULSE_WIDTH time and …","Number of units for which VSYNC signal is active","Default 0 for counting VSYNC_PULSE_WIDTH in terms of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Total number of units between two positive or two negative …","","","","","","Total number of DISPLAY CLOCK (pix_clk) cycles between two …","Number of DISPLAY CLOCK (pix_clk) cycles for which HSYNC …","","","","","","","","","","","In the DOTCLK mode, wait for this number of clocks from …","When this bit is set, the LCDIF block will internally mux …","In the VSYNC interface mode, wait for this number of …","This bit must be set to 1 in the VSYNC mode of operation, …","","","","","","","","","","","","","","","","","","","","","This bitfield selects the amount of time by which the …","Total number of DISPLAY CLOCK (pix_clk) cycles on each …","Set this field to 1 if the LCD controller requires that …","","","","","","","","","","","","","","","","","","LPI2C","","LPI2C","","LPI2C","","LPI2C","Master Clock Configuration Register 0","Master Clock Configuration Register 0","Master Clock Configuration Register 1","Master Clock Configuration Register 1","Master Configuration Register 0","Master Configuration Register 0","Master Configuration Register 1","Master Configuration Register 1","Master Configuration Register 2","Master Configuration Register 2","Master Configuration Register 3","Master Configuration Register 3","Master Control Register","Master Control Register","Master DMA Enable Register","Master DMA Enable Register","Master Data Match Register","Master Data Match Register","Master FIFO Control Register","Master FIFO Control Register","Master FIFO Status Register","Master FIFO Status Register","Master Interrupt Enable Register","Master Interrupt Enable Register","Master Receive Data Register","Master Receive Data Register","Master Status Register","Master Status Register","Master Transmit Data Register","Master Transmit Data Register","Parameter Register","Parameter Register","LPI2C","Slave Address Match Register","Slave Address Match Register","Slave Address Status Register","Slave Address Status Register","Slave Configuration Register 1","Slave Configuration Register 1","Slave Configuration Register 2","Slave Configuration Register 2","Slave Control Register","Slave Control Register","Slave DMA Enable Register","Slave DMA Enable Register","Slave Interrupt Enable Register","Slave Interrupt Enable Register","Slave Receive Data Register","Slave Receive Data Register","Slave Status Register","Slave Status Register","Slave Transmit ACK Register","Slave Transmit ACK Register","Slave Transmit Data Register","Slave Transmit Data Register","Version ID Register","Version ID Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Clock High Period","Clock Low Period","Data Valid Delay","Setup Hold Delay","","","","","","","","","","","","","","","","","","","","","Clock High Period","Clock Low Period","Data Valid Delay","Setup Hold Delay","","","","","","","","","","","","","","","","","","","","","Circular FIFO Enable","Host Request Enable","Host Request Polarity","Host Request Select","Receive Data Match Only","","","","","","Circular FIFO is disabled","Circular FIFO is enabled","","","","","","Host request input is disabled","Host request input is enabled","","","","","","Active low","Active high","","","","","","Host request input is pin HREQ","Host request input is input trigger","","","","","","Received data is stored in the receive FIFO","Received data is discarded unless the the Data Match Flag …","Automatic STOP Generation","IGNACK","Match Configuration","Pin Configuration","Prescaler","Timeout Configuration","","","","","","No effect","STOP condition is automatically generated whenever the …","","","","","","LPI2C Master will receive ACK and NACK normally","LPI2C Master will treat a received NACK as if it (NACK) …","","","","","","Match is disabled","Match is enabled (1st data word equals MATCH0 OR MATCH1)","Match is enabled (any data word equals MATCH0 OR MATCH1)","Match is enabled (1st data word equals MATCH0 AND 2nd data …","Match is enabled (any data word equals MATCH0 AND next …","Match is enabled (1st data word AND MATCH1 equals MATCH0 …","Match is enabled (any data word AND MATCH1 equals MATCH0 …","","","","","","2-pin open drain mode","2-pin output only mode (ultra-fast mode)","2-pin push-pull mode","4-pin push-pull mode","2-pin open drain mode with separate LPI2C slave","2-pin output only mode (ultra-fast mode) with separate …","2-pin push-pull mode with separate LPI2C slave","4-pin push-pull mode (inverted outputs)","","","","","","Divide by 1","Divide by 2","Divide by 4","Divide by 8","Divide by 16","Divide by 32","Divide by 64","Divide by 128","","","","","","Pin Low Timeout Flag will set if SCL is low for longer …","Pin Low Timeout Flag will set if either SCL or SDA is low …","Bus Idle Timeout","Glitch Filter SCL","Glitch Filter SDA","","","","","","","","","","","","","","","","Pin Low Timeout","","","","","","Debug Enable","Doze mode enable","Master Enable","Reset Receive FIFO","Software Reset","Reset Transmit FIFO","","","","","","Master is disabled in debug mode","Master is enabled in debug mode","","","","","","Master is enabled in Doze mode","Master is disabled in Doze mode","","","","","","Master logic is disabled","Master logic is enabled","","","","","","No effect","Receive FIFO is reset","","","","","","Master logic is not reset","Master logic is reset","","","","","","No effect","Transmit FIFO is reset","Receive Data DMA Enable","Transmit Data DMA Enable","","","","","","DMA request is disabled","DMA request is enabled","","","","","","DMA request is disabled","DMA request is enabled","Match 0 Value","Match 1 Value","","","","","","","","","","","Receive FIFO Watermark","Transmit FIFO Watermark","","","","","","","","","","","Receive FIFO Count","Transmit FIFO Count","","","","","","","","","","","Arbitration Lost Interrupt Enable","Data Match Interrupt Enable","End Packet Interrupt Enable","FIFO Error Interrupt Enable","NACK Detect Interrupt Enable","Pin Low Timeout Interrupt Enable","Receive Data Interrupt Enable","STOP Detect Interrupt Enable","Transmit Data Interrupt Enable","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Enabled","Disabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","Receive Data","RX Empty","","","","","","","","","","","Receive FIFO is not empty","Receive FIFO is empty","Arbitration Lost Flag","Bus Busy Flag","Data Match Flag","End Packet Flag","FIFO Error Flag","Master Busy Flag","NACK Detect Flag","Pin Low Timeout Flag","Receive Data Flag","STOP Detect Flag","Transmit Data Flag","","","","","","Master has not lost arbitration","Master has lost arbitration","","","","","","I2C Bus is idle","I2C Bus is busy","","","","","","Have not received matching data","Have received matching data","","","","","","Master has not generated a STOP or Repeated START condition","Master has generated a STOP or Repeated START condition","","","","","","No error","Master sending or receiving data without a START condition","","","","","","I2C Master is idle","I2C Master is busy","","","","","","Unexpected NACK was not detected","Unexpected NACK was detected","","","","","","Pin low timeout has not occurred or is disabled","Pin low timeout has occurred","","","","","","Receive Data is not ready","Receive data is ready","","","","","","Master has not generated a STOP condition","Master has generated a STOP condition","","","","","","Transmit data is not requested","Transmit data is requested","Command Data","Transmit Data","","","","","","Transmit DATA[7:0]","Receive (DATA[7:0] + 1) bytes","Generate STOP condition","Receive and discard (DATA[7:0] + 1) bytes","Generate (repeated) START and transmit address in DATA[7:0]","Generate (repeated) START and transmit address in DATA[7:0…","Generate (repeated) START and transmit address in DATA[7:0…","Generate (repeated) START and transmit address in DATA[7:0…","","","","","","Master Receive FIFO Size","Master Transmit FIFO Size","","","","","","","","","","","Address 0 Value","Address 1 Value","","","","","","","","","","","Address Not Valid","Received Address","","","","","","Received Address (RADDR) is valid","Received Address (RADDR) is not valid","","","","","","ACK SCL Stall","Address Configuration","Address SCL Stall","General Call Enable","High Speed Mode Enable","Ignore NACK","Receive Data Configuration","RX SCL Stall","SMBus Alert Enable","Transmit Flag Configuration","TX Data SCL Stall","","","","","","Clock stretching is disabled","Clock stretching is enabled","","","","","","Address match 0 (7-bit)","Address match 0 (10-bit)","Address match 0 (7-bit) or Address match 1 (7-bit)","Address match 0 (10-bit) or Address match 1 (10-bit)","Address match 0 (7-bit) or Address match 1 (10-bit)","Address match 0 (10-bit) or Address match 1 (7-bit)","From Address match 0 (7-bit) to Address match 1 (7-bit)","From Address match 0 (10-bit) to Address match 1 (10-bit)","","","","","","Clock stretching is disabled","Clock stretching is enabled","","","","","","General Call address is disabled","General Call address is enabled","","","","","","Disables detection of HS-mode master code","Enables detection of HS-mode master code","","","","","","Slave will end transfer when NACK is detected","Slave will not end transfer when NACK detected","","","","","","Reading the Receive Data register will return received …","Reading the Receive Data register when the Address Valid …","","","","","","Clock stretching is disabled","Clock stretching is enabled","","","","","","Disables match on SMBus Alert","Enables match on SMBus Alert","","","","","","Transmit Data Flag will only assert during a …","Transmit Data Flag will assert whenever the Transmit Data …","","","","","","Clock stretching is disabled","Clock stretching is enabled","Clock Hold Time","Data Valid Delay","Glitch Filter SCL","Glitch Filter SDA","","","","","","","","","","","","","","","","","","","","","Filter Doze Enable","Filter Enable","Reset Receive FIFO","Software Reset","Reset Transmit FIFO","Slave Enable","","","","","","Filter remains enabled in Doze mode","Filter is disabled in Doze mode","","","","","","Disable digital filter and output delay counter for slave …","Enable digital filter and output delay counter for slave …","","","","","","No effect","Receive Data Register is now empty","","","","","","Slave mode logic is not reset","Slave mode logic is reset","","","","","","No effect","Transmit Data Register is now empty","","","","","","I2C Slave mode is disabled","I2C Slave mode is enabled","Address Valid DMA Enable","Receive Data DMA Enable","Transmit Data DMA Enable","","","","","","DMA request is disabled","DMA request is enabled","","","","","","DMA request is disabled","DMA request is enabled","","","","","","DMA request is disabled","DMA request is enabled","Address Match 0 Interrupt Enable","Address Match 1 Interrupt Enable","Address Valid Interrupt Enable","Bit Error Interrupt Enable","FIFO Error Interrupt Enable","General Call Interrupt Enable","Receive Data Interrupt Enable","Repeated Start Interrupt Enable","SMBus Alert Response Interrupt Enable","STOP Detect Interrupt Enable","Transmit ACK Interrupt Enable","Transmit Data Interrupt Enable","","","","","","Enabled","Disabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","Receive Data","RX Empty","Start Of Frame","","","","","","","","","","","The Receive Data Register is not empty","The Receive Data Register is empty","","","","","","Indicates this is not the first data word since a …","Indicates this is the first data word since a (repeated) …","Address Match 0 Flag","Address Match 1 Flag","Address Valid Flag","Bus Busy Flag","Bit Error Flag","FIFO Error Flag","General Call Flag","Receive Data Flag","Repeated Start Flag","SMBus Alert Response Flag","Slave Busy Flag","STOP Detect Flag","Transmit ACK Flag","Transmit Data Flag","","","","","","Have not received an ADDR0 matching address","Have received an ADDR0 matching address","","","","","","Have not received an ADDR1 or ADDR0/ADDR1 range matching …","Have received an ADDR1 or ADDR0/ADDR1 range matching …","","","","","","Address Status Register is not valid","Address Status Register is valid","","","","","","I2C Bus is idle","I2C Bus is busy","","","","","","Slave has not detected a bit error","Slave has detected a bit error","","","","","","FIFO underflow or overflow was not detected","FIFO underflow or overflow was detected","","","","","","Slave has not detected the General Call Address or the …","Slave has detected the General Call Address","","","","","","Receive data is not ready","Receive data is ready","","","","","","Slave has not detected a Repeated START condition","Slave has detected a Repeated START condition","","","","","","SMBus Alert Response is disabled or not detected","SMBus Alert Response is enabled and detected","","","","","","I2C Slave is idle","I2C Slave is busy","","","","","","Slave has not detected a STOP condition","Slave has detected a STOP condition","","","","","","Transmit ACK/NACK is not required","Transmit ACK/NACK is required","","","","","","Transmit data not requested","Transmit data is requested","Transmit NACK","","","","","","Write a Transmit ACK for each received word","Write a Transmit NACK for each received word","Transmit Data","","","","","","Feature Specification Number","Major Version Number","Minor Version Number","","","","","","Master only, with standard feature set","Master and slave, with standard feature set","","","","","","","","","","","Clock Configuration Register","Clock Configuration Register","Configuration Register 0","Configuration Register 0","Configuration Register 1","Configuration Register 1","Control Register","Control Register","DMA Enable Register","DMA Enable Register","Data Match Register 0","Data Match Register 0","Data Match Register 1","Data Match Register 1","FIFO Control Register","FIFO Control Register","FIFO Status Register","FIFO Status Register","Interrupt Enable Register","Interrupt Enable Register","","","LPSPI","","LPSPI","","LPSPI","","LPSPI","Parameter Register","Parameter Register","Receive Data Register","Receive Data Register","Receive Status Register","Receive Status Register","LPSPI","Status Register","Status Register","Transmit Command Register","Transmit Command Register","Transmit Data Register","Transmit Data Register","Version ID Register","Version ID Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Delay Between Transfers","PCS-to-SCK Delay","SCK Divider","SCK-to-PCS Delay","","","","","","","","","","","","","","","","","","","","","Circular FIFO Enable","Host Request Enable","Host Request Polarity","Host Request Select","Receive Data Match Only","","","","","","Circular FIFO is disabled","Circular FIFO is enabled","","","","","","","","","","","","","","","","","","","","","Received data is stored in the receive FIFO as in normal …","Received data is discarded unless the Data Match Flag …","Automatic PCS","Master Mode","Match Configuration","No Stall","Output Config","Peripheral Chip Select Configuration","Peripheral Chip Select Polarity","Pin Configuration","Sample Point","","","","","","Automatic PCS generation is disabled","Automatic PCS generation is enabled","","","","","","Slave mode","Master mode","","","","","","Match is disabled","010b - Match is enabled, if 1st data word equals MATCH0 OR …","011b - Match is enabled, if any data word equals MATCH0 OR …","100b - Match is enabled, if 1st data word equals MATCH0 …","101b - Match is enabled, if any data word equals MATCH0 …","110b - Match is enabled, if (1st data word AND MATCH1) …","111b - Match is enabled, if (any data word AND MATCH1) …","","","","","","Transfers will stall when the transmit FIFO is empty or …","Transfers will not stall, allowing transmit FIFO underruns …","","","","","","Output data retains last value when chip select is negated","Output data is tristated when chip select is negated","","","","","","PCS[3:2] are enabled","PCS[3:2] are disabled","","","","","","","","","","","SIN is used for input data and SOUT is used for output data","SIN is used for both input and output data","SOUT is used for both input and output data","SOUT is used for input data and SIN is used for output data","","","","","","Input data is sampled on SCK edge","Input data is sampled on delayed SCK edge","Debug Enable","Doze Mode Enable","Module Enable","Reset Receive FIFO","Software Reset","Reset Transmit FIFO","","","","","","LPSPI module is disabled in debug mode","LPSPI module is enabled in debug mode","","","","","","LPSPI module is enabled in Doze mode","LPSPI module is disabled in Doze mode","","","","","","Module is disabled","Module is enabled","","","","","","No effect","Receive FIFO is reset","","","","","","Module is not reset","Module is reset","","","","","","No effect","Transmit FIFO is reset","Receive Data DMA Enable","Transmit Data DMA Enable","","","","","","DMA request is disabled","DMA request is enabled","","","","","","DMA request is disabled","DMA request is enabled","Match 0 Value","","","","","","Match 1 Value","","","","","","Receive FIFO Watermark","Transmit FIFO Watermark","","","","","","","","","","","Receive FIFO Count","Transmit FIFO Count","","","","","","","","","","","Data Match Interrupt Enable","Frame Complete Interrupt Enable","Receive Data Interrupt Enable","Receive Error Interrupt Enable","Transfer Complete Interrupt Enable","Transmit Data Interrupt Enable","Transmit Error Interrupt Enable","Word Complete Interrupt Enable","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","","","","","","Disabled","Enabled","PCS Number","Receive FIFO Size","Transmit FIFO Size","","","","","","","","","","","","","","","","Receive Data","","","","","","RX FIFO Empty","Start Of Frame","","","","","","RX FIFO is not empty","RX FIFO is empty","","","","","","Subsequent data word received after LPSPI_PCS assertion","First data word received after LPSPI_PCS assertion","Data Match Flag","Frame Complete Flag","Module Busy Flag","Receive Data Flag","Receive Error Flag","Transfer Complete Flag","Transmit Data Flag","Transmit Error Flag","Word Complete Flag","","","","","","Have not received matching data","Have received matching data","","","","","","Frame transfer has not completed","Frame transfer has completed","","","","","","LPSPI is idle","LPSPI is busy","","","","","","Receive Data is not ready","Receive data is ready","","","","","","Receive FIFO has not overflowed","Receive FIFO has overflowed","","","","","","All transfers have not completed","All transfers have completed","","","","","","Transmit data not requested","Transmit data is requested","","","","","","Transmit FIFO underrun has not occurred","Transmit FIFO underrun has occurred","","","","","","Transfer of a received word has not yet completed","Transfer of a received word has completed","Byte Swap","Continuous Transfer","Continuing Command","Clock Phase","Clock Polarity","Frame Size","LSB First","Peripheral Chip Select","Prescaler Value","Receive Data Mask","Transmit Data Mask","Transfer Width","","","","","","Byte swap is disabled","Byte swap is enabled","","","","","","Continuous transfer is disabled","Continuous transfer is enabled","","","","","","Command word for start of new transfer","Command word for continuing transfer","","","","","","Data is captured on the leading edge of SCK and changed on …","Data is changed on the leading edge of SCK and captured on …","","","","","","The inactive state value of SCK is low","The inactive state value of SCK is high","","","","","","","","","","","Data is transferred MSB first","Data is transferred LSB first","","","","","","Transfer using LPSPI_PCS[0]","Transfer using LPSPI_PCS[1]","Transfer using LPSPI_PCS[2]","Transfer using LPSPI_PCS[3]","","","","","","Divide by 1","Divide by 2","Divide by 4","Divide by 8","Divide by 16","Divide by 32","Divide by 64","Divide by 128","","","","","","Normal transfer","Receive data is masked","","","","","","Normal transfer","Mask transmit data","","","","","","1 bit transfer","2 bit transfer","4 bit transfer","Transmit Data","","","","","","Module Identification Number","Major Version Number","Minor Version Number","","","","","","Standard feature set supporting a 32-bit shift register.","","","","","","","","","","","LPUART Baud Rate Register","LPUART Baud Rate Register","LPUART Control Register","LPUART Control Register","LPUART Data Register","LPUART Data Register","LPUART FIFO Register","LPUART FIFO Register","LPUART Global Register","LPUART Global Register","","","LPUART","","LPUART","","LPUART","","LPUART","","LPUART","","LPUART","","LPUART","","LPUART","LPUART Match Address Register","LPUART Match Address Register","LPUART Modem IrDA Register","LPUART Modem IrDA Register","Parameter Register","Parameter Register","LPUART Pin Configuration Register","LPUART Pin Configuration Register","LPUART","LPUART Status Register","LPUART Status Register","Version ID Register","Version ID Register","LPUART Watermark Register","LPUART Watermark Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Both Edge Sampling","LIN Break Detect Interrupt Enable","10-bit Mode select","Match Address Mode Enable 1","Match Address Mode Enable 2","Match Configuration","Oversampling Ratio","Receiver Full DMA Enable","Resynchronization Disable","Receiver Idle DMA Enable","RX Input Active Edge Interrupt Enable","Stop Bit Number Select","Baud Rate Modulo Divisor.","Transmitter DMA Enable","","","","","","Receiver samples input data using the rising edge of the …","Receiver samples input data using the rising and falling …","","","","","","Hardware interrupts from STAT[LBKDIF] flag are disabled …","Hardware interrupt requested when STAT[LBKDIF] flag is 1.","","","","","","Receiver and transmitter use 7-bit to 9-bit data …","Receiver and transmitter use 10-bit data characters.","","","","","","Normal operation.","Enables automatic address matching or data matching mode …","","","","","","Normal operation.","Enables automatic address matching or data matching mode …","","","","","","Address Match Wakeup","Idle Match Wakeup","Match On and Match Off","Enables RWU on Data Match and Match On/Off for transmitter …","","","","","","Writing 0 to this field will result in an oversampling …","Oversampling ratio of 11.","Oversampling ratio of 12.","Oversampling ratio of 13.","Oversampling ratio of 14.","Oversampling ratio of 15.","Oversampling ratio of 16.","Oversampling ratio of 17.","Oversampling ratio of 18.","Oversampling ratio of 19.","Oversampling ratio of 20.","Oversampling ratio of 21.","Oversampling ratio of 22.","Oversampling ratio of 23.","Oversampling ratio of 24.","Oversampling ratio of 25.","Oversampling ratio of 26.","Oversampling ratio of 27.","Oversampling ratio of 28.","Oversampling ratio of 29.","Oversampling ratio of 30.","Oversampling ratio of 4, requires BOTHEDGE to be set.","Oversampling ratio of 31.","Oversampling ratio of 32.","Oversampling ratio of 5, requires BOTHEDGE to be set.","Oversampling ratio of 6, requires BOTHEDGE to be set.","Oversampling ratio of 7, requires BOTHEDGE to be set.","Oversampling ratio of 8.","Oversampling ratio of 9.","Oversampling ratio of 10.","","","","","","DMA request disabled.","DMA request enabled.","","","","","","Resynchronization during received data word is supported","Resynchronization during received data word is disabled","","","","","","DMA request disabled.","DMA request enabled.","","","","","","Hardware interrupts from STAT[RXEDGIF] are disabled.","Hardware interrupt is requested when STAT[RXEDGIF] flag is …","","","","","","One stop bit.","Two stop bits.","","","","","","","","","","","DMA request disabled.","DMA request enabled.","Doze Enable","Framing Error Interrupt Enable","Idle Configuration","Idle Line Interrupt Enable","Idle Line Type Select","Loop Mode Select","9-Bit or 8-Bit Mode Select","7-Bit Mode Select","Match 1 Interrupt Enable","Match 2 Interrupt Enable","Noise Error Interrupt Enable","Overrun Interrupt Enable","Parity Enable","Parity Error Interrupt Enable","Parity Type","Receive Bit 8 / Transmit Bit 9","Receive Bit 9 / Transmit Bit 8","Receiver Enable","Receiver Interrupt Enable","Receiver Source Select","Receiver Wakeup Control","Send Break","Transmission Complete Interrupt Enable for","Transmitter Enable","Transmit Interrupt Enable","TXD Pin Direction in Single-Wire Mode","Transmit Data Inversion","Receiver Wakeup Method Select","","","","","","LPUART is enabled in Doze mode.","LPUART is disabled in Doze mode.","","","","","","FE interrupts disabled; use polling.","Hardware interrupt requested when FE is set.","","","","","","1 idle character","2 idle characters","4 idle characters","8 idle characters","16 idle characters","32 idle characters","64 idle characters","128 idle characters","","","","","","Hardware interrupts from IDLE disabled; use polling.","Hardware interrupt requested when IDLE flag is 1.","","","","","","Idle character bit count starts after start bit.","Idle character bit count starts after stop bit.","","","","","","Normal operation - RXD and TXD use separate pins.","Loop mode or single-wire mode where transmitter outputs …","","","","","","","","","","","Receiver and transmitter use 8-bit to 10-bit data …","Receiver and transmitter use 7-bit data characters.","Receiver and transmitter use 8-bit data characters.","Receiver and transmitter use 9-bit data characters.","","","","","","MA1F interrupt disabled","MA1F interrupt enabled","","","","","","MA2F interrupt disabled","MA2F interrupt enabled","","","","","","NF interrupts disabled; use polling.","Hardware interrupt requested when NF is set.","","","","","","OR interrupts disabled; use polling.","Hardware interrupt requested when OR is set.","","","","","","No hardware parity generation or checking.","Parity enabled.","","","","","","PF interrupts disabled; use polling).","Hardware interrupt requested when PF is set.","","","","","","Even parity.","Odd parity.","","","","","","","","","","","","","","","","Receiver disabled.","Receiver enabled.","","","","","","Hardware interrupts from RDRF disabled; use polling.","Hardware interrupt requested when RDRF flag is 1.","","","","","","Provided LOOPS is set, RSRC is cleared, selects internal …","Single-wire LPUART mode where the TXD pin is connected to …","","","","","","Normal receiver operation.","LPUART receiver in standby waiting for wakeup condition.","","","","","","Normal transmitter operation.","Queue break character(s) to be sent.","","","","","","Hardware interrupts from TC disabled; use polling.","Hardware interrupt requested when TC flag is 1.","","","","","","Transmitter disabled.","Transmitter enabled.","","","","","","Hardware interrupts from TDRE disabled; use polling.","Hardware interrupt requested when TDRE flag is 1.","","","","","","TXD pin is an input in single-wire mode.","TXD pin is an output in single-wire mode.","","","","","","Transmit data not inverted.","Transmit data inverted.","","","","","","Configures RWU for idle-line wakeup.","Configures RWU with address-mark wakeup.","Frame Error / Transmit Special Character","Idle Line","NOISY","PARITYE","R0T0","R1T1","R2T2","R3T3","R4T4","R5T5","R6T6","R7T7","R8T8","R9T9","Receive Buffer Empty","","","","","","The dataword was received without a frame error on read, …","The dataword was received with a frame error, or transmit …","","","","","","Receiver was not idle before receiving this character.","Receiver was idle before receiving this character.","","","","","","The dataword was received without noise.","The data was received with noise.","","","","","","The dataword was received without a parity error.","The dataword was received with a parity error.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Receive buffer contains valid data.","Receive buffer is empty, data returned on read is not …","Receive Buffer/FIFO Empty","Receive FIFO Enable","Receive FIFO Buffer Depth","Receive FIFO/Buffer Flush","Receiver Idle Empty Enable","Receiver Buffer Underflow Flag","Receive FIFO Underflow Interrupt Enable","Transmit Buffer/FIFO Empty","Transmit FIFO Enable","Transmit FIFO Buffer Depth","Transmit FIFO/Buffer Flush","Transmitter Buffer Overflow Flag","Transmit FIFO Overflow Interrupt Enable","","","","","","Receive buffer is not empty.","Receive buffer is empty.","","","","","","Receive FIFO is not enabled. Buffer is depth 1.","Receive FIFO is enabled. Buffer is depth indicted by …","","","","","","Receive FIFO/Buffer depth = 1 dataword.","Receive FIFO/Buffer depth = 4 datawords.","Receive FIFO/Buffer depth = 8 datawords.","Receive FIFO/Buffer depth = 16 datawords.","Receive FIFO/Buffer depth = 32 datawords.","Receive FIFO/Buffer depth = 64 datawords.","Receive FIFO/Buffer depth = 128 datawords.","Receive FIFO/Buffer depth = 256 datawords.","","","","","","No flush operation occurs.","All data in the receive FIFO/buffer is cleared out.","","","","","","Disable RDRF assertion due to partially filled FIFO when …","Enable RDRF assertion due to partially filled FIFO when …","Enable RDRF assertion due to partially filled FIFO when …","Enable RDRF assertion due to partially filled FIFO when …","Enable RDRF assertion due to partially filled FIFO when …","Enable RDRF assertion due to partially filled FIFO when …","Enable RDRF assertion due to partially filled FIFO when …","Enable RDRF assertion due to partially filled FIFO when …","","","","","","No receive buffer underflow has occurred since the last …","At least one receive buffer underflow has occurred since …","","","","","","RXUF flag does not generate an interrupt to the host.","RXUF flag generates an interrupt to the host.","","","","","","Transmit buffer is not empty.","Transmit buffer is empty.","","","","","","Transmit FIFO is not enabled. Buffer is depth 1.","Transmit FIFO is enabled. Buffer is depth indicated by …","","","","","","Transmit FIFO/Buffer depth = 1 dataword.","Transmit FIFO/Buffer depth = 4 datawords.","Transmit FIFO/Buffer depth = 8 datawords.","Transmit FIFO/Buffer depth = 16 datawords.","Transmit FIFO/Buffer depth = 32 datawords.","Transmit FIFO/Buffer depth = 64 datawords.","Transmit FIFO/Buffer depth = 128 datawords.","Transmit FIFO/Buffer depth = 256 datawords","","","","","","No flush operation occurs.","All data in the transmit FIFO/Buffer is cleared out.","","","","","","No transmit buffer overflow has occurred since the last …","At least one transmit buffer overflow has occurred since …","","","","","","TXOF flag does not generate an interrupt to the host.","TXOF flag generates an interrupt to the host.","Software Reset","","","","","","Module is not reset.","Module is reset.","Match Address 1","Match Address 2","","","","","","","","","","","Infrared enable","Receive RTS Configuration","Receiver request-to-send enable","Transmitter narrow pulse","Transmit CTS Configuration","Transmitter clear-to-send enable","Transmit CTS Source","Transmitter request-to-send enable","Transmitter request-to-send polarity","","","","","","IR disabled.","IR enabled.","","","","","","","","","","","The receiver has no effect on RTS.","RTS is deasserted if the receiver data register is full or …","","","","","","1/OSR.","2/OSR.","3/OSR.","4/OSR.","","","","","","CTS input is sampled at the start of each character.","CTS input is sampled when the transmitter is idle.","","","","","","CTS has no effect on the transmitter.","Enables clear-to-send operation. The transmitter checks …","","","","","","CTS input is the CTS_B pin.","CTS input is the inverted Receiver Match result.","","","","","","The transmitter has no effect on RTS.","When a character is placed into an empty transmitter data …","","","","","","Transmitter RTS is active low.","Transmitter RTS is active high.","Receive FIFO Size","Transmit FIFO Size","","","","","","","","","","","Trigger Select","","","","","","Input trigger is disabled.","Input trigger is used instead of RXD pin input.","Input trigger is used instead of CTS_B pin input.","Input trigger is used to modulate the TXD pin output. The …","Break Character Generation Length","Framing Error Flag","Idle Line Flag","LIN Break Detection Enable","LIN Break Detect Interrupt Flag","Match 1 Flag","Match 2 Flag","MSB First","Noise Flag","Receiver Overrun Flag","Parity Error Flag","Receiver Active Flag","Receive Data Register Full Flag","Receive Wake Up Idle Detect","RXD Pin Active Edge Interrupt Flag","Receive Data Inversion","Transmission Complete Flag","Transmit Data Register Empty Flag","","","","","","Break character is transmitted with length of 9 to 13 bit …","Break character is transmitted with length of 12 to 15 bit …","","","","","","No framing error detected. This does not guarantee the …","Framing error.","","","","","","No idle line detected.","Idle line was detected.","","","","","","LIN break detect is disabled, normal break character can …","LIN break detect is enabled. LIN break character is …","","","","","","No LIN break character has been detected.","LIN break character has been detected.","","","","","","Received data is not equal to MA1","Received data is equal to MA1","","","","","","Received data is not equal to MA2","Received data is equal to MA2","","","","","","LSB (bit0) is the first bit that is transmitted following …","MSB (bit9, bit8, bit7 or bit6) is the first bit that is …","","","","","","No noise detected.","Noise detected in the received character in the DATA …","","","","","","No overrun.","Receive overrun (new LPUART data lost).","","","","","","No parity error.","Parity error.","","","","","","LPUART receiver idle waiting for a start bit.","LPUART receiver active (RXD input not idle).","","","","","","Receive data buffer empty.","Receive data buffer full.","","","","","","During receive standby state (RWU = 1), the IDLE bit does …","During receive standby state (RWU = 1), the IDLE bit gets …","","","","","","No active edge on the receive pin has occurred.","An active edge on the receive pin has occurred.","","","","","","Receive data not inverted.","Receive data inverted.","","","","","","Transmitter active (sending data, a preamble, or a break).","Transmitter idle (transmission activity complete).","","","","","","Transmit data buffer full.","Transmit data buffer empty.","Feature Identification Number","Major Version Number","Minor Version Number","","","","","","Standard feature set.","Standard feature set with MODEM/IrDA support.","","","","","","","","","","","Receive Counter","Receive Watermark","Transmit Counter","Transmit Watermark","","","","","","","","","","","","","","","","","","","","","Value of OTP Bank1 Word5 (Memory Related Info.)","Value of OTP Bank1 Word5 (Memory Related Info.)","Value of OTP Bank1 Word6 (General Purpose Customer Defined …","Value of OTP Bank1 Word6 (General Purpose Customer Defined …","Value of OTP Bank1 Word7 (General Purpose Customer Defined …","Value of OTP Bank1 Word7 (General Purpose Customer Defined …","Value of OTP Bank0 Word1 (Configuration and Manufacturing …","Value of OTP Bank0 Word1 (Configuration and Manufacturing …","Value of OTP Bank0 Word2 (Configuration and Manufacturing …","Value of OTP Bank0 Word2 (Configuration and Manufacturing …","Value of OTP Bank0 Word3 (Configuration and Manufacturing …","Value of OTP Bank0 Word3 (Configuration and Manufacturing …","Value of OTP Bank0 Word4 (Configuration and Manufacturing …","Value of OTP Bank0 Word4 (Configuration and Manufacturing …","Value of OTP Bank0 Word5 (Configuration and Manufacturing …","Value of OTP Bank0 Word5 (Configuration and Manufacturing …","Value of OTP Bank0 Word6 (Configuration and Manufacturing …","Value of OTP Bank0 Word6 (Configuration and Manufacturing …","Value of OTP Bank0 Word7 (Configuration and Manufacturing …","Value of OTP Bank0 Word7 (Configuration and Manufacturing …","OTP Controller CRC test address","OTP Controller CRC test address","OTP Controller CRC Value Register","OTP Controller CRC Value Register","OTP Controller Control Register","OTP Controller Control Register","OTP Controller Control Register","OTP Controller Control Register","OTP Controller Control Register","OTP Controller Control Register","OTP Controller Control Register","OTP Controller Control Register","OTP Controller Write Data Register","OTP Controller Write Data Register","Value of OTP Bank4 Word6 (General Purpose Customer Defined …","Value of OTP Bank4 Word6 (General Purpose Customer Defined …","Value of OTP Bank4 Word7 (General Purpose Customer Defined …","Value of OTP Bank4 Word7 (General Purpose Customer Defined …","Value of OTP Bank7 Word0 (GP3)","Value of OTP Bank7 Word0 (GP3)","Value of OTP Bank7 Word1 (GP3)","Value of OTP Bank7 Word1 (GP3)","Value of OTP Bank7 Word2 (GP3)","Value of OTP Bank7 Word2 (GP3)","Value of OTP Bank7 Word3 (GP3)","Value of OTP Bank7 Word3 (GP3)","Value of OTP Bank7 Word4 (GP4)","Value of OTP Bank7 Word4 (GP4)","Value of OTP Bank7 Word5 (GP4)","Value of OTP Bank7 Word5 (GP4)","Value of OTP Bank7 Word6 (GP4)","Value of OTP Bank7 Word6 (GP4)","Value of OTP Bank7 Word7 (GP4)","Value of OTP Bank7 Word7 (GP4)","","Value of OTP Bank0 Word0 (Lock controls)","Value of OTP Bank0 Word0 (Lock controls)","Value of OTP Bank4 Word2 (MAC Address)","Value of OTP Bank4 Word2 (MAC Address)","Value of OTP Bank4 Word3 (MAC Address)","Value of OTP Bank4 Word3 (MAC Address)","Value of OTP Bank4 Word4 (MAC2 Address)","Value of OTP Bank4 Word4 (MAC2 Address)","Value of OTP Bank1 Word0 (Memory Related Info.)","Value of OTP Bank1 Word0 (Memory Related Info.)","Value of OTP Bank1 Word1 (Memory Related Info.)","Value of OTP Bank1 Word1 (Memory Related Info.)","Value of OTP Bank1 Word2 (Memory Related Info.)","Value of OTP Bank1 Word2 (Memory Related Info.)","Value of OTP Bank1 Word3 (Memory Related Info.)","Value of OTP Bank1 Word3 (Memory Related Info.)","Value of OTP Bank1 Word4 (Memory Related Info.)","Value of OTP Bank1 Word4 (Memory Related Info.)","Value of OTP Bank5 Word5 (Misc Conf)","Value of OTP Bank5 Word5 (Misc Conf)","Value of OTP Bank5 Word6 (Misc Conf)","Value of OTP Bank5 Word6 (Misc Conf)","","OCOTP","Value of OTP Bank2 Word0 (OTPMK Key)","Value of OTP Bank2 Word0 (OTPMK Key)","Value of OTP Bank2 Word1 (OTPMK Key)","Value of OTP Bank2 Word1 (OTPMK Key)","Value of OTP Bank2 Word2 (OTPMK Key)","Value of OTP Bank2 Word2 (OTPMK Key)","Value of OTP Bank2 Word3 (OTPMK Key)","Value of OTP Bank2 Word3 (OTPMK Key)","Value of OTP Bank2 Word4 (OTPMK Key)","Value of OTP Bank2 Word4 (OTPMK Key)","Value of OTP Bank2 Word5 (OTPMK Key)","Value of OTP Bank2 Word5 (OTPMK Key)","Value of OTP Bank2 Word6 (OTPMK Key)","Value of OTP Bank2 Word6 (OTPMK Key)","Value of OTP Bank2 Word7 (OTPMK Key)","Value of OTP Bank2 Word7 (OTPMK Key)","Value of OTP Bank4 Word5 (CRC Key)","Value of OTP Bank4 Word5 (CRC Key)","OTP Controller Write Data Register","OTP Controller Write Data Register","OTP Controller Read Data Register","OTP Controller Read Data Register","Value of OTP Bank6 Word0 (ROM Patch)","Value of OTP Bank6 Word0 (ROM Patch)","Value of OTP Bank6 Word1 (ROM Patch)","Value of OTP Bank6 Word1 (ROM Patch)","Value of OTP Bank6 Word2 (ROM Patch)","Value of OTP Bank6 Word2 (ROM Patch)","Value of OTP Bank6 Word3 (ROM Patch)","Value of OTP Bank6 Word3 (ROM Patch)","Value of OTP Bank6 Word4 (ROM Patch)","Value of OTP Bank6 Word4 (ROM Patch)","Value of OTP Bank6 Word5 (ROM Patch)","Value of OTP Bank6 Word5 (ROM Patch)","Value of OTP Bank6 Word6 (ROM Patch)","Value of OTP Bank6 Word6 (ROM Patch)","Value of OTP Bank6 Word7 (ROM Patch)","Value of OTP Bank6 Word7 (ROM Patch)","OCOTP","Software Controllable Signals Register","Software Controllable Signals Register","Software Controllable Signals Register","Software Controllable Signals Register","Software Controllable Signals Register","Software Controllable Signals Register","Software Controllable Signals Register","Software Controllable Signals Register","Value of OTP Bank4 Word0 (Secure JTAG Response Field)","Value of OTP Bank4 Word0 (Secure JTAG Response Field)","Value of OTP Bank4 Word1 (Secure JTAG Response Field)","Value of OTP Bank4 Word1 (Secure JTAG Response Field)","Shadow Register for OTP Bank3 Word0 (SRK Hash)","Shadow Register for OTP Bank3 Word0 (SRK Hash)","Shadow Register for OTP Bank3 Word1 (SRK Hash)","Shadow Register for OTP Bank3 Word1 (SRK Hash)","Shadow Register for OTP Bank3 Word2 (SRK Hash)","Shadow Register for OTP Bank3 Word2 (SRK Hash)","Shadow Register for OTP Bank3 Word3 (SRK Hash)","Shadow Register for OTP Bank3 Word3 (SRK Hash)","Shadow Register for OTP Bank3 Word4 (SRK Hash)","Shadow Register for OTP Bank3 Word4 (SRK Hash)","Shadow Register for OTP Bank3 Word5 (SRK Hash)","Shadow Register for OTP Bank3 Word5 (SRK Hash)","Shadow Register for OTP Bank3 Word6 (SRK Hash)","Shadow Register for OTP Bank3 Word6 (SRK Hash)","Shadow Register for OTP Bank3 Word7 (SRK Hash)","Shadow Register for OTP Bank3 Word7 (SRK Hash)","Value of OTP Bank5 Word7 (SRK Revoke)","Value of OTP Bank5 Word7 (SRK Revoke)","Value of OTP Bank5 Word0 (SW GP1)","Value of OTP Bank5 Word0 (SW GP1)","Value of OTP Bank5 Word1 (SW GP2)","Value of OTP Bank5 Word1 (SW GP2)","Value of OTP Bank5 Word2 (SW GP2)","Value of OTP Bank5 Word2 (SW GP2)","Value of OTP Bank5 Word3 (SW GP2)","Value of OTP Bank5 Word3 (SW GP2)","Value of OTP Bank5 Word4 (SW GP2)","Value of OTP Bank5 Word4 (SW GP2)","Sticky bit Register","Sticky bit Register","OTP Controller Timing Register","OTP Controller Timing Register","OTP Controller Timing Register","OTP Controller Timing Register","OTP Controller Version Register","OTP Controller Version Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","CRC_ADDR","DATA_END_ADDR","DATA_START_ADDR","OTPMK_CRC","RSVD0","","","","","","","","","","","","","","","","","","","","","","","","","","DATA","","","","","","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Key needed to unlock HW_OCOTP_DATA register.","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ADDR","BUSY","CRC_FAIL","CRC_TEST","ERROR","RELOAD_SHADOWS","RSVD0","RSVD1","WR_UNLOCK","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DATA","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","ANALOG","BOOT_CFG","FIELD_RETURN","GP1","GP2","GP3","GP4","GP4_RLOCK","MAC_ADDR","MEM_TRIM","MISC_CONF","OTPMK","OTPMK_CRC","ROM_PATCH","SJC_RESP","SW_GP1","SW_GP2_LOCK","SW_GP2_RLOCK","TESTER","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","READ_FUSE","RSVD0","","","","","","","","","","","DATA","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","HAB_JDE","LOCK","SPARE","","","","","","","","","","","","","","","","HAB_JDE","LOCK","SPARE","","","","","","","","","","","","","","","","HAB_JDE","LOCK","SPARE","","","","","","","","","","","","","","","","HAB_JDE","LOCK","SPARE","","","","","","","","","","","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BITS","","","","","","BLOCK_DTCP_KEY","BLOCK_ROM_PART","FIELD_RETURN_LOCK","JTAG_BLOCK_RELEASE","RSVD0","SRK_REVOKE_LOCK","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","RELAX","RSRVD0","STROBE_PROG","STROBE_READ","WAIT","RELAX_PROG","RELAX_READ","RSRVD0","RSRVD0","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","MAJOR","MINOR","STEP","","","","","","","","","","","","","","","","PGC CPU Control Register","PGC CPU Control Register","PGC CPU Pull Down Sequence Control Register","PGC CPU Pull Down Sequence Control Register","PGC CPU Power Up Sequence Control Register","PGC CPU Power Up Sequence Control Register","PGC CPU Power Gating Controller Status Register","PGC CPU Power Gating Controller Status Register","","PGC Mega Control Register","PGC Mega Control Register","PGC Mega Pull Down Sequence Control Register","PGC Mega Pull Down Sequence Control Register","PGC Mega Power Up Sequence Control Register","PGC Mega Power Up Sequence Control Register","PGC Mega Power Gating Controller Status Register","PGC Mega Power Gating Controller Status Register","","PGC","PGC","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Power Control PCR must not change from power-down request …","","","","","","Do not switch off power even if pdn_req is asserted.","Switch off power when pdn_req is asserted.","After a power-down request (pdn_req assertion), the PGC …","After asserting isolation, the PGC waits a number of 32k …","","","","","","","","","","","There are two different silicon revisions: 1","There are two different silicon revisions: 1","","","","","","","","","","","Power status","","","","","","The target subsystem was not powered down for the previous …","The target subsystem was powered down for the previous …","Power Control PCR must not change from power-down request …","","","","","","Do not switch off power even if pdn_req is asserted.","Switch off power when pdn_req is asserted.","After a power-down request (pdn_req assertion), the PGC …","After asserting isolation, the PGC waits a number of IPG …","","","","","","","","","","","After a power-up request (pup_req assertion), the PGC …","After asserting power toggle on/off signal (switch_b), the …","","","","","","","","","","","Power status","","","","","","The target subsystem was not powered down for the previous …","The target subsystem was powered down for the previous …","","PIT Upper Lifetime Timer Register","PIT Upper Lifetime Timer Register","PIT Lower Lifetime Timer Register","PIT Lower Lifetime Timer Register","PIT Module Control Register","PIT Module Control Register","","PIT","PIT","no description available","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","","Life Timer value","","","","","","Life Timer value","","","","","","Freeze","Module Disable for PIT","","","","","","Timers continue to run in Debug mode.","Timers are stopped in Debug mode.","","","","","","Clock for standard PIT timers is enabled.","Clock for standard PIT timers is disabled.","Current Timer Value Register","Current Timer Value Register","Timer Load Value Register","Timer Load Value Register","no description available","Timer Control Register","Timer Control Register","Timer Flag Register","Timer Flag Register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Current Timer Value","","","","","","Timer Start Value","","","","","","Chain Mode","Timer Enable","Timer Interrupt Enable","","","","","","Timer is not chained.","Timer is chained to a previous timer. For example, for …","","","","","","Timer n is disabled.","Timer n is enabled.","","","","","","Interrupt requests from Timer n are disabled.","Interrupt is requested whenever TIF is set.","Timer Interrupt Flag","","","","","","Timeout has not yet occurred.","Timeout has occurred.","","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Register 1","Miscellaneous Control Register","Miscellaneous Control Register","Miscellaneous Control Register","Miscellaneous Control Register","Miscellaneous Control Register","Miscellaneous Control Register","Miscellaneous Control Register","Miscellaneous Control Register","","PMU","Regulator 1P1 Register","Regulator 1P1 Register","Regulator 1P1 Register","Regulator 1P1 Register","Regulator 1P1 Register","Regulator 1P1 Register","Regulator 1P1 Register","Regulator 1P1 Register","Regulator 2P5 Register","Regulator 2P5 Register","Regulator 2P5 Register","Regulator 2P5 Register","Regulator 2P5 Register","Regulator 2P5 Register","Regulator 2P5 Register","Regulator 2P5 Register","Regulator 3P0 Register","Regulator 3P0 Register","Regulator 3P0 Register","Regulator 3P0 Register","Regulator 3P0 Register","Regulator 3P0 Register","Regulator 3P0 Register","Regulator 3P0 Register","Digital Regulator Core Register","Digital Regulator Core Register","Digital Regulator Core Register","Digital Regulator Core Register","Digital Regulator Core Register","Digital Regulator Core Register","Digital Regulator Core Register","Digital Regulator Core Register","PMU","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","no description available","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","Predivider for the source clock of the PLL’s.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","Analog regulators are ON.","SUSPEND (DSM)","STOP (lower power)","STOP (very lower power)","","","","","","Divide by 1","Divide by 2","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","no description available","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","Predivider for the source clock of the PLL’s.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","Analog regulators are ON.","SUSPEND (DSM)","STOP (lower power)","STOP (very lower power)","","","","","","Divide by 1","Divide by 2","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","no description available","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","Predivider for the source clock of the PLL’s.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","Analog regulators are ON.","SUSPEND (DSM)","STOP (lower power)","STOP (very lower power)","","","","","","Divide by 1","Divide by 2","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","no description available","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.","Predivider for the source clock of the PLL’s.","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","Analog regulators are ON.","SUSPEND (DSM)","STOP (lower power)","STOP (very lower power)","","","","","","Divide by 1","Divide by 2","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.Not …","This field selects the clk to be routed to anaclk2/2b.Not …","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables the LVDS input buffer for anaclk2/2b","This enables the LVDS output buffer for anaclk2/2b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","LVDS1 (loopback)","LVDS2 (not useful)","MLB PLL","PCIe ref clock (125M)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","SATA ref clock (100M)","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.Not …","This field selects the clk to be routed to anaclk2/2b.Not …","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables the LVDS input buffer for anaclk2/2b","This enables the LVDS output buffer for anaclk2/2b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","LVDS1 (loopback)","LVDS2 (not useful)","MLB PLL","PCIe ref clock (125M)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","SATA ref clock (100M)","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.Not …","This field selects the clk to be routed to anaclk2/2b.Not …","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables the LVDS input buffer for anaclk2/2b","This enables the LVDS output buffer for anaclk2/2b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","LVDS1 (loopback)","LVDS2 (not useful)","MLB PLL","PCIe ref clock (125M)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","SATA ref clock (100M)","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","This status bit is set to one when when any of the analog …","This status bit is set to one when when any of the digital …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This status bit is set to one when the temperature sensor …","This field selects the clk to be routed to anaclk1/1b.Not …","This field selects the clk to be routed to anaclk2/2b.Not …","This enables the LVDS input buffer for anaclk1/1b","This enables the LVDS output buffer for anaclk1/1b","This enables the LVDS input buffer for anaclk2/2b","This enables the LVDS output buffer for anaclk2/2b","This enables a feature that will clkgate (reset) all …","This enables a feature that will clkgate (reset) all …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","Arm PLL","Audio PLL","ethernet ref clock (ENET_PLL)","LVDS1 (loopback)","LVDS2 (not useful)","MLB PLL","PCIe ref clock (125M)","ref_pfd0_clk == pll3_pfd0_clk","ref_pfd1_clk == pll3_pfd1_clk","ref_pfd2_clk == pll3_pfd2_clk","ref_pfd3_clk == pll3_pfd3_clk","ref_pfd4_clk == pll2_pfd0_clk","ref_pfd5_clk == pll2_pfd1_clk","ref_pfd6_clk == pll2_pfd2_clk","ref_pfd7_clk == pll2_pfd3_clk","SATA ref clock (100M)","System PLL","USB1 PLL clock","USB2 PLL clock","Video PLL","xtal (24M)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","Default value of “0”","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg1 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.","Enables the brownout detection.","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","Default value of “0”","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg1 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.","Enables the brownout detection.","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","Default value of “0”","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg1 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.","Enables the brownout detection.","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","LSB of Post-divider for Audio PLL","MSB of Post-divider for Audio PLL","Default value of “0”","This field defines the brown out voltage offset for the …","Reg0 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg1 brownout status bit.","Enables the brownout detection.","Number of clock periods (24MHz clock).","This field defines the brown out voltage offset for the …","Reg2 brownout status bit.","Enables the brownout detection.","Signals that the voltage is above the brownout level for …","Number of clock periods (24MHz clock).","Post-divider for video","","","","","","divide by 1 (Default)","divide by 2","","","","","","divide by 1 (Default)","divide by 2","","","","","","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","Brownout, supply is below target minus brownout offset.","","","","","","","","","","","128","256","512","64","","","","","","Brownout offset = 0.100V","Brownout offset = 0.175V","","","","","","","","","","","","","","","","","","","","","128","256","512","64","","","","","","divide by 1 (Default)","divide by 2","divide by 1","divide by 4","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 1p1 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Selects the source for the reference voltage of the weak …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","1.1V","0.8V","","","","","","Weak-linreg output tracks low-power-bandgap voltage","Weak-linreg output tracks VDD_SOC_IN voltage","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 1p1 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Selects the source for the reference voltage of the weak …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","1.1V","0.8V","","","","","","Weak-linreg output tracks low-power-bandgap voltage","Weak-linreg output tracks VDD_SOC_IN voltage","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 1p1 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Selects the source for the reference voltage of the weak …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","1.1V","0.8V","","","","","","Weak-linreg output tracks low-power-bandgap voltage","Weak-linreg output tracks VDD_SOC_IN voltage","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 1p1 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Selects the source for the reference voltage of the weak …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","1.1V","0.8V","","","","","","Weak-linreg output tracks low-power-bandgap voltage","Weak-linreg output tracks VDD_SOC_IN voltage","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 2p5 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.10V","2.50V","2.875V","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 2p5 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.10V","2.50V","2.875V","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 2p5 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.10V","2.50V","2.875V","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output.","Control bit to enable the pull-down circuitry in the …","Enables the weak 2p5 regulator","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.10V","2.50V","2.875V","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output to be set by …","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Select input voltage source for LDO_3P0 from either …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.625V","3.000V","3.400V","","","","","","Utilize VBUS OTG1 power","Utilize VBUS OTG2 power","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output to be set by …","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Select input voltage source for LDO_3P0 from either …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.625V","3.000V","3.400V","","","","","","Utilize VBUS OTG1 power","Utilize VBUS OTG2 power","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output to be set by …","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Select input voltage source for LDO_3P0 from either …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.625V","3.000V","3.400V","","","","","","Utilize VBUS OTG1 power","Utilize VBUS OTG2 power","Control bits to adjust the regulator brownout offset …","Status bit that signals when a brownout is detected on the …","Control bit to enable the brownout circuitry in the …","Control bit to enable the current-limit circuitry in the …","Control bit to enable the regulator output to be set by …","Status bit that signals when the regulator output is ok. 1 …","Control bits to adjust the regulator output voltage","Select input voltage source for LDO_3P0 from either …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","2.625V","3.000V","3.400V","","","","","","Utilize VBUS OTG1 power","Utilize VBUS OTG2 power","If set, increases the gate drive on power gating FETs to …","Regulator voltage ramp rate.","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the ARM core …","This bit field defines the adjustment bits to calibrate …","This bit field defines the target voltage for the vpu/gpu …","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the SOC power …","","","","","","","","","","","Fast","Medium Fast","Medium Slow","Slow","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","If set, increases the gate drive on power gating FETs to …","Regulator voltage ramp rate.","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the ARM core …","This bit field defines the adjustment bits to calibrate …","This bit field defines the target voltage for the vpu/gpu …","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the SOC power …","","","","","","","","","","","Fast","Medium Fast","Medium Slow","Slow","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","If set, increases the gate drive on power gating FETs to …","Regulator voltage ramp rate.","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the ARM core …","This bit field defines the adjustment bits to calibrate …","This bit field defines the target voltage for the vpu/gpu …","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the SOC power …","","","","","","","","","","","Fast","Medium Fast","Medium Slow","Slow","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","If set, increases the gate drive on power gating FETs to …","Regulator voltage ramp rate.","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the ARM core …","This bit field defines the adjustment bits to calibrate …","This bit field defines the target voltage for the vpu/gpu …","This bit field defines the adjustment bits to calibrate …","This field defines the target voltage for the SOC power …","","","","","","","","","","","Fast","Medium Fast","Medium Slow","Slow","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","","","","","","No adjustment","0.25%","0.75%","1.00%","1.25%","1.50%","1.75%","2.00%","0.50%","0.75%","1.00%","1.25%","1.50%","1.75%","0.25%","0.50%","","","","","","Power gated off","Target core voltage = 0.725V","Target core voltage = 1.100V","Target core voltage = 0.750V","Target core voltage = 0.775V","Target core voltage = 1.450V","Power FET switched full on. No regulation.","PWM Source Select Register","PWM Source Select Register","Fault Control Register","Fault Control Register","Fault Control 2 Register","Fault Control 2 Register","Fault Filter Register","Fault Filter Register","Fault Status Register","Fault Status Register","Fault Test Register","Fault Test Register","","Mask Register","Mask Register","Master Control Register","Master Control Register","Master Control 2 Register","Master Control 2 Register","Output Enable Register","Output Enable Register","","PWM","","PWM","","PWM","","PWM","PWM","Cluster SM%s, containing SM?CNT, SM?INIT, SM?CTRL2, …","Software Controlled Output Register","Software Controlled Output Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","","Submodule 0 PWM23 Control Select","Submodule 0 PWM45 Control Select","Submodule 1 PWM23 Control Select","Submodule 1 PWM45 Control Select","Submodule 2 PWM23 Control Select","Submodule 2 PWM45 Control Select","Submodule 3 PWM23 Control Select","Submodule 3 PWM45 Control Select","","","","","","Generated SM0PWM23 signal is used by the deadtime logic.","Inverted generated SM0PWM23 signal is used by the deadtime …","SWCOUT[SM0OUT23] is used by the deadtime logic.","PWM0_EXTA signal is used by the deadtime logic.","","","","","","Generated SM0PWM45 signal is used by the deadtime logic.","Inverted generated SM0PWM45 signal is used by the deadtime …","SWCOUT[SM0OUT45] is used by the deadtime logic.","PWM0_EXTB signal is used by the deadtime logic.","","","","","","Generated SM1PWM23 signal is used by the deadtime logic.","Inverted generated SM1PWM23 signal is used by the deadtime …","SWCOUT[SM1OUT23] is used by the deadtime logic.","PWM1_EXTA signal is used by the deadtime logic.","","","","","","Generated SM1PWM45 signal is used by the deadtime logic.","Inverted generated SM1PWM45 signal is used by the deadtime …","SWCOUT[SM1OUT45] is used by the deadtime logic.","PWM1_EXTB signal is used by the deadtime logic.","","","","","","Generated SM2PWM23 signal is used by the deadtime logic.","Inverted generated SM2PWM23 signal is used by the deadtime …","SWCOUT[SM2OUT23] is used by the deadtime logic.","PWM2_EXTA signal is used by the deadtime logic.","","","","","","Generated SM2PWM45 signal is used by the deadtime logic.","Inverted generated SM2PWM45 signal is used by the deadtime …","SWCOUT[SM2OUT45] is used by the deadtime logic.","PWM2_EXTB signal is used by the deadtime logic.","","","","","","Generated SM3PWM23 signal is used by the deadtime logic.","Inverted generated SM3PWM23 signal is used by the deadtime …","SWCOUT[SM3OUT23] is used by the deadtime logic.","PWM3_EXTA signal is used by the deadtime logic.","","","","","","Generated SM3PWM45 signal is used by the deadtime logic.","Inverted generated SM3PWM45 signal is used by the deadtime …","SWCOUT[SM3OUT45] is used by the deadtime logic.","PWM3_EXTB signal is used by the deadtime logic.","Automatic Fault Clearing","Fault Interrupt Enables","Fault Level","Fault Safety Mode","","","","","","Manual fault clearing. PWM outputs disabled by this fault …","Automatic fault clearing. PWM outputs disabled by this …","","","","","","FAULTx CPU interrupt requests disabled.","FAULTx CPU interrupt requests enabled.","","","","","","A logic 0 on the fault input indicates a fault condition.","A logic 1 on the fault input indicates a fault condition.","","","","","","Normal mode. PWM outputs disabled by this fault are not …","Safe mode. PWM outputs disabled by this fault are not …","No Combinational Path From Fault Input To PWM Output","","","","","","There is a combinational link from the fault inputs to the …","The direct combinational path from the fault inputs to the …","Fault Filter Count","Fault Filter Period","Fault Glitch Stretch Enable","","","","","","","","","","","","","","","","Fault input glitch stretching is disabled.","Input fault signals will be stretched to at least 2 IPBus …","Fault Flags","Filtered Fault Pins","Full Cycle","Half Cycle Fault Recovery","","","","","","No fault on the FAULTx pin.","Fault on the FAULTx pin.","","","","","","","","","","","PWM outputs are not re-enabled at the start of a full cycle","PWM outputs are re-enabled at the start of a full cycle","","","","","","PWM outputs are not re-enabled at the start of a half …","PWM outputs are re-enabled at the start of a half cycle …","Fault Test","","","","","","No fault","Cause a simulated fault","PWM_A Masks","PWM_B Masks","PWM_X Masks","Update Mask Bits Immediately","","","","","","PWM_A output normal.","PWM_A output masked.","","","","","","PWM_B output normal.","PWM_B output masked.","","","","","","PWM_X output normal.","PWM_X output masked.","","","","","","Normal operation. MASK* bits within the corresponding …","Immediate operation. MASK* bits within the corresponding …","Clear Load Okay","Current Polarity","Load Okay","Run","Monitor PLL State","","","","","","Not locked. Do not monitor PLL operation. Resetting of the …","Not locked. Monitor PLL operation to automatically disable …","Locked. Do not monitor PLL operation. Resetting of the …","Locked. Monitor PLL operation to automatically disable the …","","","","","","","","","","","PWM23 is used to generate complementary PWM pair in the …","PWM45 is used to generate complementary PWM pair in the …","","","","","","Do not load new values.","Load prescaler, modulus, and PWM values of the …","","","","","","PWM generator is disabled in the corresponding submodule.","PWM generator is enabled in the corresponding submodule.","PWM_A Output Enables","PWM_B Output Enables","PWM_X Output Enables","","","","","","PWM_A output disabled.","PWM_A output enabled.","","","","","","PWM_B output disabled.","PWM_B output enabled.","","","","","","PWM_X output disabled.","PWM_X output enabled.","Submodule 0 Software Controlled Output 23","Submodule 0 Software Controlled Output 45","Submodule 1 Software Controlled Output 23","Submodule 1 Software Controlled Output 45","Submodule 2 Software Controlled Output 23","Submodule 2 Software Controlled Output 45","Submodule 3 Software Controlled Output 23","Submodule 3 Software Controlled Output 45","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","","","","","","A logic 0 is supplied to the deadtime generator of …","A logic 1 is supplied to the deadtime generator of …","Cluster SM%s, containing SM?CNT, SM?INIT, SM?CTRL2, …","Capture Compare A Register","Capture Compare A Register","Capture Compare B Register","Capture Compare B Register","Capture Compare X Register","Capture Compare X Register","Capture Control A Register","Capture Control A Register","Capture Control B Register","Capture Control B Register","Capture Control X Register","Capture Control X Register","Counter Register","Counter Register","Control Register","Control Register","Control 2 Register","Control 2 Register","Capture Value 0 Register","Capture Value 0 Register","Capture Value 0 Cycle Register","Capture Value 0 Cycle Register","Capture Value 1 Register","Capture Value 1 Register","Capture Value 1 Cycle Register","Capture Value 1 Cycle Register","Capture Value 2 Register","Capture Value 2 Register","Capture Value 2 Cycle Register","Capture Value 2 Cycle Register","Capture Value 3 Register","Capture Value 3 Register","Capture Value 3 Cycle Register","Capture Value 3 Cycle Register","Capture Value 4 Register","Capture Value 4 Register","Capture Value 4 Cycle Register","Capture Value 4 Cycle Register","Capture Value 5 Register","Capture Value 5 Register","Capture Value 5 Cycle Register","Capture Value 5 Cycle Register","Fault Disable Mapping Register 0","Fault Disable Mapping Register 0","Fault Disable Mapping Register 1","Fault Disable Mapping Register 1","DMA Enable Register","DMA Enable Register","Deadtime Count Register 0","Deadtime Count Register 0","Deadtime Count Register 1","Deadtime Count Register 1","Fractional Value Register 1","Fractional Value Register 1","Fractional Value Register 2","Fractional Value Register 2","Fractional Value Register 3","Fractional Value Register 3","Fractional Value Register 4","Fractional Value Register 4","Fractional Value Register 5","Fractional Value Register 5","Fractional Control Register","Fractional Control Register","Initial Count Register","Initial Count Register","Interrupt Enable Register","Interrupt Enable Register","Output Control Register","Output Control Register","Status Register","Status Register","Output Trigger Control Register","Output Trigger Control Register","Value Register 0","Value Register 0","Value Register 1","Value Register 1","Value Register 2","Value Register 2","Value Register 3","Value Register 3","Value Register 4","Value Register 4","Value Register 5","Value Register 5","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Edge Compare A","Edge Counter A","","","","","","","","","","","Edge Compare B","Edge Counter B","","","","","","","","","","","Edge Compare X","Edge Counter X","","","","","","","","","","","Arm A","Capture A0 FIFO Word Count","Capture A1 FIFO Word Count","Capture A FIFOs Water Mark","Edge A 0","Edge A 1","Edge Counter A Enable","Input Select A","One Shot Mode A","","","","","","Input capture operation is disabled.","Input capture operation as specified by CAPTCTRLA[EDGAx] …","","","","","","","","","","","","","","","","","","","","","Disabled","Capture falling edges","Capture rising edges","Capture any edge","","","","","","Disabled","Capture falling edges","Capture rising edges","Capture any edge","","","","","","Edge counter disabled and held in reset","Edge counter enabled","","","","","","Raw PWM_A input signal selected as source.","Output of edge counter/compare selected as source. Note …","","","","","","Free running mode is selected. If both capture circuits …","One shot mode is selected. If both capture circuits are …","Arm B","Capture B0 FIFO Word Count","Capture B1 FIFO Word Count","Capture B FIFOs Water Mark","Edge B 0","Edge B 1","Edge Counter B Enable","Input Select B","One Shot Mode B","","","","","","Input capture operation is disabled.","Input capture operation as specified by CAPTCTRLB[EDGBx] …","","","","","","","","","","","","","","","","","","","","","Disabled","Capture falling edges","Capture rising edges","Capture any edge","","","","","","Disabled","Capture falling edges","Capture rising edges","Capture any edge","","","","","","Edge counter disabled and held in reset","Edge counter enabled","","","","","","Raw PWM_B input signal selected as source.","Output of edge counter/compare selected as source. Note …","","","","","","Free running mode is selected. If both capture circuits …","One shot mode is selected. If both capture circuits are …","Arm X","Capture X FIFOs Water Mark","Capture X0 FIFO Word Count","Capture X1 FIFO Word Count","Edge Counter X Enable","Edge X 0","Edge X 1","Input Select X","One Shot Mode Aux","","","","","","Input capture operation is disabled.","Input capture operation as specified by CAPTCTRLX[EDGXx] …","","","","","","","","","","","","","","","","","","","","","Edge counter disabled and held in reset","Edge counter enabled","","","","","","Disabled","Capture falling edges","Capture rising edges","Capture any edge","","","","","","Disabled","Capture falling edges","Capture rising edges","Capture any edge","","","","","","Raw PWM_X input signal selected as source.","Output of edge counter/compare selected as source. Note …","","","","","","Free running mode is selected. If both capture circuits …","One shot mode is selected. If both capture circuits are …","Counter Register Bits","","","","","","Compare Mode","Double Switching Enable","PWMX Double Switching Enable","Deadtime","Full Cycle Reload","Half Cycle Reload","Load Frequency","Load Mode Select","Prescaler","Split the DBLPWM signal to PWMA and PWMB","Clock Source Select","Debug Enable","Force Initialization","This read/write bit determines the source of the FORCE …","FRCEN","Independent or Complementary Pair Operation","Initialization Control Select","PWM23 Initial Value","PWM45 Initial Value","PWM_X Initial Value","Reload Source Select","WAIT Enable","","","","","","The IPBus clock is used as the clock for the local …","EXT_CLK is used as the clock for the local prescaler and …","Submodule 0’s clock (AUX_CLK) is used as the source …","","","","","","","","","","","","","","","","The local force signal, CTRL2[FORCE], from this submodule …","The master force signal from submodule 0 is used to force …","The local reload signal from this submodule is used to …","The master reload signal from submodule0 is used to force …","The local sync signal from this submodule is used to force …","The master sync signal from submodule0 is used to force …","The external force signal, EXT_FORCE, from outside the PWM …","The external sync signal, EXT_SYNC, from outside the PWM …","","","","","","Initialization from a FORCE_OUT is disabled.","Initialization from a FORCE_OUT is enabled.","","","","","","PWM_A and PWM_B form a complementary PWM pair.","PWM_A and PWM_B outputs are independent PWMs.","","","","","","Local sync (PWM_X) causes initialization.","Master reload from submodule 0 causes initialization. This …","Master sync from submodule 0 causes initialization. This …","EXT_SYNC causes initialization.","","","","","","","","","","","","","","","","","","","","","The local RELOAD signal is used to reload registers.","The master RELOAD signal (from submodule 0) is used to …","","","","","","","","","","","The VAL* registers and the PWM counter are compared using …","The VAL* registers and the PWM counter are compared using …","","","","","","Double switching disabled.","Double switching enabled.","","","","","","PWMX double pulse disabled.","PWMX double pulse enabled.","","","","","","","","","","","Full-cycle reloads disabled.","Full-cycle reloads enabled.","","","","","","Half-cycle reloads disabled.","Half-cycle reloads enabled.","","","","","","Every PWM opportunity","Every 2 PWM opportunities","Every 11 PWM opportunities","Every 12 PWM opportunities","Every 13 PWM opportunities","Every 14 PWM opportunities","Every 15 PWM opportunities","Every 16 PWM opportunities","Every 3 PWM opportunities","Every 4 PWM opportunities","Every 5 PWM opportunities","Every 6 PWM opportunities","Every 7 PWM opportunities","Every 8 PWM opportunities","Every 9 PWM opportunities","Every 10 PWM opportunities","","","","","","Buffered registers of this submodule are loaded and take …","Buffered registers of this submodule are loaded and take …","","","","","","PWM clock frequency = fclk","PWM clock frequency = fclk/2","PWM clock frequency = fclk/4","PWM clock frequency = fclk/8","PWM clock frequency = fclk/16","PWM clock frequency = fclk/32","PWM clock frequency = fclk/64","PWM clock frequency = fclk/128","","","","","","DBLPWM is not split. PWMA and PWMB each have double pulses.","DBLPWM is split to PWMA and PWMB.","CAPTVAL0","","","","","","CVAL0CYC","","","","","","CAPTVAL1","","","","","","CVAL1CYC","","","","","","CAPTVAL2","","","","","","CVAL2CYC","","","","","","CAPTVAL3","","","","","","CVAL3CYC","","","","","","CAPTVAL4","","","","","","CVAL4CYC","","","","","","CAPTVAL5","","","","","","CVAL5CYC","","","","","","PWM_A Fault Disable Mask 0","PWM_B Fault Disable Mask 0","PWM_X Fault Disable Mask 0","","","","","","","","","","","","","","","","PWM_A Fault Disable Mask 1","PWM_B Fault Disable Mask 1","PWM_X Fault Disable Mask 1","","","","","","","","","","","","","","","","Capture A0 FIFO DMA Enable","Capture A1 FIFO DMA Enable","Capture DMA Enable Source Select","Capture B0 FIFO DMA Enable","Capture B1 FIFO DMA Enable","Capture X0 FIFO DMA Enable","Capture X1 FIFO DMA Enable","FIFO Watermark AND Control","Value Registers DMA Enable","","","","","","","","","","","","","","","","Read DMA requests disabled.","Exceeding a FIFO watermark sets the DMA read request. This …","A local sync (VAL1 matches counter) sets the read DMA …","A local reload (STS[RF] being set) sets the read DMA …","","","","","","","","","","","","","","","","","","","","","","","","","","Selected FIFO watermarks are OR’ed together.","Selected FIFO watermarks are AND’ed together.","","","","","","DMA write requests disabled","DMA write requests for the VALx and FRACVALx registers …","DTCNT0","","","","","","DTCNT1","","","","","","Fractional Value 1 Register","","","","","","Fractional Value 2","","","","","","Fractional Value 3","","","","","","Fractional Value 4","","","","","","Fractional Value 5","","","","","","Fractional Cycle PWM Period Enable","Fractional Cycle Placement Enable for PWM_A","Fractional Cycle Placement Enable for PWM_B","Fractional Delay Circuit Power Up","Test Status Bit","","","","","","Disable fractional cycle length for the PWM period.","Enable fractional cycle length for the PWM period.","","","","","","Disable fractional cycle placement for PWM_A.","Enable fractional cycle placement for PWM_A.","","","","","","Disable fractional cycle placement for PWM_B.","Enable fractional cycle placement for PWM_B.","","","","","","Turn off fractional delay logic.","Power up fractional delay logic.","","","","","","Initial Count Register Bits","","","","","","Capture A 0 Interrupt Enable","Capture A 1 Interrupt Enable","Capture B 0 Interrupt Enable","Capture B 1 Interrupt Enable","Compare Interrupt Enables","Capture X 0 Interrupt Enable","Capture X 1 Interrupt Enable","Reload Error Interrupt Enable","Reload Interrupt Enable","","","","","","Interrupt request disabled for STS[CFA0].","Interrupt request enabled for STS[CFA0].","","","","","","Interrupt request disabled for STS[CFA1].","Interrupt request enabled for STS[CFA1].","","","","","","Interrupt request disabled for STS[CFB0].","Interrupt request enabled for STS[CFB0].","","","","","","Interrupt request disabled for STS[CFB1].","Interrupt request enabled for STS[CFB1].","","","","","","The corresponding STS[CMPF] bit will not cause an …","The corresponding STS[CMPF] bit will cause an interrupt …","","","","","","Interrupt request disabled for STS[CFX0].","Interrupt request enabled for STS[CFX0].","","","","","","Interrupt request disabled for STS[CFX1].","Interrupt request enabled for STS[CFX1].","","","","","","STS[REF] CPU interrupt requests disabled","STS[REF] CPU interrupt requests enabled","","","","","","STS[RF] CPU interrupt requests disabled","STS[RF] CPU interrupt requests enabled","PWM_A Output Polarity","PWM_B Output Polarity","PWM_X Output Polarity","PWM_A Fault State","PWM_A Input","PWM_B Fault State","PWM_B Input","PWM_X Fault State","PWM_X Input","","","","","","PWM_A output not inverted. A high level on the PWM_A pin …","PWM_A output inverted. A low level on the PWM_A pin …","","","","","","PWM_B output not inverted. A high level on the PWM_B pin …","PWM_B output inverted. A low level on the PWM_B pin …","","","","","","PWM_X output not inverted. A high level on the PWM_X pin …","PWM_X output inverted. A low level on the PWM_X pin …","","","","","","Output is forced to logic 0 state prior to consideration …","Output is forced to logic 1 state prior to consideration …","Output is tristated.","Output is tristated.","","","","","","","","","","","Output is forced to logic 0 state prior to consideration …","Output is forced to logic 1 state prior to consideration …","Output is tristated.","Output is tristated.","","","","","","","","","","","Output is forced to logic 0 state prior to consideration …","Output is forced to logic 1 state prior to consideration …","Output is tristated.","Output is tristated.","","","","","","Capture Flag A0","Capture Flag A1","Capture Flag B0","Capture Flag B1","Capture Flag X0","Capture Flag X1","Compare Flags","Reload Error Flag","Reload Flag","Registers Updated Flag","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","No compare event has occurred for a particular VALx value.","A compare event has occurred for a particular VALx value.","","","","","","No reload error occurred.","Reload signal occurred with non-coherent data and MCTRL…","","","","","","No new reload cycle since last STS[RF] clearing","New reload cycle since last STS[RF] clearing","","","","","","No register update has occurred since last reload.","At least one of the double buffered registers has been …","Output Trigger Enables","Output Trigger 0 Source Select","Output Trigger 1 Source Select","Trigger frequency","","","","","","PWM_OUT_TRIGx will not set when the counter value matches …","PWM_OUT_TRIGx will set when the counter value matches the …","","","","","","Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port.","Route the PWMA output to the PWM_OUT_TRIG0 port.","","","","","","Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port.","Route the PWMB output to the PWM_OUT_TRIG1 port.","","","","","","Trigger outputs are generated during every PWM period even …","Trigger outputs are generated only during the final PWM …","Value Register 0","","","","","","Value Register 1","","","","","","Value Register 2","","","","","","Value Register 3","","","","","","Value Register 4","","","","","","Value Register 5","","","","","","Alpha Surface Buffer Pointer","Alpha Surface Buffer Pointer","Overlay Color Key High","Overlay Color Key High","Overlay Color Key Low","Overlay Color Key Low","Alpha Surface Control","Alpha Surface Control","Alpha Surface Pitch","Alpha Surface Pitch","Color Space Conversion Coefficient Register 0","Color Space Conversion Coefficient Register 0","Color Space Conversion Coefficient Register 1","Color Space Conversion Coefficient Register 1","Color Space Conversion Coefficient Register 2","Color Space Conversion Coefficient Register 2","Control Register 0","Control Register 0","Control Register 0","Control Register 0","Control Register 0","Control Register 0","Control Register 0","Control Register 0","","Next Frame Pointer","Next Frame Pointer","Alpha Surface Lower Right Coordinate","Alpha Surface Lower Right Coordinate","Alpha Surface Upper Left Coordinate","Alpha Surface Upper Left Coordinate","Output Frame Buffer Pointer","Output Frame Buffer Pointer","Output Frame Buffer Pointer #2","Output Frame Buffer Pointer #2","Output Buffer Control Register","Output Buffer Control Register","Output Buffer Control Register","Output Buffer Control Register","Output Buffer Control Register","Output Buffer Control Register","Output Buffer Control Register","Output Buffer Control Register","Output Surface Lower Right Coordinate","Output Surface Lower Right Coordinate","Output Buffer Pitch","Output Buffer Pitch","Processed Surface Lower Right Coordinate","Processed Surface Lower Right Coordinate","Processed Surface Upper Left Coordinate","Processed Surface Upper Left Coordinate","PXP Alpha Engine A Control Register.","PXP Alpha Engine A Control Register.","PXP Power Control Register","PXP Power Control Register","PS Background Color","PS Background Color","PS Input Buffer Address","PS Input Buffer Address","PS Color Key High","PS Color Key High","PS Color Key Low","PS Color Key Low","Processed Surface (PS) Control Register","Processed Surface (PS) Control Register","Processed Surface (PS) Control Register","Processed Surface (PS) Control Register","Processed Surface (PS) Control Register","Processed Surface (PS) Control Register","Processed Surface (PS) Control Register","Processed Surface (PS) Control Register","PS Scale Offset Register","PS Scale Offset Register","Processed Surface Pitch","Processed Surface Pitch","PS Scale Factor Register","PS Scale Factor Register","PS U/Cb or 2 Plane UV Input Buffer Address","PS U/Cb or 2 Plane UV Input Buffer Address","PS V/Cr Input Buffer Address","PS V/Cr Input Buffer Address","","PXP v2.0 Register Reference Index","PXP v2.0 Register Reference Index","Status Register","Status Register","Status Register","Status Register","Status Register","Status Register","Status Register","Status Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Address pointer for the alpha surface 0 buffer.","","","","","","High range of RGB color key applied to AS buffer. Each …","","","","","","Low range of RGB color key applied to AS buffer. Each …","","","","","","Alpha modifier used when the ALPHA_MULTIPLY or …","Determines how the alpha value is constructed for this …","Setting this bit to logic 0 will not alter the alpha value","Indicates that colorkey functionality is enabled for this …","Indicates the input buffer format for AS.","Indicates a raster operation to perform when enabled","","","","","","","","","","","Indicates that the AS pixel alpha value will be used to …","Indicates that the value in the ALPHA field should be used …","Indicates that the value in the ALPHA field should be used …","Enable ROPs. The ROP field indicates an operation to be …","","","","","","","","","","","","","","","","16-bit pixels with alpha","16-bit pixels with alpha","32-bit pixels with alpha","16-bit pixels without alpha","16-bit pixels without alpha","16-bit pixels without alpha","32-bit pixels without alpha (unpacked 24-bit format)","","","","","","AS AND PS","AS AND nPS","nAS AND PS","AS OR PS","AS OR nPS","nAS OR PS","nPS","nAS","AS NAND PS","AS NOR PS","AS XNOR PS","AS XOR PS","Indicates the number of bytes in memory between two …","","","","","","Bypass the CSC unit in the scaling engine","Two’s compliment Y multiplier coefficient. YUV=0x100 …","Two’s compliment phase offset implicit for CbCr data","Set to 1 when performing YCbCr conversion to RGB","Two’s compliment amplitude offset implicit in the Y data","","","","","","","","","","","","","","","","","","","","","","","","","","Two’s compliment Red V/Cr multiplier coefficient. …","Two’s compliment Blue U/Cb multiplier coefficient. …","","","","","","","","","","","Two’s complement Green V/Cr multiplier coefficient. …","Two’s complement Green U/Cb multiplier coefficient. …","","","","","","","","","","","Select the block size to process.","This bit must be set to zero for normal operation","Enables PXP operation with specified parameters","Enable handshake with LCD controller","Enable the PXP to run continuously","Indicates that the output buffer should be flipped …","Interrupt enable","Next command interrupt enable","Indicates the clockwise rotation to be applied at the …","This bit controls where rotation will occur in the PXP …","Set this bit to zero to enable normal PXP operation","Indicates that the output buffer should be flipped …","","","","","","Process 16x16 pixel blocks.","Process 8x8 pixel blocks.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ROT_0","ROT_180","ROT_270","ROT_90","","","","","","","","","","","","","","","","Select the block size to process.","This bit must be set to zero for normal operation","Enables PXP operation with specified parameters","Enable handshake with LCD controller","Enable the PXP to run continuously","Indicates that the output buffer should be flipped …","Interrupt enable","Next command interrupt enable","Indicates the clockwise rotation to be applied at the …","This bit controls where rotation will occur in the PXP …","Set this bit to zero to enable normal PXP operation","Indicates that the output buffer should be flipped …","","","","","","Process 16x16 pixel blocks.","Process 8x8 pixel blocks.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ROT_0","ROT_180","ROT_270","ROT_90","","","","","","","","","","","","","","","","Select the block size to process.","This bit must be set to zero for normal operation","Enables PXP operation with specified parameters","Enable handshake with LCD controller","Enable the PXP to run continuously","Indicates that the output buffer should be flipped …","Interrupt enable","Next command interrupt enable","Indicates the clockwise rotation to be applied at the …","This bit controls where rotation will occur in the PXP …","Set this bit to zero to enable normal PXP operation","Indicates that the output buffer should be flipped …","","","","","","Process 16x16 pixel blocks.","Process 8x8 pixel blocks.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ROT_0","ROT_180","ROT_270","ROT_90","","","","","","","","","","","","","","","","Select the block size to process.","This bit must be set to zero for normal operation","Enables PXP operation with specified parameters","Enable handshake with LCD controller","Enable the PXP to run continuously","Indicates that the output buffer should be flipped …","Interrupt enable","Next command interrupt enable","Indicates the clockwise rotation to be applied at the …","This bit controls where rotation will occur in the PXP …","Set this bit to zero to enable normal PXP operation","Indicates that the output buffer should be flipped …","","","","","","Process 16x16 pixel blocks.","Process 8x8 pixel blocks.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ROT_0","ROT_180","ROT_270","ROT_90","","","","","","","","","","","","","","","","Indicates that the “next frame” functionality has been …","A pointer to a data structure containing register values …","","","","","","","","","","","This field indicates the lower right X-coordinate (in …","This field indicates the lower right Y-coordinate (in …","","","","","","","","","","","This field indicates the upper left X-coordinate (in …","This field indicates the upper left Y-coordinate (in …","","","","","","","","","","","Current address pointer for the output frame buffer","Current address pointer for the output frame buffer","","","","","","","","","","","When generating an output buffer with an alpha component, …","Indicates that alpha component in output buffer pixels …","Output framebuffer format","Determines how the PXP writes it’s output data","","","","","","","","","","","","","","","","16-bit pixels","16-bit pixels","32-bit pixels","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit pixel in 32 bit DWORD.)","24-bit pixels (packed 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","Interlaced output: only data for field 0 is written to the …","Interlaced output: only data for field 1 is written to the …","Interlaced output: data for field 0 is written to OUTBUF …","All data written in progressive format to the OUTBUF …","When generating an output buffer with an alpha component, …","Indicates that alpha component in output buffer pixels …","Output framebuffer format","Determines how the PXP writes it’s output data","","","","","","","","","","","","","","","","16-bit pixels","16-bit pixels","32-bit pixels","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit pixel in 32 bit DWORD.)","24-bit pixels (packed 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","Interlaced output: only data for field 0 is written to the …","Interlaced output: only data for field 1 is written to the …","Interlaced output: data for field 0 is written to OUTBUF …","All data written in progressive format to the OUTBUF …","When generating an output buffer with an alpha component, …","Indicates that alpha component in output buffer pixels …","Output framebuffer format","Determines how the PXP writes it’s output data","","","","","","","","","","","","","","","","16-bit pixels","16-bit pixels","32-bit pixels","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit pixel in 32 bit DWORD.)","24-bit pixels (packed 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","Interlaced output: only data for field 0 is written to the …","Interlaced output: only data for field 1 is written to the …","Interlaced output: data for field 0 is written to OUTBUF …","All data written in progressive format to the OUTBUF …","When generating an output buffer with an alpha component, …","Indicates that alpha component in output buffer pixels …","Output framebuffer format","Determines how the PXP writes it’s output data","","","","","","","","","","","","","","","","16-bit pixels","16-bit pixels","32-bit pixels","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit pixel in 32 bit DWORD.)","24-bit pixels (packed 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","Interlaced output: only data for field 0 is written to the …","Interlaced output: only data for field 1 is written to the …","Interlaced output: data for field 0 is written to OUTBUF …","All data written in progressive format to the OUTBUF …","Indicates number of horizontal PIXELS in the output …","Indicates the number of vertical PIXELS in the output …","","","","","","","","","","","Indicates the number of bytes in memory between two …","","","","","","This field indicates the lower right X-coordinate (in …","This field indicates the lower right Y-coordinate (in …","","","","","","","","","","","This field indicates the upper left X-coordinate (in …","This field indicates the upper left Y-coordinate (in …","","","","","","","","","","","poter_duff enable","s0 alpha mode","s0 color mode","s0 global alpha","s0 global alpha mode","s0 to s1 factor mode","s1 alpha mode","s1 color mode","s1 global alpha","s1 global alpha mode","s1 to s0 factor mode","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Power control for the PXP.","Select the low power state of the ROT memory.","","","","","","","","","","","Deep Sleep Mode. Low leakage mode, maintain memory …","Light Sleep Mode. Low leakage mode, maintain memory …","Memory is not in low power state.","Shut Down Mode. Shut Down periphery and core, no memory …","Background color (in 24bpp format) for any pixels not …","","","","","","Address pointer for the PS RGB or Y (luma) input buffer.","","","","","","High range of color key applied to PS buffer","","","","","","Low range of color key applied to PS buffer","","","","","","Horizontal pre decimation filter control.","Verticle pre decimation filter control.","PS buffer format. To select between YUV and YCbCr formats, …","Swap bytes in words. For each 16 bit word, the two bytes …","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (3-plane format)","16-bit pixels (3-plane format)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","Horizontal pre decimation filter control.","Verticle pre decimation filter control.","PS buffer format. To select between YUV and YCbCr formats, …","Swap bytes in words. For each 16 bit word, the two bytes …","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (3-plane format)","16-bit pixels (3-plane format)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","Horizontal pre decimation filter control.","Verticle pre decimation filter control.","PS buffer format. To select between YUV and YCbCr formats, …","Swap bytes in words. For each 16 bit word, the two bytes …","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (3-plane format)","16-bit pixels (3-plane format)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","Horizontal pre decimation filter control.","Verticle pre decimation filter control.","PS buffer format. To select between YUV and YCbCr formats, …","Swap bytes in words. For each 16 bit word, the two bytes …","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","Decimate PS by 2.","Decimate PS by 4.","Decimate PS by 8.","Disable pre-decimation filter.","","","","","","16-bit pixels","16-bit pixels","16-bit pixels","32-bit pixels (unpacked 24-bit format)","16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)","16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)","4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)","8-bit monochrome pixels (1-plane Y luma output)","32-bit pixels (1-plane XYUV unpacked)","16-bit pixels (2-plane UV)","16-bit pixels (2-plane UV interleaved bytes)","16-bit pixels (3-plane format)","16-bit pixels (3-plane format)","16-bit pixels (2-plane VU)","16-bit pixels (2-plane VU interleaved bytes)","","","","","","This is a 12 bit fractional representation (0","This is a 12 bit fractional representation (0","","","","","","","","","","","Indicates the number of bytes in memory between two …","","","","","","This is a two bit integer and 12 bit fractional …","This is a two bit integer and 12 bit fractional …","","","","","","","","","","","Address pointer for the PS U/Cb or 2 plane UV Chroma input …","","","","","","Address pointer for the PS V/Cr Chroma input buffer.","","","","","","Indicates the AXI ID of the failing bus operation.","Indicates PXP encountered an AXI read error and processing …","Indicates PXP encountered an AXI write error and …","Indicates the X coordinate of the block currently being …","Indicates the X coordinate of the block currently being …","Indicates current PXP interrupt status","Indicates that the LUT DMA transfer has completed.","Indicates that a command issued with the “Next Command”…","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the AXI ID of the failing bus operation.","Indicates PXP encountered an AXI read error and processing …","Indicates PXP encountered an AXI write error and …","Indicates the X coordinate of the block currently being …","Indicates the X coordinate of the block currently being …","Indicates current PXP interrupt status","Indicates that the LUT DMA transfer has completed.","Indicates that a command issued with the “Next Command”…","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the AXI ID of the failing bus operation.","Indicates PXP encountered an AXI read error and processing …","Indicates PXP encountered an AXI write error and …","Indicates the X coordinate of the block currently being …","Indicates the X coordinate of the block currently being …","Indicates current PXP interrupt status","Indicates that the LUT DMA transfer has completed.","Indicates that a command issued with the “Next Command”…","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the AXI ID of the failing bus operation.","Indicates PXP encountered an AXI read error and processing …","Indicates PXP encountered an AXI write error and …","Indicates the X coordinate of the block currently being …","Indicates the X coordinate of the block currently being …","Indicates current PXP interrupt status","Indicates that the LUT DMA transfer has completed.","Indicates that a command issued with the “Next Command”…","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ROMC","ROMC Address Registers","ROMC Address Registers","ROMC Control Register","ROMC Control Register","ROMC Data Registers","ROMC Data Registers","ROMC Enable Register High","ROMC Enable Register Low","ROMC Enable Register Low","ROMC Status Register","ROMC Status Register","ROMC","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Address Comparator Registers - Indicates the memory …","THUMB Comparator Select - Indicates that this address will …","","","","","","","","","","","Arm patch","THUMB patch (ignore if data fix)","Data Fix Enable - Controls the use of the first 8 address …","ROMC Disable – This bit, when set, disables all ROMC …","","","","","","Address comparator triggers a opcode patch","Address comparator triggers a data fix","","","","","","Does not affect any ROMC functions (default)","Disable all ROMC functions: data fixing, and opcode …","Data Fix Registers - Stores the data used for 1-word data …","","","","","","Enable Address Comparator - This bit enables the …","","","","","","Address comparator disabled","Address comparator enabled, ROMC will trigger a opcode …","ROMC Source Number - Binary encoding of the number of the …","ROMC AHB Multiple Address Comparator matches Indicator - …","","","","","","Address Comparator 0 matched","Address Comparator 1 matched","Address Comparator 15 matched","","","","","","no event or comparator collisions","a collision has occurred","Watchdog Counter Register","Watchdog Counter Register","Watchdog Control and Status Register","Watchdog Control and Status Register","","","WDOG","WDOG","Watchdog Timeout Value Register","Watchdog Timeout Value Register","Watchdog Window Register","Watchdog Window Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","High byte of the Watchdog Counter","Low byte of the Watchdog Counter","","","","","","","","","","","Watchdog Clock","Enables or disables WDOG support for 32-bit (otherwise …","Debug Enable","Watchdog Enable","Watchdog Interrupt Flag","Watchdog Interrupt","Watchdog prescaler","Reconfiguration Success","Stop Enable","Watchdog Test","Unlock status","Allow updates","Wait Enable","Watchdog Window","","","","","","Bus clock","LPO clock","INTCLK (internal clock)","ERCLK (external reference clock)","","","","","","Disables support for 32-bit refresh/unlock command write …","Enables support for 32-bit refresh/unlock command write …","","","","","","Watchdog disabled in chip debug mode.","Watchdog enabled in chip debug mode.","","","","","","Watchdog disabled.","Watchdog enabled.","","","","","","No interrupt occurred.","An interrupt occurred.","","","","","","Watchdog interrupts are disabled. Watchdog resets are not …","Watchdog interrupts are enabled. Watchdog resets are …","","","","","","256 prescaler disabled.","256 prescaler enabled.","","","","","","Reconfiguring WDOG.","Reconfiguration is successful.","","","","","","Watchdog disabled in chip stop mode.","Watchdog enabled in chip stop mode.","","","","","","Watchdog test mode disabled.","Watchdog user mode enabled. (Watchdog test mode disabled.) …","Watchdog test mode enabled, only the low byte is used. CNT…","Watchdog test mode enabled, only the high byte is used. CNT…","","","","","","WDOG is locked.","WDOG is unlocked.","","","","","","Updates not allowed. After the initial configuration, the …","Updates allowed. Software can modify the watchdog …","","","","","","Watchdog disabled in chip wait mode.","Watchdog enabled in chip wait mode.","","","","","","Window mode disabled.","Window mode enabled.","High byte of the timeout value","Low byte of the timeout value","","","","","","","","","","","High byte of Watchdog Window","Low byte of Watchdog Window","","","","","","","","","","","","Parameter Register","Parameter Register","SAI Receive Configuration 1 Register","SAI Receive Configuration 1 Register","SAI Receive Configuration 2 Register","SAI Receive Configuration 2 Register","SAI Receive Configuration 3 Register","SAI Receive Configuration 3 Register","SAI Receive Configuration 4 Register","SAI Receive Configuration 4 Register","SAI Receive Configuration 5 Register","SAI Receive Configuration 5 Register","SAI Receive Control Register","SAI Receive Control Register","SAI Receive Data Register","SAI Receive Data Register","SAI Receive FIFO Register","SAI Receive FIFO Register","SAI Receive Mask Register","SAI Receive Mask Register","I2S","","I2S","","I2S","","I2S","SAI Transmit Configuration 1 Register","SAI Transmit Configuration 1 Register","SAI Transmit Configuration 2 Register","SAI Transmit Configuration 2 Register","SAI Transmit Configuration 3 Register","SAI Transmit Configuration 3 Register","SAI Transmit Configuration 4 Register","SAI Transmit Configuration 4 Register","SAI Transmit Configuration 5 Register","SAI Transmit Configuration 5 Register","SAI Transmit Control Register","SAI Transmit Control Register","SAI Transmit Data Register","SAI Transmit Data Register","SAI Transmit FIFO Register","SAI Transmit FIFO Register","SAI Transmit Mask Register","SAI Transmit Mask Register","Version ID Register","Version ID Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Number of Datalines","FIFO Size","Frame Size","","","","","","","","","","","","","","","","Receive FIFO Watermark","","","","","","Bit Clock Direction","Bit Clock Input","Bit Clock Polarity","Bit Clock Swap","Bit Clock Divide","MCLK Select","Synchronous Mode","","","","","","Bit clock is generated externally in Slave mode.","Bit clock is generated internally in Master mode.","","","","","","No effect.","Internal logic is clocked as if bit clock was externally …","","","","","","Bit Clock is active high with drive outputs on rising edge …","Bit Clock is active low with drive outputs on falling edge …","","","","","","Use the normal bit clock source.","Swap the bit clock source.","","","","","","","","","","","Bus Clock selected.","Master Clock (MCLK) 1 option selected.","Master Clock (MCLK) 2 option selected.","Master Clock (MCLK) 3 option selected.","","","","","","Asynchronous mode.","Synchronous with transmitter.","Channel FIFO Reset","Receive Channel Enable","Word Flag Configuration","","","","","","","","","","","","","","","","FIFO Combine Mode","FIFO Continue on Error","FIFO Packing Mode","Frame Size","Frame Sync Direction","Frame Sync Early","Frame Sync Polarity","MSB First","On Demand Mode","Sync Width","","","","","","FIFO combine mode disabled.","FIFO combine mode enabled on FIFO writes (from receive …","FIFO combine mode enabled on FIFO reads (by software).","FIFO combine mode enabled on FIFO writes (from receive …","","","","","","On FIFO error, the SAI will continue from the start of the …","On FIFO error, the SAI will continue from the same word …","","","","","","FIFO packing is disabled","8-bit FIFO packing is enabled","16-bit FIFO packing is enabled","","","","","","","","","","","Frame Sync is generated externally in Slave mode.","Frame Sync is generated internally in Master mode.","","","","","","Frame sync asserts with the first bit of the frame.","Frame sync asserts one bit before the first bit of the …","","","","","","Frame sync is active high.","Frame sync is active low.","","","","","","LSB is received first.","MSB is received first.","","","","","","Internal frame sync is generated continuously.","Internal frame sync is generated when the FIFO warning …","","","","","","First Bit Shifted","Word 0 Width","Word N Width","","","","","","","","","","","","","","","","Bit Clock Enable","Debug Enable","FIFO Error Flag","FIFO Error Interrupt Enable","FIFO Reset","FIFO Request DMA Enable","FIFO Request Flag","FIFO Request Interrupt Enable","FIFO Warning DMA Enable","FIFO Warning Flag","FIFO Warning Interrupt Enable","Receiver Enable","Sync Error Flag","Sync Error Interrupt Enable","Software Reset","Stop Enable","Word Start Flag","Word Start Interrupt Enable","","","","","","Receive bit clock is disabled.","Receive bit clock is enabled.","","","","","","Receiver is disabled in Debug mode, after completing the …","Receiver is enabled in Debug mode.","","","","","","Receive overflow not detected.","Receive overflow detected.","","","","","","Disables the interrupt.","Enables the interrupt.","","","","","","No effect.","FIFO reset.","","","","","","Disables the DMA request.","Enables the DMA request.","","","","","","Receive FIFO watermark not reached.","Receive FIFO watermark has been reached.","","","","","","Disables the interrupt.","Enables the interrupt.","","","","","","Disables the DMA request.","Enables the DMA request.","","","","","","No enabled receive FIFO is full.","Enabled receive FIFO is full.","","","","","","Disables the interrupt.","Enables the interrupt.","","","","","","Receiver is disabled.","Receiver is enabled, or receiver has been disabled and has …","","","","","","Sync error not detected.","Frame sync error detected.","","","","","","Disables interrupt.","Enables interrupt.","","","","","","No effect.","Software reset.","","","","","","Receiver disabled in Stop mode.","Receiver enabled in Stop mode.","","","","","","Start of word not detected.","Start of word detected.","","","","","","Disables interrupt.","Enables interrupt.","Receive Data Register","","","","","","Receive Channel Pointer","Read FIFO Pointer","Write FIFO Pointer","","","","","","No effect.","FIFO combine is enabled for FIFO reads and this FIFO will …","","","","","","","","","","","Receive Word Mask","","","","","","Word N is enabled.","Word N is masked.","Transmit FIFO Watermark","","","","","","Bit Clock Direction","Bit Clock Input","Bit Clock Polarity","Bit Clock Swap","Bit Clock Divide","MCLK Select","Synchronous Mode","","","","","","Bit clock is generated externally in Slave mode.","Bit clock is generated internally in Master mode.","","","","","","No effect.","Internal logic is clocked as if bit clock was externally …","","","","","","Bit clock is active high with drive outputs on rising edge …","Bit clock is active low with drive outputs on falling edge …","","","","","","Use the normal bit clock source.","Swap the bit clock source.","","","","","","","","","","","Bus Clock selected.","Master Clock (MCLK) 1 option selected.","Master Clock (MCLK) 2 option selected.","Master Clock (MCLK) 3 option selected.","","","","","","Asynchronous mode.","Synchronous with receiver.","Channel FIFO Reset","Transmit Channel Enable","Word Flag Configuration","","","","","","","","","","","","","","","","Channel Mode","FIFO Combine Mode","FIFO Continue on Error","FIFO Packing Mode","Frame size","Frame Sync Direction","Frame Sync Early","Frame Sync Polarity","MSB First","On Demand Mode","Sync Width","","","","","","TDM mode, transmit data pins are tri-stated when slots are …","Output mode, transmit data pins are never tri-stated and …","","","","","","FIFO combine mode disabled.","FIFO combine mode enabled on FIFO reads (from transmit …","FIFO combine mode enabled on FIFO writes (by software).","FIFO combine mode enabled on FIFO reads (from transmit …","","","","","","On FIFO error, the SAI will continue from the start of the …","On FIFO error, the SAI will continue from the same word …","","","","","","FIFO packing is disabled","8-bit FIFO packing is enabled","16-bit FIFO packing is enabled","","","","","","","","","","","Frame sync is generated externally in Slave mode.","Frame sync is generated internally in Master mode.","","","","","","Frame sync asserts with the first bit of the frame.","Frame sync asserts one bit before the first bit of the …","","","","","","Frame sync is active high.","Frame sync is active low.","","","","","","LSB is transmitted first.","MSB is transmitted first.","","","","","","Internal frame sync is generated continuously.","Internal frame sync is generated when the FIFO warning …","","","","","","First Bit Shifted","Word 0 Width","Word N Width","","","","","","","","","","","","","","","","Bit Clock Enable","Debug Enable","FIFO Error Flag","FIFO Error Interrupt Enable","FIFO Reset","FIFO Request DMA Enable","FIFO Request Flag","FIFO Request Interrupt Enable","FIFO Warning DMA Enable","FIFO Warning Flag","FIFO Warning Interrupt Enable","Sync Error Flag","Sync Error Interrupt Enable","Software Reset","Stop Enable","Transmitter Enable","Word Start Flag","Word Start Interrupt Enable","","","","","","Transmit bit clock is disabled.","Transmit bit clock is enabled.","","","","","","Transmitter is disabled in Debug mode, after completing …","Transmitter is enabled in Debug mode.","","","","","","Transmit underrun not detected.","Transmit underrun detected.","","","","","","Disables the interrupt.","Enables the interrupt.","","","","","","No effect.","FIFO reset.","","","","","","Disables the DMA request.","Enables the DMA request.","","","","","","Transmit FIFO watermark has not been reached.","Transmit FIFO watermark has been reached.","","","","","","Disables the interrupt.","Enables the interrupt.","","","","","","Disables the DMA request.","Enables the DMA request.","","","","","","No enabled transmit FIFO is empty.","Enabled transmit FIFO is empty.","","","","","","Disables the interrupt.","Enables the interrupt.","","","","","","Sync error not detected.","Frame sync error detected.","","","","","","Disables interrupt.","Enables interrupt.","","","","","","No effect.","Software reset.","","","","","","Transmitter disabled in Stop mode.","Transmitter enabled in Stop mode.","","","","","","Transmitter is disabled.","Transmitter is enabled, or transmitter has been disabled …","","","","","","Start of word not detected.","Start of word detected.","","","","","","Disables interrupt.","Enables interrupt.","Transmit Data Register","","","","","","Read FIFO Pointer","Write Channel Pointer","Write FIFO Pointer","","","","","","","","","","","No effect.","FIFO combine is enabled for FIFO writes and this FIFO will …","","","","","","Transmit Word Mask","","","","","","Word N is enabled.","Word N is masked. The transmit data pins are tri-stated or …","Feature Specification Number","Major Version Number","Minor Version Number","","","","","","Standard feature set.","","","","","","","","","","","Master Bus (AXI) Control Register 0","Master Bus (AXI) Control Register 0","Master Bus (AXI) Control Register 1","Master Bus (AXI) Control Register 1","Base Register 0 (For SDRAM CS0 device)","Base Register 0 (For SDRAM CS0 device)","Base Register 1 (For SDRAM CS1 device)","Base Register 1 (For SDRAM CS1 device)","Base Register 2 (For SDRAM CS2 device)","Base Register 2 (For SDRAM CS2 device)","Base Register 3 (For SDRAM CS3 device)","Base Register 3 (For SDRAM CS3 device)","Base Register 4 (For NAND device)","Base Register 4 (For NAND device)","Base Register 5 (For NOR device)","Base Register 5 (For NOR device)","Base Register 6 (For PSRAM device)","Base Register 6 (For PSRAM device)","Base Register 7 (For DBI-B (MIPI Display Bus Interface …","Base Register 7 (For DBI-B (MIPI Display Bus Interface …","Base Register 8 (For NAND device)","Base Register 8 (For NAND device)","DBI-B control register 0","DBI-B control register 0","DBI-B control register 1","DBI-B control register 1","DLL Control Register","DLL Control Register","Interrupt Enable Register","Interrupt Enable Register","Interrupt Enable Register","Interrupt Enable Register","IO Mux Control Register","IO Mux Control Register","IP Command register","IP Command register","IP Command control register 0","IP Command control register 0","IP Command control register 1","IP Command control register 1","IP Command control register 2","IP Command control register 2","RX DATA register (for IP Command)","RX DATA register (for IP Command)","TX DATA register (for IP Command)","TX DATA register (for IP Command)","","Module Control Register","Module Control Register","NAND control register 0","NAND control register 0","NAND control register 1","NAND control register 1","NAND control register 2","NAND control register 2","NAND control register 3","NAND control register 3","NOR control register 0","NOR control register 0","NOR control register 1","NOR control register 1","NOR control register 2","NOR control register 2","NOR control register 3","NOR control register 3","SEMC","SDRAM control register 0","SDRAM control register 0","SDRAM control register 1","SDRAM control register 1","SDRAM control register 2","SDRAM control register 2","SDRAM control register 3","SDRAM control register 3","","SEMC","SRAM control register 0","SRAM control register 0","SRAM control register 1","SRAM control register 1","SRAM control register 2","SRAM control register 2","SRAM control register 3","Status register 0","Status register 0","Status register 1","Status register 10","Status register 11","Status register 12","Status register 12","Status register 13","Status register 13","Status register 14","Status register 15","Status register 2","Status register 2","Status register 3","Status register 4","Status register 5","Status register 6","Status register 7","Status register 8","Status register 9","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Weight of Aging","Weight of QoS","Weight of Slave Hit (Read/Write switch)","Weight of Slave Hit (no read/write switch)","","","","","","","","","","","","","","","","","","","","","Weight of Aging","Weight of Bank Rotation","Weight of Page Hit","Weight of QoS","Weight of Read/Write switch","","","","","","","","","","","","","","","","","","","","","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Base Address","Memory size","Valid","","","","","","","","","","","4KB","8KB","4MB","8MB","16MB","32MB","64MB","128MB","256MB","512MB","1GB","2GB","16KB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","4GB","32KB","4GB","4GB","64KB","128KB","256KB","512KB","1MB","2MB","","","","","","Burst Length","Column Address bit width","Port Size","","","","","","1","2","4","8","16","32","64","64","","","","","","12 Bits","11 Bits","2 Bits","12 Bits","12 Bits","12 Bits","12 Bits","12 Bits","10 Bits","9 Bits","8 Bits","7 Bits","6 Bits","5 Bits","4 Bits","3 Bits","","","","","","8bit","16bit","CSX Hold Time","CSX interval min time","CSX Setup Time","RDX High Time","RDX Low Time","WRX High Time","WRX Low Time","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DLL calibration enable.","Software could force a reset on DLL by setting this field …","Slave clock delay line delay cell number selection …","Slave clock delay line delay cell number selection …","The delay target for slave delay line is: …","","","","","","","","","","","","","","","","","","","","","","","","","","AXI bus error interrupt enable","AXI command error interrupt enable","IP command done interrupt enable","IP command error interrupt enable","This bit enable/disable the NDNOPEND interrupt generation.","This bit enable/disable the NDPAGEEND interrupt generation.","","","","","","","","","","","","","","","","","","","","","","","","","","Disable","Enable","","","","","","Disable","Enable","AXI bus error interrupt","AXI command error interrupt","IP command normal done interrupt","IP command error done interrupt","This interrupt is generated when all pending AXI write …","This interrupt is generated when the last address of one …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SEMC_A8 output selection","SEMC_CLKX0 function selection","SEMC_CLKX1 function selection","SEMC_CSX0 output selection","SEMC_CSX1 output selection","SEMC_CSX2 output selection","SEMC_CSX3 output selection","SEMC_RDY function selection","","","","","","SDRAM Address bit (A8)","NAND CE#","NOR CE#","PSRAM CE#","DBI CSX","SDRAM Address bit (A8)","SDRAM Address bit (A8)","SDRAM Address bit (A8)","","","","","","NOR clock","SRAM clock","","","","","","NOR clock","SRAM clock","","","","","","NOR/PSRAM Address bit 24 (A24)","SDRAM CS1","SDRAM CS2","SDRAM CS3","NAND CE#","NOR CE#","PSRAM CE#","DBI CSX","","","","","","NOR/PSRAM Address bit 25 (A25)","SDRAM CS1","SDRAM CS2","SDRAM CS3","NAND CE#","NOR CE#","PSRAM CE#","DBI CSX","","","","","","NOR/PSRAM Address bit 26 (A26)","SDRAM CS1","SDRAM CS2","SDRAM CS3","NAND CE#","NOR CE#","PSRAM CE#","DBI CSX","","","","","","NOR/PSRAM Address bit 27 (A27)","SDRAM CS1","SDRAM CS2","SDRAM CS3","NAND CE#","NOR CE#","PSRAM CE#","DBI CSX","","","","","","NAND Ready/Wait# input","SDRAM CS1","SDRAM CS2","SDRAM CS3","NOR CE#","PSRAM CE#","DBI CSX","NOR/PSRAM Address bit 27","SDRAM Commands: 0x8: READ 0x9: WRITE 0xA: MODESET 0xB: …","This field should be written with 0xA55A when trigging an …","","","","","","","","","","","Slave address","","","","","","Data Size in Byte","NAND Extended Address","","","","","","4","1","2","3","4","4","4","4","","","","","","Byte Mask for Byte 0 (IPTXD bit 7:0)","Byte Mask for Byte 1 (IPTXD bit 15:8)","Byte Mask for Byte 2 (IPTXD bit 23:16)","Byte Mask for Byte 3 (IPTXD bit 31:24)","","","","","","Byte Unmasked","Byte Masked","","","","","","Byte Unmasked","Byte Masked","","","","","","Byte Unmasked","Byte Masked","","","","","","Byte Unmasked","Byte Masked","no description available","","","","","","no description available","","","","","","Bus timeout cycles","Command Execution timeout cycles","Select DLL delay chain clock input.","DQS (read strobe) mode","Select DQS source when DQSMD and DLLSEL both set.","Module Disable","Software Reset","WAIT/RDY# polarity for NOR/PSRAM","WAIT/RDY# polarity for NAND","","","","","","255*1","255<em>2 - 255</em>2^30","255<em>2 - 255</em>2^30","255<em>2 - 255</em>2^30","255*2^31","255<em>2 - 255</em>2^30","255<em>2 - 255</em>2^30","255<em>2 - 255</em>2^30","255<em>2 - 255</em>2^30","255<em>2 - 255</em>2^30","255<em>2 - 255</em>2^30","","","","","","","","","","","DLL delay chain clock input is from NAND device’s DQS …","DLL delay chain clock input is from internal clock. For …","","","","","","Dummy read strobe loopbacked internally","Dummy read strobe loopbacked from DQS pad","","","","","","SDRAM/NOR/SRAM read clock source is from DQS pad in …","SDRAM/NOR/SRAM read clock source is from DLL delay chain …","","","","","","Module enabled","Master disabled.","","","","","","","","","","","Low active","High active","","","","","","Low active","High active","Burst Length","Column address bit number","EDO mode enabled","Port Size","Select NAND controller mode.","","","","","","1","2","4","8","16","32","64","64","","","","","","16","15","14","13","12","11","10","9","","","","","","EDO mode disabled","EDO mode enabled","","","","","","8bit","16bit","","","","","","Asynchronous mode is enabled.","Synchronous mode is enabled.","CE hold time","CE# interval time","CE setup time","RE# HIGH time","RE# LOW time","Turnaround time","WE# HIGH time","WE# LOW time","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ALE to WRITE Data start wait time","RE# HIGH to WE# LOW wait time","Ready to RE# LOW min wait time","WE# HIGH to busy wait time","WE# HIGH to RE# LOW wait time","","","","","","","","","","","","","","","","","","","","","","","","","","NAND CLE Option","NAND option bit 1","NAND option bit 2","NAND option bit 3","Read Data Hold cycle time.","Read Data Setup cycle time.","Write Data Hold cycle time.","Write Data Setup cycle time.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ADV# level control during address hold state","ADV# polarity","Address Mode","Burst Length","Column Address bit width","Port Size","Select NOR controller mode.","","","","","","ADV# is high during address hold state.","ADV# is low during address hold state.","","","","","","ADV# is Low Active. In ASYNC mode, device sample address …","ADV# is High Active. In ASYNC mode, device sample address …","","","","","","Address/Data MUX mode","Advanced Address/Data MUX mode","Address/Data non-MUX mode","Address/Data non-MUX mode","","","","","","1","2","4","8","16","32","64","64","","","","","","12 Bits","11 Bits","2 Bits","12 Bits","12 Bits","12 Bits","12 Bits","12 Bits","10 Bits","9 Bits","8 Bits","7 Bits","6 Bits","5 Bits","4 Bits","3 Bits","","","","","","8bit","16bit","","","","","","Asynchronous mode is enabled.","Synchronous mode is enabled.","Address hold time","Address setup time","CE hold min time (CEH+1) cycle","CE setup time cycle","RE HIGH time (REH+1) cycle","RE LOW time (REL+1) cycle","WE HIGH time (WEH+1) cycle","WE LOW time (WEL+1) cycle","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Address to write data hold time cycle","CE# interval min time","Latency count","Read cycle time","Read cycle hold time","Turnaround time cycle","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Address hold time for synchronous read","Address setup time for synchronous read","","","","","","","","","","","2 Bank selection bit","Burst Length","CAS Latency","Column address bit number","Column 8 selection bit","Port Size","","","","","","SDRAM device has 4 banks.","SDRAM device has 2 banks.","","","","","","1","2","4","8","8","8","8","8","","","","","","1","1","2","3","","","","","","","","","","","Column address bit number is decided by COL field.","Column address bit number is 8. COL field is ignored.","12 bit","11 bit","10 bit","9 bit","","","","","","8bit","16bit","ACT to Precharge minimum time","ACT to Read/Write wait time","CKE OFF minimum time","PRECHARGE to ACT/Refresh wait time","Refresh recovery time","Write recovery time","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ACT to ACT wait time","SDRAM Idle timeout","Refresh to Refresh wait time","Self Refresh Recovery time","","","","","","","","","","","IDLE timeout period is 256*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","IDLE timeout period is ITO*Prescale period.","","","","","","","","","","","Prescaler timer period","Refresh burst length","Refresh enable","Refresh timer period","Refresh urgent threshold","","","","","","256*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","PRESCALE*16 cycle","","","","","","1","2","3","4","5","6","7","8","","","","","","","","","","","256*Prescaler period","RT*Prescaler period","RT*Prescaler period","RT*Prescaler period","RT*Prescaler period","RT*Prescaler period","RT*Prescaler period","RT*Prescaler period","RT*Prescaler period","RT*Prescaler period","","","","","","256*Prescaler period","UT*Prescaler period","UT*Prescaler period","UT*Prescaler period","UT*Prescaler period","UT*Prescaler period","UT*Prescaler period","UT*Prescaler period","UT*Prescaler period","UT*Prescaler period","ADV# level control during address hold state","ADV# polarity","Address Mode","Burst Length","Column Address bit width","Port Size","Select SRAM controller mode.","","","","","","ADV# is high during address hold state.","ADV# is low during address hold state.","","","","","","ADV# is Low Active. In ASYNC mode, device sample address …","ADV# is High Active. In ASYNC mode, device sample address …","","","","","","Address/Data MUX mode","Advanced Address/Data MUX mode","Address/Data non-MUX mode","Address/Data non-MUX mode","","","","","","1","2","4","8","16","32","64","64","","","","","","12 Bits","11 Bits","2 Bits","12 Bits","12 Bits","12 Bits","12 Bits","12 Bits","10 Bits","9 Bits","8 Bits","7 Bits","6 Bits","5 Bits","4 Bits","3 Bits","","","","","","8bit","16bit","","","","","","Asynchronous mode is enabled.","Synchronous mode is enabled.","Address hold time","Address setup time","CE hold min time (CEH+1) cycle","CE setup time cycle","RE HIGH time (REH+1) cycle","RE LOW time (REL+1) cycle","WE HIGH time (WEH+1) cycle","WE LOW time (WEL+1) cycle","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Address to write data hold time cycle","CE# interval min time","Latency count","Read cycle time","Read cycle hold time","Turnaround time cycle","Write Data hold time WDH cycle","Write Data setup time (WDS+1) cycle","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicating whether SEMC is in IDLE state.","Indicating NAND device Ready/WAIT# pin level.","","","","","","","","","","","NAND device is not ready","NAND device is ready","This field indicating the last write address (AXI command) …","","","","","","Sample clock reference delay line locked.","Sample clock reference delay line delay cell number …","Sample clock slave delay line locked.","Sample clock slave delay line delay cell number selection .","","","","","","","","","","","","","","","","","","","","","This field indicating whether there is pending AXI command …","","","","","","No pending","Pending","SNVS_HP Command Register","SNVS_HP Command Register","SNVS_HP Control Register","SNVS_HP Control Register","SNVS_HP High Assurance Counter IV Register","SNVS_HP High Assurance Counter IV Register","SNVS_HP High Assurance Counter Register","SNVS_HP High Assurance Counter Register","SNVS_HP Lock Register","SNVS_HP Lock Register","SNVS_HP Real Time Counter LSB Register","SNVS_HP Real Time Counter LSB Register","SNVS_HP Real Time Counter MSB Register","SNVS_HP Real Time Counter MSB Register","SNVS_HP Security Interrupt Control Register","SNVS_HP Security Interrupt Control Register","SNVS_HP Status Register","SNVS_HP Status Register","SNVS_HP Security Violation Control Register","SNVS_HP Security Violation Control Register","SNVS_HP Security Violation Status Register","SNVS_HP Security Violation Status Register","SNVS_HP Time Alarm LSB Register","SNVS_HP Time Alarm LSB Register","SNVS_HP Time Alarm MSB Register","SNVS_HP Time Alarm MSB Register","SNVS_HP Version ID Register 1","SNVS_HP Version ID Register 1","SNVS_HP Version ID Register 2","SNVS_HP Version ID Register 2","","SNVS_LP Control Register","SNVS_LP Control Register","SNVS_LP General Purpose Registers 0 .. 7","SNVS_LP General Purpose Registers 0 .. 7","SNVS_LP General Purpose Register 0 (legacy alias)","SNVS_LP General Purpose Register 0 (legacy alias)","SNVS_LP General Purpose Registers 0 .. 3","SNVS_LP General Purpose Registers 0 .. 3","SNVS_LP Lock Register","SNVS_LP Lock Register","SNVS_LP Master Key Control Register","SNVS_LP Master Key Control Register","SNVS_LP Power Glitch Detector Register","SNVS_LP Power Glitch Detector Register","SNVS_LP Secure Monotonic Counter LSB Register","SNVS_LP Secure Monotonic Counter LSB Register","SNVS_LP Secure Monotonic Counter MSB Register","SNVS_LP Secure Monotonic Counter MSB Register","SNVS_LP Status Register","SNVS_LP Status Register","SNVS_LP Secure Real Time Counter LSB Register","SNVS_LP Secure Real Time Counter LSB Register","SNVS_LP Secure Real Time Counter MSB Register","SNVS_LP Secure Real Time Counter MSB Register","SNVS_LP Security Violation Control Register","SNVS_LP Security Violation Control Register","SNVS_LP Time Alarm Register","SNVS_LP Time Alarm Register","SNVS_LP Tamper Detectors Configuration Register","SNVS_LP Tamper Detectors Configuration Register","SNVS_LP Zeroizable Master Key Register","SNVS_LP Zeroizable Master Key Register","SNVS","","SNVS","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","High Assurance Counter Clear When set, it clears the High …","High Assurance Counter Enable This bit controls the SSM …","High Assurance Counter Load When set, it loads the High …","High Assurance Counter Stop This bit can be set only when …","LP Software Reset When set to 1, most registers in the …","LP Software Reset Disable When set, disables the LP …","Master Key Select Enable When not set, the one time …","Non-Privileged Software Access Enable When set, allows …","Program Zeroizable Master Key This bit activates ZMK …","SSM Soft Fail to Non-Secure State Transition Disable When …","SSM State Transition Transition state of the system …","SSM Secure to Trusted State Transition Disable When set, …","Software Fatal Security Violation When set, the system …","LP Software Security Violation When set, SNVS_LP treats …","Software Security Violation When set, the system security …","","","","","","No Action","Clear the HAC","","","","","","High Assurance Counter is disabled","High Assurance Counter is enabled","","","","","","No Action","Load the HAC","","","","","","","","","","","No Action","Reset LP section","","","","","","LP software reset is enabled","LP software reset is disabled","","","","","","OTP master key is selected as an SNVS master key","SNVS master key is selected according to the setting of …","","","","","","","","","","","No Action","Activate hardware key programming mechanism","","","","","","Soft Fail to Non-Secure State transition is enabled","Soft Fail to Non-Secure State transition is disabled","","","","","","","","","","","Secure to Trusted State transition is enabled","Secure to Trusted State transition is disabled","","","","","","","","","","","","","","","","Button Configuration","Button interrupt mask","Disable periodic interrupt in the functional interrupt","HP Real Time Counter Calibration Enabled Indicates that …","HP Calibration Value Defines signed calibration value for …","HP Time Alarm Enable When set, the time alarm interrupt is …","HP Time Synchronize","HP Periodic Interrupt Enable The periodic interrupt can be …","Periodic Interrupt Frequency Defines frequency of the …","HP Real Time Counter Enable","","","","","","","","","","","","","","","","Periodic interrupt will trigger a functional interrupt","Disable periodic interrupt in the function interrupt","","","","","","HP Timer calibration disabled","HP Timer calibration enabled","","","","","","+0 counts per each 32768 ticks of the counter","+1 counts per each 32768 ticks of the counter","+15 counts per each 32768 ticks of the counter","-16 counts per each 32768 ticks of the counter","-15 counts per each 32768 ticks of the counter","+2 counts per each 32768 ticks of the counter","-2 counts per each 32768 ticks of the counter","-1 counts per each 32768 ticks of the counter","","","","","","HP Time Alarm Interrupt is disabled","HP Time Alarm Interrupt is enabled","","","","","","No Action","Synchronize the HP Time Counter to the LP Time Counter","","","","","","HP Periodic Interrupt is disabled","HP Periodic Interrupt is enabled","","","","","","bit 0 of the HPRTCLR is selected as a source of the …","bit 1 of the HPRTCLR is selected as a source of the …","bit 10 of the HPRTCLR is selected as a source of the …","bit 11 of the HPRTCLR is selected as a source of the …","bit 12 of the HPRTCLR is selected as a source of the …","bit 13 of the HPRTCLR is selected as a source of the …","bit 14 of the HPRTCLR is selected as a source of the …","bit 15 of the HPRTCLR is selected as a source of the …","bit 2 of the HPRTCLR is selected as a source of the …","bit 3 of the HPRTCLR is selected as a source of the …","bit 4 of the HPRTCLR is selected as a source of the …","bit 5 of the HPRTCLR is selected as a source of the …","bit 6 of the HPRTCLR is selected as a source of the …","bit 7 of the HPRTCLR is selected as a source of the …","bit 8 of the HPRTCLR is selected as a source of the …","bit 9 of the HPRTCLR is selected as a source of the …","","","","","","RTC is disabled","RTC is enabled","High Assurance Counter Initial Value This register is used …","","","","","","High Assurance Counter When the HAC_EN bit is set and the …","","","","","","General Purpose Register Soft Lock When set, prevents any …","High Assurance Counter Lock When set, prevents any writes …","HP Security Interrupt Control Register Lock When set, …","HP Security Violation Control Register Lock When set, …","LP Calibration Soft Lock When set, prevents any writes to …","LP Security Violation Control Register Soft Lock When set, …","LP Tamper Detectors Configuration Register Soft Lock When …","Monotonic Counter Soft Lock When set, prevents any writes …","Master Key Select Soft Lock When set, prevents any writes …","Secure Real Time Counter Soft Lock When set, prevents any …","Zeroizable Master Key Read Soft Lock When set, prevents …","Zeroizable Master Key Write Soft Lock When set, prevents …","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access (increment) is allowed","Write access (increment) is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Write access is allowed","Write access is not allowed","","","","","","Read access is allowed (only in software Programming mode)","Read access is not allowed","","","","","","Write access is allowed","Write access is not allowed","HP Real Time Counter least-significant 32 bits","","","","","","HP Real Time Counter The most-significant 15 bits of the …","","","","","","LP Security Violation Interrupt Enable This bit enables …","Security Violation 0 Interrupt Enable Setting this bit to …","Security Violation 1 Interrupt Enable Setting this bit to …","Security Violation 2 Interrupt Enable Setting this bit to …","Security Violation 3 Interrupt Enable Setting this bit to …","Security Violation 4 Interrupt Enable Setting this bit to …","Security Violation 5 Interrupt Enable Setting this bit to …","","","","","","LP Security Violation Interrupt is Disabled","LP Security Violation Interrupt is Enabled","","","","","","Security Violation 0 Interrupt is Disabled","Security Violation 0 Interrupt is Enabled","","","","","","Security Violation 1 Interrupt is Disabled","Security Violation 1 Interrupt is Enabled","","","","","","Security Violation 2 Interrupt is Disabled","Security Violation 2 Interrupt is Enabled","","","","","","Security Violation 3 Interrupt is Disabled","Security Violation 3 Interrupt is Enabled","","","","","","Security Violation 4 Interrupt is Disabled","Security Violation 4 Interrupt is Enabled","","","","","","Security Violation 5 Interrupt is Disabled","Security Violation 5 Interrupt is Enabled","Button Interrupt Signal ipi_snvs_btn_int_b was asserted.","Button Value of the BTN input","HP Time Alarm Indicates that the HP Time Alarm has …","Low Power Disable If 1, the low power section has been …","One Time Programmable Master Key Syndrome In the case of a …","One Time Programmable Master Key is Equal to Zero","Periodic Interrupt Indicates that periodic interrupt has …","Security Configuration This field reflects the settings of …","System Security Monitor State This field contains the …","Zeroizable Master Key is Equal to Zero","","","","","","","","","","","","","","","","No time alarm interrupt occurred.","A time alarm interrupt occurred.","","","","","","","","","","","","","","","","The OTPMK is not zero.","The OTPMK is zero.","","","","","","No periodic interrupt occurred.","A periodic interrupt occurred.","","","","","","CLOSED Configuration","FAB Configuration","OPEN Configuration","","","","","","Init","Hard Fail","Non-Secure","Trusted","Secure","Soft Fail","Init Intermediate (transition state between Init and Check …","Check","","","","","","The ZMK is not zero.","The ZMK is zero.","LP Security Violation Configuration This field configures …","Security Violation 0 Security Violation Configuration This …","Security Violation 1 Security Violation Configuration This …","Security Violation 2 Security Violation Configuration This …","Security Violation 3 Security Violation Configuration This …","Security Violation 4 Security Violation Configuration This …","Security Violation 5 Security Violation Configuration This …","","","","","","LP security violation is disabled","LP security violation is a non-fatal violation","LP security violation is a fatal violation","","","","","","Security Violation 0 is a non-fatal violation","Security Violation 0 is a fatal violation","","","","","","Security Violation 1 is a non-fatal violation","Security Violation 1 is a fatal violation","","","","","","Security Violation 2 is a non-fatal violation","Security Violation 2 is a fatal violation","","","","","","Security Violation 3 is a non-fatal violation","Security Violation 3 is a fatal violation","","","","","","Security Violation 4 is a non-fatal violation","Security Violation 4 is a fatal violation","","","","","","Security Violation 5 is disabled","Security Violation 5 is a non-fatal violation","Security Violation 5 is a fatal violation","LP Security Violation A security volation was detected in …","Security Violation 0 security violation was detected.","Security Violation 1 security violation was detected.","Security Violation 2 security violation was detected.","Security Violation 3 security violation was detected.","Security Violation 4 security violation was detected.","Security Violation 5 security violation was detected.","Software Fatal Security Violation This bit is a read-only …","LP Software Security Violation This bit is a read-only …","Software Security Violation This bit is a read-only copy …","Zeroizable Master Key Error Correcting Code Check Failure …","Zeroizable Master Key Syndrome The ZMK syndrome indicates …","","","","","","","","","","","No Security Violation 0 security violation was detected.","Security Violation 0 security violation was detected.","","","","","","No Security Violation 1 security violation was detected.","Security Violation 1 security violation was detected.","","","","","","No Security Violation 2 security violation was detected.","Security Violation 2 security violation was detected.","","","","","","No Security Violation 3 security violation was detected.","Security Violation 3 security violation was detected.","","","","","","No Security Violation 4 security violation was detected.","Security Violation 4 security violation was detected.","","","","","","No Security Violation 5 security violation was detected.","Security Violation 5 security violation was detected.","","","","","","","","","","","","","","","","","","","","","ZMK ECC Failure was not detected.","ZMK ECC Failure was detected.","","","","","","HP Time Alarm, 32 least-significant bits","","","","","","HP Time Alarm, most-significant 15 bits","","","","","","SNVS block ID","SNVS block major version number","SNVS block minor version number","","","","","","","","","","","","","","","","SNVS Configuration Options","SNVS ECO Revision","SNVS Integration Options","IP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5","","","","","","","","","","","","","","","","","","","","","This field configures the button press time out values for …","This field configures the amount of debounce time for the …","Dumb PMIC Enabled When set, software can control the …","General Purpose Registers Zeroization Disable","LP Calibration Enable When set, enables the SRTC …","LP Calibration Value Defines signed calibration value for …","LP Time Alarm Enable When set, the SNVS functional …","LP Wake-Up Interrupt Enable This interrupt line should be …","Monotonic Counter Enabled and Valid When set, the MC can …","The ON_TIME field is used to configure the period of time …","PMIC On Request Enable The value written to PK_EN will be …","PMIC On Request Override The value written to PK_OVERRIDE …","Power Glitch Enable By default the detection of a power …","Secure Real Time Counter Enabled and Valid When set, the …","If this bit is 1, in the case of a security violation the …","Turn off System Power Asserting this bit causes a signal …","","","","","","","","","","","","","","","","Smart PMIC enabled.","Dumb PMIC enabled.","","","","","","","","","","","SRTC Time calibration is disabled.","SRTC Time calibration is enabled.","","","","","","+0 counts per each 32768 ticks of the counter clock","+1 counts per each 32768 ticks of the counter clock","+15 counts per each 32768 ticks of the counter clock","-16 counts per each 32768 ticks of the counter clock","-15 counts per each 32768 ticks of the counter clock","+2 counts per each 32768 ticks of the counter clock","-2 counts per each 32768 ticks of the counter clock","-1 counts per each 32768 ticks of the counter clock","","","","","","LP time alarm interrupt is disabled.","LP time alarm interrupt is enabled.","","","","","","","","","","","MC is disabled or invalid.","MC is enabled and valid.","","","","","","","","","","","","","","","","","","","","","","","","","","SRTC is disabled or invalid.","SRTC is enabled and valid.","","","","","","SRTC stays valid in the case of security violation.","SRTC is invalidated in the case of security violation.","","","","","","Leave system power on.","Turn off system power.","General Purpose Register When GPR_SL or GPR_HL bit is set, …","General Purpose Register When GPR_SL or GPR_HL bit is set, …","","","","","","","","","","","General Purpose Register When GPR_SL or GPR_HL bit is set, …","","","","","","General Purpose Register Hard Lock When set, prevents any …","LP Calibration Hard Lock When set, prevents any writes to …","LP Security Violation Control Register Hard Lock When set, …","LP Tamper Detectors Configuration Register Hard Lock When …","Monotonic Counter Hard Lock When set, prevents any writes …","Master Key Select Hard Lock When set, prevents any writes …","Secure Real Time Counter Hard Lock When set, prevents any …","Zeroizable Master Key Read Hard Lock When set, prevents …","Zeroizable Master Key Write Hard Lock When set, prevents …","","","","","","Write access is allowed.","Write access is not allowed.","","","","","","Write access is allowed.","Write access is not allowed.","","","","","","Write access is allowed.","Write access is not allowed.","","","","","","Write access is allowed.","Write access is not allowed.","","","","","","Write access (increment) is allowed.","Write access (increment) is not allowed.","","","","","","Write access is allowed.","Write access is not allowed.","","","","","","Write access is allowed.","Write access is not allowed.","","","","","","Read access is allowed (only in software programming mode).","Read access is not allowed.","","","","","","Write access is allowed.","Write access is not allowed.","Master Key Select These bits select the SNVS Master Key …","Zeroizable Master Key Error Correcting Code Check Enable …","Zeroizable Master Key Error Correcting Code Value This …","Zeroizable Master Key hardware Programming mode When set, …","Zeroizable Master Key Valid When set, the ZMK value can be …","","","","","","Select one time programmable master key.","Select zeroizable master key when MKS_EN bit is set .","Select combined master key when MKS_EN bit is set .","","","","","","ZMK ECC check is disabled.","ZMK ECC check is enabled.","","","","","","","","","","","ZMK is in the software programming mode.","ZMK is in the hardware programming mode.","","","","","","ZMK is not valid.","ZMK is valid.","Power Glitch Detector Value","","","","","","Monotonic Counter bits The MC is incremented by one when: …","","","","","","Monotonic Counter Era Bits These bits are inputs to the …","Monotonic Counter most-significant 16 Bits The MC is …","","","","","","","","","","","Emergency Off This bit is set when a power off is …","External Security Violation Detected Indicates that a …","External Tampering 1 Detected","LP Section is Non-Secured Indicates that LP section was …","LP Section is Secured Indicates that the LP section is …","LP Time Alarm","Monotonic Counter Rollover","Power Supply Glitch Detected 0 No power supply glitch. 1 …","Scan Exit Detected","Set Power Off The SPO bit is set when the power button is …","Secure Real Time Counter Rollover","","","","","","Emergency off was not detected.","Emergency off was detected.","","","","","","No external security violation.","External security violation is detected.","","","","","","External tampering 1 not detected.","External tampering 1 detected.","","","","","","LP section was not programmed in the non-secure state.","LP section was programmed in the non-secure state.","","","","","","LP section was not programmed in secure or trusted state.","LP section was programmed in secure or trusted state.","","","","","","No time alarm interrupt occurred.","A time alarm interrupt occurred.","","","","","","MC has not reached its maximum value.","MC has reached its maximum value.","","","","","","","","","","","Scan exit was not detected.","Scan exit was detected.","","","","","","Set Power Off was not detected.","Set Power Off was detected.","","","","","","SRTC has not reached its maximum value.","SRTC has reached its maximum value.","LP Secure Real Time Counter least-significant 32 bits This …","","","","","","LP Secure Real Time Counter The most-significant 15 bits …","","","","","","Security Violation 0 Enable This bit enables Security …","Security Violation 1 Enable This bit enables Security …","Security Violation 2 Enable This bit enables Security …","Security Violation 3 Enable This bit enables Security …","Security Violation 4 Enable This bit enables Security …","Security Violation 5 Enable This bit enables Security …","","","","","","Security Violation 0 is disabled in the LP domain.","Security Violation 0 is enabled in the LP domain.","","","","","","Security Violation 1 is disabled in the LP domain.","Security Violation 1 is enabled in the LP domain.","","","","","","Security Violation 2 is disabled in the LP domain.","Security Violation 2 is enabled in the LP domain.","","","","","","Security Violation 3 is disabled in the LP domain.","Security Violation 3 is enabled in the LP domain.","","","","","","Security Violation 4 is disabled in the LP domain.","Security Violation 4 is enabled in the LP domain.","","","","","","Security Violation 5 is disabled in the LP domain.","Security Violation 5 is enabled in the LP domain.","LP Time Alarm This register can be programmed only when …","","","","","","External Tampering 1 Polarity This bit is used to …","External Tampering 1 Enable When set, external tampering 1 …","MC Rollover Enable When set, an MC Rollover event …","Oscillator Bypass When OSCB=1 the osc_bypass signal is …","System Power Fail Detector (PFD) Observability Flop The …","Power On Reset (POR) Observability Flop The asynchronous …","SRTC Rollover Enable When set, an SRTC rollover event …","","","","","","External tamper 1 is active low.","External tamper 1 is active high.","","","","","","External tamper 1 is disabled.","External tamper 1 is enabled.","","","","","","MC rollover is disabled.","MC rollover is enabled.","","","","","","Normal SRTC clock oscillator not bypassed.","Normal SRTC clock oscillator bypassed. Alternate clock can …","","","","","","","","","","","","","","","","SRTC rollover is disabled.","SRTC rollover is enabled.","Zeroizable Master Key Each of these registers contains 32 …","","","","","","","SPDIF","SPDIF Configuration Register","SPDIF Configuration Register","InterruptClear Register","InterruptClear Register","InterruptEn Register","InterruptEn Register","","SPDIF","CDText Control Register","CDText Control Register","SPDIFRxCChannel_h Register","SPDIFRxCChannel_h Register","SPDIFRxCChannel_l Register","SPDIFRxCChannel_l Register","FreqMeas Register","FreqMeas Register","SPDIFRxLeft Register","SPDIFRxLeft Register","PhaseConfig Register","PhaseConfig Register","QchannelRx Register","QchannelRx Register","SPDIFRxRight Register","SPDIFRxRight Register","UchannelRx Register","UchannelRx Register","SPDIFTxClk Register","SPDIFTxClk Register","SPDIFTxCChannelCons_h Register","SPDIFTxCChannelCons_h Register","SPDIFTxCChannelCons_l Register","SPDIFTxCChannelCons_l Register","SPDIFTxLeft Register","SPDIFTxLeft Register","SPDIFTxRight Register","SPDIFTxRight Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","DMA Receive Request Enable (RX FIFO full)","DMA Transmit Request Enable (Tx FIFO empty)","When write 1 to this bit, it will cause SPDIF enter …","no description available","no description available","no description available","no description available","no description available","When write 1 to this bit, it will cause SPDIF software …","no description available","no description available","no description available","no description available","no description available","no description available","","","","","","","","","","","","","","","","","","","","","Rx FIFO auto sync off","RxFIFO auto sync on","","","","","","Full interrupt if at least 1 sample in Rx left and right …","Full interrupt if at least 4 sample in Rx left and right …","Full interrupt if at least 8 sample in Rx left and right …","Full interrupt if at least 16 sample in Rx left and right …","","","","","","Normal operation","Always read zero from Rx data register","","","","","","SPDIF Rx FIFO is on","SPDIF Rx FIFO is off. Does not accept data from interface","","","","","","Normal operation","Reset register to 1 sample remaining","","","","","","","","","","","Tx FIFO auto sync off","Tx FIFO auto sync on","","","","","","Empty interrupt if 0 sample in Tx left and right FIFOs","Empty interrupt if at most 4 sample in Tx left and right …","Empty interrupt if at most 8 sample in Tx left and right …","Empty interrupt if at most 12 sample in Tx left and right …","","","","","","Send out digital zero on SPDIF Tx","Tx Normal operation","Reset to 1 sample remaining","","","","","","Off and output 0","Feed-through SPDIFIN","Tx Normal operation","","","","","","No embedded U channel","U channel from SPDIF receive block (CD mode)","U channel from on chip transmitter","","","","","","Outgoing Validity always set","Outgoing Validity always clear","SPDIF receiver found parity bit error","SPDIF receive change in value of control channel","SPDIF receiver’s DPLL is locked","SPDIF receiver loss of lock","Q Channel receive register overrun","Rx FIFO resync","Rx FIFO underrun/overrun","SPDIF receiver found illegal symbol","SPDIF Tx FIFO resync","SPDIF Tx FIFO under/overrun","U/Q Channel framing error","U/Q Channel sync found","U Channel receive register overrun","SPDIF validity flag no good","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SPDIF receiver found parity bit error","SPDIF receive change in value of control channel","SPDIF receiver’s DPLL is locked","SPDIF receiver loss of lock","Q Channel receive register full, can’t be cleared with …","Q Channel receive register overrun","SPDIF Rx FIFO full, can’t be cleared with reg. IntClear. …","Rx FIFO resync","Rx FIFO underrun/overrun","SPDIF receiver found illegal symbol","SPDIF Tx FIFO empty, can’t be cleared with reg. …","SPDIF Tx FIFO resync","SPDIF Tx FIFO under/overrun","U/Q Channel framing error","U/Q Channel sync found","U Channel receive register full, can’t be cleared with …","U Channel receive register overrun","SPDIF validity flag no good","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","no description available","","","","","","Non-CD data","CD user channel subcode","SPDIF receive C channel register, contains first 24 bits …","","","","","","SPDIF receive C channel register, contains next 24 bits of …","","","","","","Frequency measurement data","","","","","","Processor receive SPDIF data left","","","","","","Clock source selection, all other settings not shown are …","Gain selection:","LOCK bit to show that the internal DPLL is locked, read …","","","","","","if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)","if (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)","if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK","REF_CLK_32K (XTALOSC)","tx_clk (SPDIF0_CLK_ROOT)","SPDIF_EXT_CLK","","","","","","24*(2**10)","16*(2**10)","12*(2**10)","8*(2**10)","6*(2**10)","4*(2**10)","3*(2**10)","","","","","","SPDIF receive Q channel register, contains next 3 Q …","","","","","","Processor receive SPDIF data right","","","","","","SPDIF receive U channel register, contains next 3 U …","","","","","","system clock divider factor, 2~512.","Divider factor (1-128)","no description available","Spdif transfer clock enable. When data is going to be …","","","","","","no clock signal","divider factor is 2","divider factor is 512","","","","","","divider factor is 1","divider factor is 2","divider factor is 128","","","","","","XTALOSC input (XTALOSC clock)","tx_clk input (from SPDIF0_CLK_ROOT. See CCM.)","tx_clk1 (from SAI1)","tx_clk2 SPDIF_EXT_CLK, from pads","tx_clk3 (from SAI2)","ipg_clk input (frequency divided)","tx_clk4 (from SAI3)","","","","","","disable transfer clock.","enable transfer clock.","SPDIF transmit Cons","","","","","","SPDIF transmit Cons","","","","","","SPDIF transmit left channel data. It is write-only, and …","","","","","","SPDIF transmit right channel data. It is write-only, and …","","","","","","SRC General Purpose Register 1","SRC General Purpose Register 1","SRC General Purpose Register 10","SRC General Purpose Register 2","SRC General Purpose Register 2","SRC General Purpose Register 3","SRC General Purpose Register 4","SRC General Purpose Register 5","SRC General Purpose Register 6","SRC General Purpose Register 7","SRC General Purpose Register 8","SRC General Purpose Register 9","","SRC","SRC Boot Mode Register 1","SRC Boot Mode Register 1","SRC Boot Mode Register 2","SRC Boot Mode Register 2","SRC Control Register","SRC Control Register","","SRC","SRC Reset Status Register","SRC Reset Status Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Holds entry function for core0 for waking-up from low …","","","","","","Holds argument of entry function for core0 for waking-up …","","","","","","Refer to fusemap.","Refer to fusemap.","Refer to fusemap.","Refer to fusemap.","","","","","","","","","","","","","","","","","","","","","BMOD[1:0] shows the latched state of the BOOT_MODE1 and …","BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the …","DIR_BT_DIS shows the state of the DIR_BT_DIS fuse","SECONFIG[1] shows the state of the SECONFIG[1] fuse","","","","","","","","","","","","","","","","","","","","","Software reset for core0 debug only","Software reset for core0 only","Do not assert debug resets after power gating event of core","Mask wdog3_rst_b source","Mask wdog_rst_b source","","","","","","do not assert core0 debug reset","assert core0 debug reset","","","","","","do not assert core0 reset","assert core0 reset","","","","","","do not mask core debug resets (debug resets will be …","mask core debug resets (debug resets won’t be asserted …","","","","","","wdog3_rst_b is not masked","wdog3_rst_b is masked","","","","","","wdog_rst_b is not masked (default)","wdog_rst_b is masked","Indicates whether the reset was the result of the …","Indicates whether reset was the result of ipp_reset_b pin …","Indicates whether the reset was the result of the …","HIGH - Z JTAG reset. Indicates whether the reset was the …","JTAG software reset","Indicates a reset has been caused by CPU lockup.","Temper Sensor software reset","IC Watchdog3 Time-out reset","IC Watchdog Time-out reset","","","","","","Reset is not a result of the csu_reset_b event.","Reset is a result of the csu_reset_b event.","","","","","","Reset is not a result of ipp_reset_b pin.","Reset is a result of ipp_reset_b pin.","","","","","","Reset is not a result of the ipp_user_reset_b qualified as …","Reset is a result of the ipp_user_reset_b qualified as …","","","","","","Reset is not a result of HIGH-Z reset from JTAG.","Reset is a result of HIGH-Z reset from JTAG.","","","","","","Reset is not a result of the mentioned case.","Reset is not a result of the mentioned case.","","","","","","Reset is not a result of the mentioned case.","Reset is a result of the mentioned case.","","","","","","Reset is not a result of software reset from Temperature …","Reset is a result of software reset from Temperature …","","","","","","Reset is not a result of the watchdog3 time-out event.","Reset is a result of the watchdog3 time-out event.","","","","","","Reset is not a result of the watchdog time-out event.","Reset is a result of the watchdog time-out event.","","Temperature Monitor","","Temperature Monitor","Tempsensor Control Register 0","Tempsensor Control Register 0","Tempsensor Control Register 0","Tempsensor Control Register 0","Tempsensor Control Register 0","Tempsensor Control Register 0","Tempsensor Control Register 0","Tempsensor Control Register 0","Tempsensor Control Register 1","Tempsensor Control Register 1","Tempsensor Control Register 1","Tempsensor Control Register 1","Tempsensor Control Register 1","Tempsensor Control Register 1","Tempsensor Control Register 1","Tempsensor Control Register 1","Tempsensor Control Register 2","Tempsensor Control Register 2","Tempsensor Control Register 2","Tempsensor Control Register 2","Tempsensor Control Register 2","Tempsensor Control Register 2","Tempsensor Control Register 2","Tempsensor Control Register 2","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","This bit field contains the temperature count (raw sensor …","Indicates that the latest temp is valid","Starts the measurement process","This bit powers down the temperature sensor.","This bit field contains the last measured temperature …","","","","","","","","","","","Last measurement is not ready yet.","Last measurement is valid.","","","","","","Start the measurement process.","Do not start the measurement process.","","","","","","Power down the temperature sensor.","Enable power to the temperature sensor.","","","","","","This bit field contains the temperature count (raw sensor …","Indicates that the latest temp is valid","Starts the measurement process","This bit powers down the temperature sensor.","This bit field contains the last measured temperature …","","","","","","","","","","","Last measurement is not ready yet.","Last measurement is valid.","","","","","","Start the measurement process.","Do not start the measurement process.","","","","","","Power down the temperature sensor.","Enable power to the temperature sensor.","","","","","","This bit field contains the temperature count (raw sensor …","Indicates that the latest temp is valid","Starts the measurement process","This bit powers down the temperature sensor.","This bit field contains the last measured temperature …","","","","","","","","","","","Last measurement is not ready yet.","Last measurement is valid.","","","","","","Start the measurement process.","Do not start the measurement process.","","","","","","Power down the temperature sensor.","Enable power to the temperature sensor.","","","","","","This bit field contains the temperature count (raw sensor …","Indicates that the latest temp is valid","Starts the measurement process","This bit powers down the temperature sensor.","This bit field contains the last measured temperature …","","","","","","","","","","","Last measurement is not ready yet.","Last measurement is valid.","","","","","","Start the measurement process.","Do not start the measurement process.","","","","","","Power down the temperature sensor.","Enable power to the temperature sensor.","","","","","","This bits determines how many RTC clocks to wait before …","","","","","","This bits determines how many RTC clocks to wait before …","","","","","","This bits determines how many RTC clocks to wait before …","","","","","","This bits determines how many RTC clocks to wait before …","","","","","","This bit field contains the temperature count that will …","This bit field contains the temperature count that will …","","","","","","","","","","","This bit field contains the temperature count that will …","This bit field contains the temperature count that will …","","","","","","","","","","","This bit field contains the temperature count that will …","This bit field contains the temperature count that will …","","","","","","","","","","","This bit field contains the temperature count that will …","This bit field contains the temperature count that will …","","","","","","","","","","","Timer Channel Capture Register","Timer Channel Capture Register","Timer Channel Capture Register","Timer Channel Capture Register","Timer Channel Capture Register","Timer Channel Capture Register","Timer Channel Capture Register","Timer Channel Capture Register","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 1","Timer Channel Comparator Load Register 2","Timer Channel Comparator Load Register 2","Timer Channel Comparator Load Register 2","Timer Channel Comparator Load Register 2","Timer Channel Comparator Load Register 2","Timer Channel Comparator Load Register 2","Timer Channel Comparator Load Register 2","Timer Channel Comparator Load Register 2","Timer Channel Counter Register","Timer Channel Counter Register","Timer Channel Counter Register","Timer Channel Counter Register","Timer Channel Counter Register","Timer Channel Counter Register","Timer Channel Counter Register","Timer Channel Counter Register","Timer Channel Compare Register 1","Timer Channel Compare Register 1","Timer Channel Compare Register 1","Timer Channel Compare Register 1","Timer Channel Compare Register 1","Timer Channel Compare Register 1","Timer Channel Compare Register 1","Timer Channel Compare Register 1","Timer Channel Compare Register 2","Timer Channel Compare Register 2","Timer Channel Compare Register 2","Timer Channel Compare Register 2","Timer Channel Compare Register 2","Timer Channel Compare Register 2","Timer Channel Compare Register 2","Timer Channel Compare Register 2","Timer Channel Comparator Status and Control Register","Timer Channel Comparator Status and Control Register","Timer Channel Comparator Status and Control Register","Timer Channel Comparator Status and Control Register","Timer Channel Comparator Status and Control Register","Timer Channel Comparator Status and Control Register","Timer Channel Comparator Status and Control Register","Timer Channel Comparator Status and Control Register","Timer Channel Control Register","Timer Channel Control Register","Timer Channel Control Register","Timer Channel Control Register","Timer Channel Control Register","Timer Channel Control Register","Timer Channel Control Register","Timer Channel Control Register","Timer Channel DMA Enable Register","Timer Channel DMA Enable Register","Timer Channel DMA Enable Register","Timer Channel DMA Enable Register","Timer Channel DMA Enable Register","Timer Channel DMA Enable Register","Timer Channel DMA Enable Register","Timer Channel DMA Enable Register","Timer Channel Enable Register","Timer Channel Enable Register","Timer Channel Input Filter Register","Timer Channel Input Filter Register","Timer Channel Input Filter Register","Timer Channel Input Filter Register","Timer Channel Input Filter Register","Timer Channel Input Filter Register","Timer Channel Input Filter Register","Timer Channel Input Filter Register","Timer Channel Hold Register","Timer Channel Hold Register","Timer Channel Hold Register","Timer Channel Hold Register","Timer Channel Hold Register","Timer Channel Hold Register","Timer Channel Hold Register","Timer Channel Hold Register","","Timer Channel Load Register","Timer Channel Load Register","Timer Channel Load Register","Timer Channel Load Register","Timer Channel Load Register","Timer Channel Load Register","Timer Channel Load Register","Timer Channel Load Register","Quad Timer","Timer Channel Status and Control Register","Timer Channel Status and Control Register","Timer Channel Status and Control Register","Timer Channel Status and Control Register","Timer Channel Status and Control Register","Timer Channel Status and Control Register","Timer Channel Status and Control Register","Timer Channel Status and Control Register","","Quad Timer","","Quad Timer","","Quad Timer","","Quad Timer","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Capture Value","","","","","","Capture Value","","","","","","Capture Value","","","","","","Capture Value","","","","","","This read/write register is the comparator 1 preload value …","","","","","","This read/write register is the comparator 1 preload value …","","","","","","This read/write register is the comparator 1 preload value …","","","","","","This read/write register is the comparator 1 preload value …","","","","","","This read/write register is the comparator 2 preload value …","","","","","","This read/write register is the comparator 2 preload value …","","","","","","This read/write register is the comparator 2 preload value …","","","","","","This read/write register is the comparator 2 preload value …","","","","","","This read/write register is the counter for the …","","","","","","This read/write register is the counter for the …","","","","","","This read/write register is the counter for the …","","","","","","This read/write register is the counter for the …","","","","","","Comparison Value 1","","","","","","Comparison Value 1","","","","","","Comparison Value 1","","","","","","Comparison Value 1","","","","","","Comparison Value 2","","","","","","Comparison Value 2","","","","","","Comparison Value 2","","","","","","Comparison Value 2","","","","","","Alternative Load Enable","Compare Load Control 1","Compare Load Control 2","Debug Actions Enable","Fault Enable","Reload on Capture","Timer Compare 1 Interrupt Flag","Timer Compare 1 Interrupt Enable","Timer Compare 2 Interrupt Flag","Timer Compare 2 Interrupt Enable","Triggered Count Initialization Control","Counting Direction Indicator","","","","","","Counter can be re-initialized only with the LOAD register.","Counter can be re-initialized with the LOAD or CMPLD2 …","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Continue with normal operation during debug mode. (default)","Halt TMR counter during debug mode.","Force TMR output to logic 0 (prior to consideration of …","Both halt counter and force output to 0 during debug mode.","","","","","","Fault function disabled.","Fault function enabled.","","","","","","Do not reload the counter on a capture event.","Reload the counter on a capture event.","","","","","","","","","","","","","","","","","","","","","","","","","","Stop counter upon receiving a second trigger event while …","Reload the counter upon receiving a second trigger event …","","","","","","The last count was in the DOWN direction.","The last count was in the UP direction.","Alternative Load Enable","Compare Load Control 1","Compare Load Control 2","Debug Actions Enable","Fault Enable","Reload on Capture","Timer Compare 1 Interrupt Flag","Timer Compare 1 Interrupt Enable","Timer Compare 2 Interrupt Flag","Timer Compare 2 Interrupt Enable","Triggered Count Initialization Control","Counting Direction Indicator","","","","","","Counter can be re-initialized only with the LOAD register.","Counter can be re-initialized with the LOAD or CMPLD2 …","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Continue with normal operation during debug mode. (default)","Halt TMR counter during debug mode.","Force TMR output to logic 0 (prior to consideration of …","Both halt counter and force output to 0 during debug mode.","","","","","","Fault function disabled.","Fault function enabled.","","","","","","Do not reload the counter on a capture event.","Reload the counter on a capture event.","","","","","","","","","","","","","","","","","","","","","","","","","","Stop counter upon receiving a second trigger event while …","Reload the counter upon receiving a second trigger event …","","","","","","The last count was in the DOWN direction.","The last count was in the UP direction.","Alternative Load Enable","Compare Load Control 1","Compare Load Control 2","Debug Actions Enable","Fault Enable","Reload on Capture","Timer Compare 1 Interrupt Flag","Timer Compare 1 Interrupt Enable","Timer Compare 2 Interrupt Flag","Timer Compare 2 Interrupt Enable","Triggered Count Initialization Control","Counting Direction Indicator","","","","","","Counter can be re-initialized only with the LOAD register.","Counter can be re-initialized with the LOAD or CMPLD2 …","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Continue with normal operation during debug mode. (default)","Halt TMR counter during debug mode.","Force TMR output to logic 0 (prior to consideration of …","Both halt counter and force output to 0 during debug mode.","","","","","","Fault function disabled.","Fault function enabled.","","","","","","Do not reload the counter on a capture event.","Reload the counter on a capture event.","","","","","","","","","","","","","","","","","","","","","","","","","","Stop counter upon receiving a second trigger event while …","Reload the counter upon receiving a second trigger event …","","","","","","The last count was in the DOWN direction.","The last count was in the UP direction.","Alternative Load Enable","Compare Load Control 1","Compare Load Control 2","Debug Actions Enable","Fault Enable","Reload on Capture","Timer Compare 1 Interrupt Flag","Timer Compare 1 Interrupt Enable","Timer Compare 2 Interrupt Flag","Timer Compare 2 Interrupt Enable","Triggered Count Initialization Control","Counting Direction Indicator","","","","","","Counter can be re-initialized only with the LOAD register.","Counter can be re-initialized with the LOAD or CMPLD2 …","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Never preload","Load upon successful compare with the value in COMP1","Load upon successful compare with the value in COMP2","","","","","","Continue with normal operation during debug mode. (default)","Halt TMR counter during debug mode.","Force TMR output to logic 0 (prior to consideration of …","Both halt counter and force output to 0 during debug mode.","","","","","","Fault function disabled.","Fault function enabled.","","","","","","Do not reload the counter on a capture event.","Reload the counter on a capture event.","","","","","","","","","","","","","","","","","","","","","","","","","","Stop counter upon receiving a second trigger event while …","Reload the counter upon receiving a second trigger event …","","","","","","The last count was in the DOWN direction.","The last count was in the UP direction.","Count Mode","Co-Channel Initialization","Count Direction","Count Length","Count Once","Output Mode","Primary Count Source","Secondary Count Source","","","","","","No operation","Count rising edges of primary sourceRising edges are …","Count rising and falling edges of primary sourceIP bus …","Count rising edges of primary source while secondary input …","Quadrature count mode, uses primary and secondary sources","Count rising edges of primary source; secondary source …","Edge of secondary source triggers primary count until …","Cascaded counter mode (up/down)The primary count source …","","","","","","Co-channel counter/timers cannot force a re-initialization …","Co-channel counter/timers may force a re-initialization of …","","","","","","Count up.","Count down.","","","","","","Count until roll over at $FFFF and continue from $0000.","Count until compare, then re-initialize. If counting up, a …","","","","","","Count repeatedly.","Count until compare and then stop. If counting up, a …","","","","","","Asserted while counter is active","Clear OFLAG output on successful compare","Set OFLAG output on successful compare","Toggle OFLAG output on successful compare","Toggle OFLAG output using alternating compare registers","Set on compare, cleared on secondary source input edge","Set on compare, cleared on counter rollover","Enable gated clock output while counter is active","","","","","","Counter 0 input pin","Counter 1 input pin","IP bus clock divide by 4 prescaler","IP bus clock divide by 8 prescaler","IP bus clock divide by 16 prescaler","IP bus clock divide by 32 prescaler","IP bus clock divide by 64 prescaler","IP bus clock divide by 128 prescaler","Counter 2 input pin","Counter 3 input pin","Counter 0 output","Counter 1 output","Counter 2 output","Counter 3 output","IP bus clock divide by 1 prescaler","IP bus clock divide by 2 prescaler","","","","","","Counter 0 input pin","Counter 1 input pin","Counter 2 input pin","Counter 3 input pin","Count Mode","Co-Channel Initialization","Count Direction","Count Length","Count Once","Output Mode","Primary Count Source","Secondary Count Source","","","","","","No operation","Count rising edges of primary sourceRising edges are …","Count rising and falling edges of primary sourceIP bus …","Count rising edges of primary source while secondary input …","Quadrature count mode, uses primary and secondary sources","Count rising edges of primary source; secondary source …","Edge of secondary source triggers primary count until …","Cascaded counter mode (up/down)The primary count source …","","","","","","Co-channel counter/timers cannot force a re-initialization …","Co-channel counter/timers may force a re-initialization of …","","","","","","Count up.","Count down.","","","","","","Count until roll over at $FFFF and continue from $0000.","Count until compare, then re-initialize. If counting up, a …","","","","","","Count repeatedly.","Count until compare and then stop. If counting up, a …","","","","","","Asserted while counter is active","Clear OFLAG output on successful compare","Set OFLAG output on successful compare","Toggle OFLAG output on successful compare","Toggle OFLAG output using alternating compare registers","Set on compare, cleared on secondary source input edge","Set on compare, cleared on counter rollover","Enable gated clock output while counter is active","","","","","","Counter 0 input pin","Counter 1 input pin","IP bus clock divide by 4 prescaler","IP bus clock divide by 8 prescaler","IP bus clock divide by 16 prescaler","IP bus clock divide by 32 prescaler","IP bus clock divide by 64 prescaler","IP bus clock divide by 128 prescaler","Counter 2 input pin","Counter 3 input pin","Counter 0 output","Counter 1 output","Counter 2 output","Counter 3 output","IP bus clock divide by 1 prescaler","IP bus clock divide by 2 prescaler","","","","","","Counter 0 input pin","Counter 1 input pin","Counter 2 input pin","Counter 3 input pin","Count Mode","Co-Channel Initialization","Count Direction","Count Length","Count Once","Output Mode","Primary Count Source","Secondary Count Source","","","","","","No operation","Count rising edges of primary sourceRising edges are …","Count rising and falling edges of primary sourceIP bus …","Count rising edges of primary source while secondary input …","Quadrature count mode, uses primary and secondary sources","Count rising edges of primary source; secondary source …","Edge of secondary source triggers primary count until …","Cascaded counter mode (up/down)The primary count source …","","","","","","Co-channel counter/timers cannot force a re-initialization …","Co-channel counter/timers may force a re-initialization of …","","","","","","Count up.","Count down.","","","","","","Count until roll over at $FFFF and continue from $0000.","Count until compare, then re-initialize. If counting up, a …","","","","","","Count repeatedly.","Count until compare and then stop. If counting up, a …","","","","","","Asserted while counter is active","Clear OFLAG output on successful compare","Set OFLAG output on successful compare","Toggle OFLAG output on successful compare","Toggle OFLAG output using alternating compare registers","Set on compare, cleared on secondary source input edge","Set on compare, cleared on counter rollover","Enable gated clock output while counter is active","","","","","","Counter 0 input pin","Counter 1 input pin","IP bus clock divide by 4 prescaler","IP bus clock divide by 8 prescaler","IP bus clock divide by 16 prescaler","IP bus clock divide by 32 prescaler","IP bus clock divide by 64 prescaler","IP bus clock divide by 128 prescaler","Counter 2 input pin","Counter 3 input pin","Counter 0 output","Counter 1 output","Counter 2 output","Counter 3 output","IP bus clock divide by 1 prescaler","IP bus clock divide by 2 prescaler","","","","","","Counter 0 input pin","Counter 1 input pin","Counter 2 input pin","Counter 3 input pin","Count Mode","Co-Channel Initialization","Count Direction","Count Length","Count Once","Output Mode","Primary Count Source","Secondary Count Source","","","","","","No operation","Count rising edges of primary sourceRising edges are …","Count rising and falling edges of primary sourceIP bus …","Count rising edges of primary source while secondary input …","Quadrature count mode, uses primary and secondary sources","Count rising edges of primary source; secondary source …","Edge of secondary source triggers primary count until …","Cascaded counter mode (up/down)The primary count source …","","","","","","Co-channel counter/timers cannot force a re-initialization …","Co-channel counter/timers may force a re-initialization of …","","","","","","Count up.","Count down.","","","","","","Count until roll over at $FFFF and continue from $0000.","Count until compare, then re-initialize. If counting up, a …","","","","","","Count repeatedly.","Count until compare and then stop. If counting up, a …","","","","","","Asserted while counter is active","Clear OFLAG output on successful compare","Set OFLAG output on successful compare","Toggle OFLAG output on successful compare","Toggle OFLAG output using alternating compare registers","Set on compare, cleared on secondary source input edge","Set on compare, cleared on counter rollover","Enable gated clock output while counter is active","","","","","","Counter 0 input pin","Counter 1 input pin","IP bus clock divide by 4 prescaler","IP bus clock divide by 8 prescaler","IP bus clock divide by 16 prescaler","IP bus clock divide by 32 prescaler","IP bus clock divide by 64 prescaler","IP bus clock divide by 128 prescaler","Counter 2 input pin","Counter 3 input pin","Counter 0 output","Counter 1 output","Counter 2 output","Counter 3 output","IP bus clock divide by 1 prescaler","IP bus clock divide by 2 prescaler","","","","","","Counter 0 input pin","Counter 1 input pin","Counter 2 input pin","Counter 3 input pin","Comparator Preload Register 1 DMA Enable","Comparator Preload Register 2 DMA Enable","Input Edge Flag DMA Enable","","","","","","","","","","","","","","","","Comparator Preload Register 1 DMA Enable","Comparator Preload Register 2 DMA Enable","Input Edge Flag DMA Enable","","","","","","","","","","","","","","","","Comparator Preload Register 1 DMA Enable","Comparator Preload Register 2 DMA Enable","Input Edge Flag DMA Enable","","","","","","","","","","","","","","","","Comparator Preload Register 1 DMA Enable","Comparator Preload Register 2 DMA Enable","Input Edge Flag DMA Enable","","","","","","","","","","","","","","","","Timer Channel Enable","","","","","","Timer channel is disabled.","Timer channel is enabled. (default)","Input Filter Sample Count","Input Filter Sample Period","","","","","","","","","","","Input Filter Sample Count","Input Filter Sample Period","","","","","","","","","","","Input Filter Sample Count","Input Filter Sample Period","","","","","","","","","","","Input Filter Sample Count","Input Filter Sample Period","","","","","","","","","","","This read/write register stores the counter’s values of …","","","","","","This read/write register stores the counter’s values of …","","","","","","This read/write register stores the counter’s values of …","","","","","","This read/write register stores the counter’s values of …","","","","","","Timer Load Register","","","","","","Timer Load Register","","","","","","Timer Load Register","","","","","","Timer Load Register","","","","","","Input Capture Mode","Enable External OFLAG Force","Force OFLAG Output","Input Edge Flag","Input Edge Flag Interrupt Enable","External Input Signal","Input Polarity Select","Master Mode","Output Enable","Output Polarity Select","Timer Compare Flag","Timer Compare Flag Interrupt Enable","Timer Overflow Flag","Timer Overflow Flag Interrupt Enable","Forced OFLAG Value","","","","","","Capture function is disabled","Load capture register on rising edge (when IPS=0) or …","Load capture register on falling edge (when IPS=0) or …","Load capture register on both edges of input","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The external pin is configured as an input.","The OFLAG output signal is driven on the external pin. …","","","","","","True polarity.","Inverted polarity.","","","","","","","","","","","","","","","","","","","","","","","","","","Input Capture Mode","Enable External OFLAG Force","Force OFLAG Output","Input Edge Flag","Input Edge Flag Interrupt Enable","External Input Signal","Input Polarity Select","Master Mode","Output Enable","Output Polarity Select","Timer Compare Flag","Timer Compare Flag Interrupt Enable","Timer Overflow Flag","Timer Overflow Flag Interrupt Enable","Forced OFLAG Value","","","","","","Capture function is disabled","Load capture register on rising edge (when IPS=0) or …","Load capture register on falling edge (when IPS=0) or …","Load capture register on both edges of input","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The external pin is configured as an input.","The OFLAG output signal is driven on the external pin. …","","","","","","True polarity.","Inverted polarity.","","","","","","","","","","","","","","","","","","","","","","","","","","Input Capture Mode","Enable External OFLAG Force","Force OFLAG Output","Input Edge Flag","Input Edge Flag Interrupt Enable","External Input Signal","Input Polarity Select","Master Mode","Output Enable","Output Polarity Select","Timer Compare Flag","Timer Compare Flag Interrupt Enable","Timer Overflow Flag","Timer Overflow Flag Interrupt Enable","Forced OFLAG Value","","","","","","Capture function is disabled","Load capture register on rising edge (when IPS=0) or …","Load capture register on falling edge (when IPS=0) or …","Load capture register on both edges of input","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The external pin is configured as an input.","The OFLAG output signal is driven on the external pin. …","","","","","","True polarity.","Inverted polarity.","","","","","","","","","","","","","","","","","","","","","","","","","","Input Capture Mode","Enable External OFLAG Force","Force OFLAG Output","Input Edge Flag","Input Edge Flag Interrupt Enable","External Input Signal","Input Polarity Select","Master Mode","Output Enable","Output Polarity Select","Timer Compare Flag","Timer Compare Flag Interrupt Enable","Timer Overflow Flag","Timer Overflow Flag Interrupt Enable","Forced OFLAG Value","","","","","","Capture function is disabled","Load capture register on rising edge (when IPS=0) or …","Load capture register on falling edge (when IPS=0) or …","Load capture register on both edges of input","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The external pin is configured as an input.","The OFLAG output signal is driven on the external pin. …","","","","","","True polarity.","Inverted polarity.","","","","","","","","","","","","","","","","","","","","","","","","","","Entropy Read Register","Entropy Read Register","Frequency Count Maximum Limit Register","Frequency Count Maximum Limit Register","Frequency Count Minimum Limit Register","Frequency Count Minimum Limit Register","Interrupt Control Register","Interrupt Control Register","Mask Register","Mask Register","Interrupt Status Register","Interrupt Status Register","","Miscellaneous Control Register","Miscellaneous Control Register","Statistical Check Poker Count 1 and 0 Register","Statistical Check Poker Count 1 and 0 Register","Statistical Check Poker Count 3 and 2 Register","Statistical Check Poker Count 3 and 2 Register","Statistical Check Poker Count 5 and 4 Register","Statistical Check Poker Count 5 and 4 Register","Statistical Check Poker Count 7 and 6 Register","Statistical Check Poker Count 7 and 6 Register","Statistical Check Poker Count 9 and 8 Register","Statistical Check Poker Count 9 and 8 Register","Statistical Check Poker Count B and A Register","Statistical Check Poker Count B and A Register","Statistical Check Poker Count D and C Register","Statistical Check Poker Count D and C Register","Statistical Check Poker Count F and E Register","Statistical Check Poker Count F and E Register","Poker Maximum Limit Register","Poker Maximum Limit Register","Poker Range Register","Poker Range Register","TRNG","Sparse Bit Limit Register","Sparse Bit Limit Register","Statistical Check Miscellaneous Register","Statistical Check Miscellaneous Register","Statistical Check Monobit Limit Register","Statistical Check Monobit Limit Register","Statistical Check Run Length 1 Limit Register","Statistical Check Run Length 1 Limit Register","Statistical Check Run Length 2 Limit Register","Statistical Check Run Length 2 Limit Register","Statistical Check Run Length 3 Limit Register","Statistical Check Run Length 3 Limit Register","Statistical Check Run Length 4 Limit Register","Statistical Check Run Length 4 Limit Register","Statistical Check Run Length 5 Limit Register","Statistical Check Run Length 5 Limit Register","Statistical Check Run Length 6+ Limit Register","Statistical Check Run Length 6+ Limit Register","Seed Control Register","Seed Control Register","Security Configuration Register","Security Configuration Register","Status Register","Status Register","","TRNG","Version ID Register (MS)","Version ID Register (MS)","Version ID Register (LS)","Version ID Register (LS)","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Entropy Value","","","","","","Frequency Counter Maximum Limit","","","","","","Frequency Count Minimum Limit","","","","","","Same behavior as bit 0 of this register.","Same behavior as bit 0 of this register.","Bit position that can be cleared if corresponding bit of …","","","","","","Same behavior as bit 0 of this register.","Same behavior as bit 0 of this register.","","","","","","Same behavior as bit 0 of this register.","Same behavior as bit 0 of this register.","","","","","","Corresponding bit of INT_STATUS register cleared.","Corresponding bit of INT_STATUS register active.","Same behavior as bit 0 of this register.","Same behavior as bit 0 of this register.","Bit position that can be cleared if corresponding bit of …","","","","","","Same behavior as bit 0 of this register.","Same behavior as bit 0 of this register.","","","","","","Same behavior as bit 0 of this register.","Same behavior as bit 0 of this register.","","","","","","Corresponding interrupt of INT_STATUS is masked.","Corresponding bit of INT_STATUS is active.","Read only: Entropy Valid","Read only: Frequency Count Fail","Read: Error status","","","","","","Busy generation entropy. Any value read is invalid.","TRNG can be stopped and entropy is valid if read.","","","","","","No hardware nor self test frequency errors.","The frequency counter has detected a failure.","","","","","","no error","error detected.","Read only: Entropy Valid","Read: Error status","Read only: Frequency Count Fail","Read only: Frequency Count Valid. Indicates that a valid …","Force System Clock","Long run count continues between entropy generations","Oscillator Divide","Programming Mode Select","Reset Defaults","Sample Mode","TRNG_OK_TO_STOP","Read only: Test point inside ring oscillator.","This bit is unused. Always reads zero.","This bit is unused. Always reads zero.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","use ring oscillator with no divide","use ring oscillator divided-by-2","use ring oscillator divided-by-4","use ring oscillator divided-by-8","","","","","","","","","","","","","","","","use Von Neumann data into both Entropy shifter and …","use raw data into both Entropy shifter and Statistical …","use Von Neumann data into Entropy shifter. Use raw data …","undefined/reserved.","","","","","","","","","","","","","","","","","","","","","Poker 0h Count","Poker 1h Count","","","","","","","","","","","Poker 2h Count","Poker 3h Count","","","","","","","","","","","Poker 4h Count","Poker 5h Count","","","","","","","","","","","Poker 6h Count","Poker 7h Count","","","","","","","","","","","Poker 8h Count","Poker 9h Count","","","","","","","","","","","Poker Ah Count","Poker Bh Count","","","","","","","","","","","Poker Ch Count","Poker Dh Count","","","","","","","","","","","Poker Eh Count","Poker Fh Count","","","","","","","","","","","Poker Maximum Limit.","","","","","","Poker Range","","","","","","Sparse Bit Limit","","","","","","LONG RUN MAX LIMIT","RETRY COUNT","","","","","","","","","","","Monobit Maximum Limit","Monobit Range","","","","","","","","","","","Run Length 1 Maximum Limit","Run Length 1 Range","","","","","","","","","","","Run Length 2 Maximum Limit","Run Length 2 Range","","","","","","","","","","","Run Length 3 Maximum Limit","Run Length 3 Range","","","","","","","","","","","Run Length 4 Maximum Limit","Run Length 4 Range","","","","","","","","","","","Run Length 5 Maximum Limit","Run Length 5 Range","","","","","","","","","","","Run Length 6+ Maximum Limit","Run Length 6+ Range","","","","","","","","","","","Entropy Delay","Sample Size","","","","","","","","","","","If set, the TRNG registers cannot be programmed","This bit is unused. Ignore.","This bit is unused. Ignore.","","","","","","Programability of registers controlled only by the …","Overides Miscellaneous Control Register access mode and …","","","","","","","","","","","RETRY COUNT","Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit …","Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit …","Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit …","Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit …","Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit …","Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit …","Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit …","Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit …","Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit …","Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit …","Test Fail, 6 Plus Bit Run, Sampling 0s","Test Fail, 6 Plus Bit Run, Sampling 1s","Test Fail, Long Run. If TFLR=1, the Long Run Test has …","Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has …","Test Fail, Poker. If TFP=1, the Poker Test has failed.","Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Shows the IP ID.","Shows the IP’s Major revision of the TRNG.","Shows the IP’s Minor revision of the TRNG.","","","","","","ID for TRNG.","","","","","","Major revision number for TRNG.","","","","","","Minor revision number for TRNG.","Shows the IP’s Configuaration options for the TRNG.","Shows the IP’s ECO revision of the TRNG.","Shows the compile options for the TRNG.","Shows the integration options for the TRNG.","","","","","","TRNG_CONFIG_OPT for TRNG.","","","","","","TRNG_ECO_REV for TRNG.","","","","","","COMPILE_OPT for TRNG.","","","","","","INTG_OPT for TRNG.","no description available","no description available","no description available","no description available","no description available","no description available","Flow Control","Flow Control","Interrupt Enable","Interrupt Enable","Interrupt Signal Enable","Interrupt Signal Enable","Intterrupt Status","Intterrupt Status","","Measure Value","Measure Value","no description available","no description available","Touch Screen Controller","","Touch Screen Controller","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Auto Measure","Measure Delay Time","4/5 Wire detection","","","","","","Disable Auto Measure","Auto Measure","","","","","","","","","","","4-Wire Detection Mode","5-Wire Detection Mode","ADC COCO Signal","ADC Coco Clear","ADC COCO Clear Disable","ADC Conversion Value","Debug Enable","Hardware Trigger Select Signal","Trigger","Detect Enable Five Wire","Detect Enable Four Wire","Detect Five Wire","Detect Four Wire","This field indicates glitch threshold","Intermediate State","State Machine","Wiper Wire 200K Pull Up Switch","Wiper Wire Pull Down Switch","Wiper Wire Pull Up Switch","XNUR Wire 200K Pull Up Switch","XNUR Wire Pull Down Switch","XNUR Wire Pull Up Switch","XPUL Wire 200K Pull Up Switch","XPUL Wire Pull Down Switch","XPUL Wire Pull Up Switch","YNLR Wire 200K Pull Up Switch","YNLR Wire Pull Down Switch","YNLR Wire Pull Up Switch","YPLL Wire 200K Pull Up Switch","YPLL Wire Pull Down Switch","YPLL Wire Pull Up Switch","","","","","","Do not read five wire detect value, read default value …","Read five wire detect status from analogue","","","","","","Do not read four wire detect value, read default value …","Read four wire detect status from analogue","","","","","","No detect signal","Yes, there is a detect on the touch screen.","","","","","","No detect signal","Yes, there is a detect on the touch screen.","","","","","","Normal function: 0x1fff ipg clock cycles; Low power mode: …","Normal function: 0xfff ipg clock cycles; Low power mode: …","Normal function: 0x7ff ipg clock cycles; Low power …","Normal function: 0x3 ipg clock cycles; Low power mode:0x3 …","","","","","","Not in intermedia","Intermedia","","","","","","Idle","Pre-charge","Detect","X-measure","Y-measure","Pre-charge","Detect","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open up the switch","","","","","","Close the switch","Open the switch","","","","","","","","","","","No ADC COCO clear","Set ADC COCO clear","","","","","","Allow TSC hardware generates ADC COCO clear","Prevent TSC from generate ADC COCO clear signal","","","","","","","","","","","Enable debug mode","Disable debug mode","","","","","","","","","","","No hardware trigger signal","Hardware trigger signal, the signal must last at least 1 …","This bit is for SW disable registers","Drop Measure","Start Measure","Start Sense","Soft Reset","","","","","","Leave HW state machine control","SW set to idle status","","","","","","Do not drop measure for now","Drop the measure and controller return to idle status","","","","","","Do not start measure for now","Start measure the X/Y coordinate value","","","","","","Stay at idle status","Start sense detection and (if auto_measure set to 1) …","","","","","","Detect Interrupt Enable","Idle Software Interrupt Enable","Measure Interrupt Enable","","","","","","Disable detect interrupt","Enable detect interrupt","","","","","","Disable idle software interrupt","Enable idle software interrupt","","","","","","Disable measure interrupt","Enable measure interrupt","Detect Signal Enable","Idle Software Signal Enable","Measure Signal Enable","Valid Signal Enable","","","","","","Disable detect signal","Enable detect signal","","","","","","Disable idle software signal","Enable idle software signal","","","","","","","","","","","Disable valid signal","Enable valid signal","Detect Signal","Idle Software","Measure Signal","Valid Signal","","","","","","Does not exist a detect signal","Exist detect signal","","","","","","Haven’t return to idle status","Already return to idle status","","","","","","Does not exist a measure signal","Exist a measure signal","","","","","","There is no touch detected after measurement, indicates …","There is touch detection after measurement, indicates that …","X Value","Y Value","","","","","","","","","","","Before detection, the top screen needs some time before …","","","","","","Next Asynch. Address","Next Asynch. Address","Programmable Burst Size","Programmable Burst Size","Capability Registers Length","Capability Registers Length","Configure Flag Register","Configure Flag Register","Device Controller Capability Parameters","Device Controller Capability Parameters","Device Controller Interface Version","Device Controller Interface Version","Device Address","Device Address","Endpoint Complete","Endpoint Complete","Endpoint Control","Endpoint Control","Endpoint Control0","Endpoint Control0","Endpoint Flush","Endpoint Flush","Endpoint NAK","Endpoint NAK","Endpoint NAK Enable","Endpoint NAK Enable","Endpoint Prime","Endpoint Prime","Endpoint Setup Status","Endpoint Setup Status","Endpoint Status","Endpoint Status","USB Frame Index","USB Frame Index","General Purpose Timer #0 Controller","General Purpose Timer #0 Controller","General Purpose Timer #0 Load","General Purpose Timer #0 Load","General Purpose Timer #1 Controller","General Purpose Timer #1 Controller","General Purpose Timer #1 Load","General Purpose Timer #1 Load","Host Controller Capability Parameters","Host Controller Capability Parameters","Host Controller Interface Version","Host Controller Interface Version","Host Controller Structural Parameters","Host Controller Structural Parameters","Device Hardware Parameters","Device Hardware Parameters","Hardware General","Hardware General","Host Hardware Parameters","Host Hardware Parameters","RX Buffer Hardware Parameters","RX Buffer Hardware Parameters","TX Buffer Hardware Parameters","TX Buffer Hardware Parameters","Identification register","Identification register","","On-The-Go Status &amp; control","On-The-Go Status &amp; control","Port Status &amp; Control","Port Status &amp; Control","USB","System Bus Config","System Bus Config","TX FIFO Fill Tuning","TX FIFO Fill Tuning","","USB","","USB","USB Command Register","USB Command Register","Interrupt Enable Register","Interrupt Enable Register","USB Device Mode","USB Device Mode","USB Status Register","USB Status Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Link Pointer Low (LPL)","","","","","","Programmable RX Burst Size","Programmable TX Burst Size","","","","","","","","","","","These bits are used as an offset to add to register base …","","","","","","Configure Flag Host software sets this bit as the last …","","","","","","Port routing control logic default-routes each port to an …","Port routing control logic default-routes all ports to …","Device Capable When this bit is 1, this controller is …","Device Endpoint Number This field indicates the number of …","Host Capable When this bit is 1, this controller is …","","","","","","","","","","","","","","","","Device Controller Interface Version Number Default value …","","","","","","Device Address. These bits correspond to the USB device …","Device Address Advance","","","","","","","","","","","Endpoint Receive Complete Event - RW/C","Endpoint Transmit Complete Event - R/WC","","","","","","","","","","","RX Endpoint Data Sink - Read/Write 0 Dual Port Memory …","RX Endpoint Enable 0 Disabled [Default] 1 Enabled An …","RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This …","RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence …","RX Endpoint Stall - Read/Write 0 End Point OK","RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 …","TX Endpoint Data Source - Read/Write 0 Dual Port Memory …","TX Endpoint Enable 0 Disabled [Default] 1 Enabled An …","TX Data Toggle Inhibit 0 PID Sequencing Enabled","TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence …","TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point …","TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 …","RX Endpoint Enable 1 Enabled Endpoint0 is always enabled.","RX Endpoint Stall - Read/Write 0 End Point OK","RX Endpoint Type - Read/Write 00 Control Endpoint0 is …","TX Endpoint Enable 1 Enabled Endpoint0 is always enabled.","TX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 …","TX Endpoint Type - Read/Write 00 - Control Endpoint0 is …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Flush Endpoint Receive Buffer - R/WS","Flush Endpoint Transmit Buffer - R/WS","","","","","","","","","","","RX Endpoint NAK - R/WC","TX Endpoint NAK - R/WC","","","","","","","","","","","RX Endpoint NAK Enable - R/W","TX Endpoint NAK Enable - R/W","","","","","","","","","","","Prime Endpoint Receive Buffer - R/WS","Prime Endpoint Transmit Buffer - R/WS","","","","","","","","","","","Setup Endpoint Status","","","","","","Endpoint Receive Buffer Ready – Read Only","Endpoint Transmit Buffer Ready – Read Only","","","","","","","","","","","Frame Index","","","","","","(1024) 12","(512) 11","(256) 10","(128) 9","(64) 8","(32) 7","(16) 6","(8) 5","General Purpose Timer Counter. This field is the count …","General Purpose Timer Mode In one shot mode, the timer …","General Purpose Timer Reset","General Purpose Timer Run GPTCNT bits are not effected …","","","","","","","","","","","One Shot Mode","Repeat Mode","","","","","","No action","Load counter value from GPTLD bits in n_GPTIMER0LD","","","","","","Stop counting","Run","General Purpose Timer Load Value These bit fields are …","","","","","","General Purpose Timer Counter. This field is the count …","General Purpose Timer Mode In one shot mode, the timer …","General Purpose Timer Reset","General Purpose Timer Run GPTCNT bits are not effected …","","","","","","","","","","","One Shot Mode","Repeat Mode","","","","","","No action","Load counter value from GPTLD bits in USB_n_GPTIMER0LD","","","","","","Stop counting","Run","General Purpose Timer Load Value These bit fields are …","","","","","","64-bit Addressing Capability This bit is set ‘0b’ in …","Asynchronous Schedule Park Capability If this bit is set …","EHCI Extended Capabilities Pointer","Isochronous Scheduling Threshold","Programmable Frame List Flag If this bit is set to zero, …","","","","","","","","","","","","","","","","","","","","","","","","","","Host Controller Interface Version Number Default value is …","","","","","","Number of Companion Controller (N_CC)","Number of Ports per Companion Controller This field …","Number of downstream ports","Number of Ports per Transaction Translator (N_PTT)","Number of Transaction Translators (N_TT)","Port Indicators (P INDICATOR) This bit indicates whether …","Port Power Control This field indicates whether the host …","","","","","","There is no internal Companion Controller and …","There are internal companion controller(s) and …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Device Capable. Indicating whether device operation mode …","Device Endpoint Number","","","","","","Not supported","Supported","","","","","","Transciever type","Data width of the transciever connected to the controller …","Serial interface mode capability","","","","","","UTMI/UMTI+","ULPI DDR","ULPI","Serial Only","Software programmable - reset to UTMI/UTMI+","Software programmable - reset to ULPI DDR","Software programmable - reset to ULPI","Software programmable - reset to Serial","","","","","","8 bit wide data bus Software non-programmable","16 bit wide data bus Software non-programmable","Reset to 8 bit wide data bus Software programmable","Reset to 16 bit wide data bus Software programmable","","","","","","No Serial Engine, always use parallel signalling.","Serial Engine present, always use serial signalling for …","Software programmable - Reset to use parallel signalling …","Software programmable - Reset to use serial signalling for …","Host Capable. Indicating whether host operation mode is …","The Nmber of downstream ports supported by the host …","","","","","","Not supported","Supported","","","","","","Buffer total size for all receive endpoints is (2^RXADD)","Default burst size for memory to RX buffer transfer","","","","","","","","","","","Default burst size for memory to TX buffer transfer","TX FIFO Buffer size is: (2^TXCHANADD) * 4 Bytes","","","","","","","","","","","Configuration number","Complement version of ID","Revision number of the controller core.","","","","","","","","","","","","","","","","A Session Valid - Read Only. Indicates VBus is above the A …","A Session Valid Interrupt Enable - Read/Write","A Session Valid Interrupt Status - Read/Write to Clear","A VBus Valid - Read Only. Indicates VBus is above the A …","A VBus Valid Interrupt Enable - Read/Write. Setting this …","A VBus Valid Interrupt Status - Read/Write to Clear","B Session End - Read Only. Indicates VBus is below the B …","B Session End Interrupt Enable - Read/Write. Setting this …","B Session End Interrupt Status - Read/Write to Clear","B Session Valid - Read Only. Indicates VBus is above the B …","B Session Valid Interrupt Enable - Read/Write","B Session Valid Interrupt Status - Read/Write to Clear","Data Pulsing - Read/Write","Data Pulse Interrupt Enable","Data Pulse Interrupt Status - Read/Write to Clear","Data Bus Pulsing Status - Read Only","1 millisecond timer Interrupt Enable - Read/Write","USB ID - Read Only. 0 = A device, 1 = B device","USB ID Interrupt Enable - Read/Write. Setting this bit …","USB ID Interrupt Status - Read/Write","ID Pullup - Read/Write This bit provide control over the …","OTG Termination - Read/Write","1 millisecond timer Interrupt Status - Read/Write to Clear","1 millisecond timer toggle - Read Only. This bit toggles …","VBUS Charge - Read/Write","VBUS_Discharge - Read/Write. Setting this bit causes VBus …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Current Connect Status-Read Only","Connect Status Change-R/WC","Force Port Resume -Read/Write","High-Speed Port - Read Only","Line Status-Read Only","Over-current Active-Read Only","Over-current Change-R/WC","Port Enabled/Disabled-Read/Write","Port Enable/Disable Change-R/WC","Port Force Full Speed Connect - Read/Write","PHY Low Power Suspend - Clock Disable (PLPSCD) - Read/Write","Port Indicator Control - Read/Write","Port Owner-Read/Write","Port Power (PP)-Read/Write or Read Only","Port Reset - Read/Write or Read Only","Port Speed - Read Only. This register field indicates the …","Port Test Control - Read/Write","All USB port interface modes are listed in this field …","See description at bits 31-30","Parallel Transceiver Width This bit has no effect if …","Serial Transceiver Select 1 Serial Interface Engine is …","Suspend - Read/Write or Read Only","Wake on Connect Enable (WKCNNT_E) - Read/Write","Wake on Disconnect Enable (WKDSCNNT_E) - Read/Write","Wake on Over-current Enable (WKOC_E) - Read/Write","","","","","","","","","","","","","","","","","","","","","","","","","","SE0","K-state","J-state","Undefined","","","","","","This port does not have an over-current condition.","This port currently has an over-current condition","","","","","","","","","","","","","","","","","","","","","Normal operation","Forced to full speed","","","","","","Enable PHY clock","Disable PHY clock","","","","","","Port indicators are off","Amber","Green","Undefined","","","","","","","","","","","","","","","","","","","","","Full Speed","Low Speed","High Speed","Undefined","","","","","","TEST_MODE_DISABLE","J_STATE","K_STATE","SE0 (host) / NAK (device)","Packet","FORCE_ENABLE_HS","FORCE_ENABLE_FS","FORCE_ENABLE_LS","","","","","","","","","","","","","","","","Select the 8-bit UTMI interface [60MHz]","Select the 16-bit UTMI interface [30MHz]","","","","","","","","","","","","","","","","","","","","","","","","","","AHB master interface Burst configuration These bits …","","","","","","Incremental burst of unspecified length only","INCR4 burst, then single transfer","INCR8 burst, INCR4 burst, then single transfer","INCR16 burst, INCR8 burst, INCR4 burst, then single …","INCR4 burst, then incremental burst of unspecified length","INCR8 burst, INCR4 burst, then incremental burst of …","INCR16 burst, INCR8 burst, INCR4 burst, then incremental …","FIFO Burst Threshold","Scheduler Health Counter","Scheduler Overhead","","","","","","","","","","","","","","","","Asynchronous Schedule Enable - Read/Write","Asynchronous Schedule Park Mode Count - Read/Write","Asynchronous Schedule Park Mode Enable - Read/Write","Add dTD TripWire - Read/Write","See description at bit 15","Frame List Size - (Read/Write or Read Only)","Interrupt on Async Advance Doorbell - Read/Write","Interrupt Threshold Control -Read/Write","Periodic Schedule Enable- Read/Write","Run/Stop (RS) - Read/Write","Controller Reset (RESET) - Read/Write","Setup TripWire - Read/Write","","","","","","Do not process the Asynchronous Schedule.","Use the ASYNCLISTADDR register to access the Asynchronous …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Immediate (no threshold)","1 micro-frame","16 micro-frames","2 micro-frames","32 micro-frames","4 micro-frames","64 micro-frames","8 micro-frames","","","","","","Do not process the Periodic Schedule","Use the PERIODICLISTBASE register to access the Periodic …","","","","","","","","","","","","","","","","Async Advance Interrupt Enable When this bit is one and …","Frame List Rollover Interrupt Enable When this bit is one …","NAK Interrupt Enable When this bit is one and the NAKI bit …","Port Change Detect Interrupt Enable When this bit is one …","System Error Interrupt Enable When this bit is one and the …","Sleep Interrupt Enable When this bit is one and the SLI …","SOF Received Interrupt Enable When this bit is one and the …","General Purpose Timer #0 Interrupt Enable When this bit is …","General Purpose Timer #1 Interrupt Enable When this bit is …","USB Host Asynchronous Interrupt Enable When this bit is …","USB Interrupt Enable When this bit is one and the UI bit …","USB Error Interrupt Enable When this bit is one and the …","ULPI Interrupt Enable When this bit is one and the UPLII …","USB Host Periodic Interrupt Enable When this bit is one, …","USB Reset Interrupt Enable When this bit is one and the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Controller Mode - R/WO","Endian Select - Read/Write","Stream Disable Mode","Setup Lockout Mode","","","","","","Idle [Default for combination host/device]","Device Controller [Default for device only controller]","Host Controller [Default for host only controller]","","","","","","Little Endian [Default]","Big Endian","","","","","","","","","","","Setup Lockouts On (default);","Setup Lockouts Off (DCD requires use of Setup Data Buffer …","Interrupt on Async Advance - R/WC","Asynchronous Schedule Status - Read Only","Frame List Rollover - R/WC","HCHaIted - Read Only","NAK Interrupt Bit–RO","Port Change Detect - R/WC","Periodic Schedule Status - Read Only","Reclamation - Read Only","System Error- R/WC","DCSuspend - R/WC","SOF Received - R/WC","General Purpose Timer Interrupt 0(GPTINT0)–R/WC","General Purpose Timer Interrupt 1(GPTINT1)–R/WC","USB Error Interrupt (USBERRINT) - R/WC","USB Interrupt (USBINT) - R/WC","ULPI Interrupt - R/WC","USB Reset Received - R/WC","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Chip Silicon Version","Chip Silicon Version","","USB Analog","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Status Register","USB Charger Detect Status Register","USB Charger Detect Register","USB Charger Detect Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Status Register","USB VBUS Detect Status Register","USB VBUS Detect Register","USB VBUS Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Register","USB Charger Detect Status Register","USB Charger Detect Status Register","USB Charger Detect Register","USB Charger Detect Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Loopback Test Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB Misc Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Register","USB VBUS Detect Status Register","USB VBUS Detect Status Register","USB VBUS Detect Register","USB VBUS Detect Register","","USB Analog","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Chip silicon revision","","","","","","Silicon revision 1.0","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","State of charger detection. This bit is a read only …","DM line state output of the charger detector.","DP line state output of the charger detector.","State of the USB plug contact detector.","","","","","","The USB port is not connected to a charger.","A charger (either a dedicated charger or a host charger) …","","","","","","","","","","","","","","","","The USB plug has made good contact.","The USB plug has not made contact.","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","Setting this bit can enable 1","","","","","","Setting this bit can enable 1","","","","","","Setting this bit can enable 1","","","","","","Setting this bit can enable 1","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","Indicates VBus is valid for a A-peripheral","Indicates VBus is valid for a B-peripheral","Session End for USB OTG","VBus valid for USB OTG","","","","","","","","","","","","","","","","","","","","","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","State of charger detection. This bit is a read only …","DM line state output of the charger detector.","DP line state output of the charger detector.","State of the USB plug contact detector.","","","","","","The USB port is not connected to a charger.","A charger (either a dedicated charger or a host charger) …","","","","","","","","","","","","","","","","The USB plug has made good contact.","The USB plug has not made contact.","Check the charger connection","Check the contact of USB plug","Control the charger detector.","","","","","","Check whether a charger (either a dedicated charger or a …","Do not check whether a charger is connected to the USB …","","","","","","Check whether the USB plug has been in contact with each …","Do not check the contact of USB plug.","","","","","","Disable the charger detector.","Enable the charger detector.","Setting this bit can enable 1","","","","","","Setting this bit can enable 1","","","","","","Setting this bit can enable 1","","","","","","Setting this bit can enable 1","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","Enables the clk to the UTMI block.","Enable the deglitching circuit of the USB PLL output.","Use external resistor to generate the current bias for the …","","","","","","","","","","","","","","","","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","Indicates VBus is valid for a A-peripheral","Indicates VBus is valid for a B-peripheral","Session End for USB OTG","VBus valid for USB OTG","","","","","","","","","","","","","","","","","","","","","USB OTG charge VBUS.","USB OTG discharge VBUS.","Powers up comparators for vbus_valid detector.","Set the threshold for the VBUSVALID comparator","","","","","","","","","","","","","","","","","","","","","4.0V","4.1V","4.2V","4.3V","4.4V (default)","4.5V","4.6V","4.7V","","USB","","USB","","USB","USB OTG1 Control Register","USB OTG1 Control Register","OTG1 UTMI PHY Control 0 Register","OTG1 UTMI PHY Control 0 Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Disable OTG1 Overcurrent Detection","OTG1 Polarity of Overcurrent The polarity of OTG1 port …","OTG1 Power Polarity This bit should be set according to …","OTG1 Wake-up Interrupt Enable This bit enables or disables …","OTG1 Wake-up Interrupt Request This bit indicates that a …","Wake-up on DPDM change enable","OTG1 Wake-up on ID change enable","OTG1 Software Wake-up","OTG1 Software Wake-up Enable","OTG1 wake-up on VBUS change enable","","","","","","Enables overcurrent detection","Disables overcurrent detection","","","","","","High active (high on this signal represents an overcurrent …","Low active (low on this signal represents an overcurrent …","","","","","","PMIC Power Pin is Low active.","PMIC Power Pin is High active.","","","","","","Interrupt Disabled","Interrupt Enabled","","","","","","No wake-up interrupt request received","Wake-up Interrupt Request received","","","","","","DPDM changes wake-up to be disabled only when VBUS is 0.","(Default) DPDM changes wake-up to be enabled, it is for …","","","","","","Disable","Enable","","","","","","Inactive","Force wake-up","","","","","","Disable","Enable","","","","","","Disable","Enable","Indicating whether OTG1 UTMI PHY clock is valid","","","","","","Invalid","Valid","USB PHY General Control Register","USB PHY General Control Register","USB PHY General Control Register","USB PHY General Control Register","USB PHY General Control Register","USB PHY General Control Register","USB PHY General Control Register","USB PHY General Control Register","USB PHY Debug Register","USB PHY Debug Register","UTMI Debug Status Register 0","UTMI Debug Status Register 0","UTMI Debug Status Register 1","UTMI Debug Status Register 1","UTMI Debug Status Register 1","UTMI Debug Status Register 1","UTMI Debug Status Register 1","UTMI Debug Status Register 1","UTMI Debug Status Register 1","UTMI Debug Status Register 1","USB PHY Debug Register","USB PHY Debug Register","USB PHY Debug Register","USB PHY Debug Register","USB PHY Debug Register","USB PHY Debug Register","","USB PHY Power-Down Register","USB PHY Power-Down Register","USB PHY Power-Down Register","USB PHY Power-Down Register","USB PHY Power-Down Register","USB PHY Power-Down Register","USB PHY Power-Down Register","USB PHY Power-Down Register","USB PHY Receiver Control Register","USB PHY Receiver Control Register","USB PHY Receiver Control Register","USB PHY Receiver Control Register","USB PHY Receiver Control Register","USB PHY Receiver Control Register","USB PHY Receiver Control Register","USB PHY Receiver Control Register","USBPHY Register Reference Index","USB PHY Status Register","USB PHY Status Register","USB PHY Transmitter Control Register","USB PHY Transmitter Control Register","USB PHY Transmitter Control Register","USB PHY Transmitter Control Register","USB PHY Transmitter Control Register","USB PHY Transmitter Control Register","USB PHY Transmitter Control Register","USB PHY Transmitter Control Register","","USBPHY Register Reference Index","","USBPHY Register Reference Index","UTMI RTL Version","UTMI RTL Version","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Gate UTMI Clocks","Enables the LRADC to monitor USB_DP and USB_DM. This is …","Indicates that the device is connected","For device mode, if this bit is cleared to 0, then it …","Enables the feature to auto-clear the CLKGATE bit if there …","Enables the feature to auto-clear the PWD register bits in …","Enables the feature to auto-enable the POWER bit of …","For device mode, enables 200-KOhm pullups for detecting …","Enables the feature to wakeup USB if DP/DM is toggled when …","For host mode, enables high-speed disconnect detector","Enables the feature to wakeup USB if ID is toggled when …","Enables interrupt for the detection of connectivity to the …","Enables interrupt for detection of disconnection to Device …","Enables interrupt for detection of a non-J state on the …","Enables interrupt for the wakeup events.","Enables circuit to detect resistance of MiniAB ID pin.","Enable OTG_ID_CHG_IRQ.","Enables UTMI+ Level2. This should be enabled if needs to …","Enables UTMI+ Level3","Enables the feature to wakeup USB if VBUS is toggled when …","Enables the feature to reset the FSDLL lock detection …","Indicates that the device has disconnected in high-speed …","Forces the next FS packet that is transmitted to have a …","OTG ID change interrupt. Indicates the value of ID pin …","Almost same as OTGID_STATUS in USBPHYx_STATUS Register","Set to 1 will make RESUME_IRQ bit a sticky bit until …","Indicates that the host is sending a wake-up after suspend","Writing a 1 to this bit will soft-reset the USBPHYx_PWD, …","Used by the PHY to indicate a powered-down state","Indicates that there is a wakeup event","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Gate UTMI Clocks","Enables the LRADC to monitor USB_DP and USB_DM. This is …","Indicates that the device is connected","For device mode, if this bit is cleared to 0, then it …","Enables the feature to auto-clear the CLKGATE bit if there …","Enables the feature to auto-clear the PWD register bits in …","Enables the feature to auto-enable the POWER bit of …","For device mode, enables 200-KOhm pullups for detecting …","Enables the feature to wakeup USB if DP/DM is toggled when …","For host mode, enables high-speed disconnect detector","Enables the feature to wakeup USB if ID is toggled when …","Enables interrupt for the detection of connectivity to the …","Enables interrupt for detection of disconnection to Device …","Enables interrupt for detection of a non-J state on the …","Enables interrupt for the wakeup events.","Enables circuit to detect resistance of MiniAB ID pin.","Enable OTG_ID_CHG_IRQ.","Enables UTMI+ Level2. This should be enabled if needs to …","Enables UTMI+ Level3","Enables the feature to wakeup USB if VBUS is toggled when …","Enables the feature to reset the FSDLL lock detection …","Indicates that the device has disconnected in high-speed …","Forces the next FS packet that is transmitted to have a …","OTG ID change interrupt. Indicates the value of ID pin …","Almost same as OTGID_STATUS in USBPHYx_STATUS Register","Set to 1 will make RESUME_IRQ bit a sticky bit until …","Indicates that the host is sending a wake-up after suspend","Writing a 1 to this bit will soft-reset the USBPHYx_PWD, …","Used by the PHY to indicate a powered-down state","Indicates that there is a wakeup event","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Gate UTMI Clocks","Enables the LRADC to monitor USB_DP and USB_DM. This is …","Indicates that the device is connected","For device mode, if this bit is cleared to 0, then it …","Enables the feature to auto-clear the CLKGATE bit if there …","Enables the feature to auto-clear the PWD register bits in …","Enables the feature to auto-enable the POWER bit of …","For device mode, enables 200-KOhm pullups for detecting …","Enables the feature to wakeup USB if DP/DM is toggled when …","For host mode, enables high-speed disconnect detector","Enables the feature to wakeup USB if ID is toggled when …","Enables interrupt for the detection of connectivity to the …","Enables interrupt for detection of disconnection to Device …","Enables interrupt for detection of a non-J state on the …","Enables interrupt for the wakeup events.","Enables circuit to detect resistance of MiniAB ID pin.","Enable OTG_ID_CHG_IRQ.","Enables UTMI+ Level2. This should be enabled if needs to …","Enables UTMI+ Level3","Enables the feature to wakeup USB if VBUS is toggled when …","Enables the feature to reset the FSDLL lock detection …","Indicates that the device has disconnected in high-speed …","Forces the next FS packet that is transmitted to have a …","OTG ID change interrupt. Indicates the value of ID pin …","Almost same as OTGID_STATUS in USBPHYx_STATUS Register","Set to 1 will make RESUME_IRQ bit a sticky bit until …","Indicates that the host is sending a wake-up after suspend","Writing a 1 to this bit will soft-reset the USBPHYx_PWD, …","Used by the PHY to indicate a powered-down state","Indicates that there is a wakeup event","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Gate UTMI Clocks","Enables the LRADC to monitor USB_DP and USB_DM. This is …","Indicates that the device is connected","For device mode, if this bit is cleared to 0, then it …","Enables the feature to auto-clear the CLKGATE bit if there …","Enables the feature to auto-clear the PWD register bits in …","Enables the feature to auto-enable the POWER bit of …","For device mode, enables 200-KOhm pullups for detecting …","Enables the feature to wakeup USB if DP/DM is toggled when …","For host mode, enables high-speed disconnect detector","Enables the feature to wakeup USB if ID is toggled when …","Enables interrupt for the detection of connectivity to the …","Enables interrupt for detection of disconnection to Device …","Enables interrupt for detection of a non-J state on the …","Enables interrupt for the wakeup events.","Enables circuit to detect resistance of MiniAB ID pin.","Enable OTG_ID_CHG_IRQ.","Enables UTMI+ Level2. This should be enabled if needs to …","Enables UTMI+ Level3","Enables the feature to wakeup USB if VBUS is toggled when …","Enables the feature to reset the FSDLL lock detection …","Indicates that the device has disconnected in high-speed …","Forces the next FS packet that is transmitted to have a …","OTG ID change interrupt. Indicates the value of ID pin …","Almost same as OTGID_STATUS in USBPHYx_STATUS Register","Set to 1 will make RESUME_IRQ bit a sticky bit until …","Indicates that the host is sending a wake-up after suspend","Writing a 1 to this bit will soft-reset the USBPHYx_PWD, …","Used by the PHY to indicate a powered-down state","Indicates that there is a wakeup event","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Gate Test Clocks","Use holding registers to assist in timing for external …","Set bit 5 to 1 to override the control of the USB_DP …","Set bit to allow squelch to reset high-speed receive.","Set this bit to allow a countdown to transition in between …","Choose to trigger the host resume SE0 with …","Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to …","Delay in between the detection of squelch to the reset of …","Duration of RESET in terms of the number of 480-MHz cycles.","Delay in between the end of transmit to the beginning of …","Running count of the failed pseudo-random generator …","Running count of the squelch reset instead of normal end …","Running count of the UTMI_RXERROR.","","","","","","","","","","","","","","","","Delay increment of the rise of squelch: 00 = Delay is …","","","","","","Delay increment of the rise of squelch: 00 = Delay is …","","","","","","Delay increment of the rise of squelch: 00 = Delay is …","","","","","","Delay increment of the rise of squelch: 00 = Delay is …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Gate Test Clocks","Use holding registers to assist in timing for external …","Set bit 5 to 1 to override the control of the USB_DP …","Set bit to allow squelch to reset high-speed receive.","Set this bit to allow a countdown to transition in between …","Choose to trigger the host resume SE0 with …","Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to …","Delay in between the detection of squelch to the reset of …","Duration of RESET in terms of the number of 480-MHz cycles.","Delay in between the end of transmit to the beginning of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Gate Test Clocks","Use holding registers to assist in timing for external …","Set bit 5 to 1 to override the control of the USB_DP …","Set bit to allow squelch to reset high-speed receive.","Set this bit to allow a countdown to transition in between …","Choose to trigger the host resume SE0 with …","Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to …","Delay in between the detection of squelch to the reset of …","Duration of RESET in terms of the number of 480-MHz cycles.","Delay in between the end of transmit to the beginning of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Gate Test Clocks","Use holding registers to assist in timing for external …","Set bit 5 to 1 to override the control of the USB_DP …","Set bit to allow squelch to reset high-speed receive.","Set this bit to allow a countdown to transition in between …","Choose to trigger the host resume SE0 with …","Set bit 3 to 1 to pull down 15-KOhm on USB_DP line","Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to …","Delay in between the detection of squelch to the reset of …","Duration of RESET in terms of the number of 480-MHz cycles.","Delay in between the end of transmit to the beginning of …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","0 = Normal operation","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The DISCONADJ field adjusts the trip point for the …","The ENVADJ field adjusts the trip point for the envelope …","0 = Normal operation","","","","","","","","","","","","","","","","The DISCONADJ field adjusts the trip point for the …","The ENVADJ field adjusts the trip point for the envelope …","0 = Normal operation","","","","","","","","","","","","","","","","The DISCONADJ field adjusts the trip point for the …","The ENVADJ field adjusts the trip point for the envelope …","0 = Normal operation","","","","","","","","","","","","","","","","The DISCONADJ field adjusts the trip point for the …","The ENVADJ field adjusts the trip point for the envelope …","0 = Normal operation","","","","","","","","","","","","","","","","Indicates that the device has been connected on the USB_DP …","Indicates that the device has disconnected while in …","Indicates the results of ID pin on MiniAB plug","Indicates that the host is sending a wake-up after suspend …","","","","","","","","","","","","","","","","","","","","","Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = …","Decode to select a 45-Ohm resistance to the USB_DN output …","Decode to select a 45-Ohm resistance to the USB_DP output …","Controls the edge-rate of the current sensing transistors …","","","","","","","","","","","","","","","","","","","","","Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = …","Decode to select a 45-Ohm resistance to the USB_DN output …","Decode to select a 45-Ohm resistance to the USB_DP output …","Controls the edge-rate of the current sensing transistors …","","","","","","","","","","","","","","","","","","","","","Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = …","Decode to select a 45-Ohm resistance to the USB_DN output …","Decode to select a 45-Ohm resistance to the USB_DP output …","Controls the edge-rate of the current sensing transistors …","","","","","","","","","","","","","","","","","","","","","Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = …","Decode to select a 45-Ohm resistance to the USB_DN output …","Decode to select a 45-Ohm resistance to the USB_DP output …","Controls the edge-rate of the current sensing transistors …","","","","","","","","","","","","","","","","","","","","","Fixed read-only value reflecting the MAJOR field of the …","Fixed read-only value reflecting the MINOR field of the …","Fixed read-only value reflecting the stepping of the RTL …","","","","","","","","","","","","","","","","ADMA Error Status Register","ADMA Error Status Register","ADMA System Address","ADMA System Address","Auto CMD12 Error Status","Auto CMD12 Error Status","Block Attributes","Block Attributes","CLK Tuning Control and Status","CLK Tuning Control and Status","Command Argument","Command Argument","Command Response0","Command Response0","Command Response1","Command Response1","Command Response2","Command Response2","Command Response3","Command Response3","Command Transfer Type","Command Transfer Type","Data Buffer Access Port","Data Buffer Access Port","DLL (Delay Line) Control","DLL (Delay Line) Control","DLL Status","DLL Status","DMA System Address","DMA System Address","Force Event","Force Event","Host Controller Capabilities","Host Controller Capabilities","Interrupt Signal Enable","Interrupt Signal Enable","Interrupt Status","Interrupt Status","Interrupt Status Enable","Interrupt Status Enable","","Mixer Control","Mixer Control","MMC Boot Register","MMC Boot Register","Present State","Present State","Protocol Control","Protocol Control","uSDHC","System Control","System Control","Tuning Control Register","Tuning Control Register","","uSDHC","","uSDHC","Vendor Specific Register","Vendor Specific Register","Vendor Specific 2 Register","Vendor Specific 2 Register","Watermark Level","Watermark Level","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","ADMA Descriptor Error","ADMA Error State (when ADMA Error is occurred)","ADMA Length Mismatch Error","","","","","","No Error","Error","","","","","","","","","","","No Error","Error","ADMA System Address","","","","","","Auto CMD12 / 23 CRC Error","Auto CMD12 / 23 End Bit Error","Auto CMD12 / 23 Index Error","Auto CMD12 Not Executed","Auto CMD12 / 23 Timeout Error","Command Not Issued By Auto CMD12 Error","Execute Tuning","Sample Clock Select","","","","","","No CRC error","CRC Error Met in Auto CMD12/23 Response","","","","","","No error","End Bit Error Generated","","","","","","No error","Error, the CMD index in response is not CMD12/23","","","","","","Executed","Not executed","","","","","","No error","Time out","","","","","","No error","Not Issued","","","","","","","","","","","Fixed clock is used to sample data","Tuned clock is used to sample data","Block Count","Block Size","","","","","","Stop Count","1 block","2 blocks","65535 blocks","","","","","","No data transfer","1 Byte","2 Bytes","2048 Bytes","3 Bytes","4 Bytes","4096 Bytes","511 Bytes","512 Bytes","DLY_CELL_SET_OUT","DLY_CELL_SET_POST","DLY_CELL_SET_PRE","NXT_ERR","PRE_ERR","TAP_SEL_OUT","TAP_SEL_POST","TAP_SEL_PRE","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Command Argument","","","","","","Command Response 0","","","","","","Command Response 1","","","","","","Command Response 2","","","","","","Command Response 3","","","","","","Command CRC Check Enable","Command Index Check Enable","Command Index","Command Type","Data Present Select","Response Type Select","","","","","","Disable","Enable","","","","","","Disable","Enable","","","","","","","","","","","Normal Other commands","Suspend CMD52 for writing Bus Suspend in CCCR","Resume CMD52 for writing Function Select in CCCR","Abort CMD12, CMD52 for writing I/O Abort in CCCR","","","","","","No Data Present","Data Present","","","","","","No Response","Response Length 136","Response Length 48","Response Length 48, check Busy after response","Data Content","","","","","","DLL_CTRL_ENABLE","DLL_CTRL_GATE_UPDATE","DLL_CTRL_REF_UPDATE_INT","DLL_CTRL_RESET","DLL_CTRL_SLV_DLY_TARGET0","DLL_CTRL_SLV_DLY_TARGET1","DLL_CTRL_SLV_FORCE_UPD","DLL_CTRL_SLV_OVERRIDE","DLL_CTRL_SLV_OVERRIDE_VAL","DLL_CTRL_SLV_UPDATE_INT","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DLL_STS_REF_LOCK","DLL_STS_REF_SEL","DLL_STS_SLV_LOCK","DLL_STS_SLV_SEL","","","","","","","","","","","","","","","","","","","","","DS_ADDR","","","","","","Force Event Auto Command 12 CRC Error","Force Event Auto Command 12 Error","Force Event Auto Command 12 End Bit Error","Force Event Auto Command 12 Index Error","Force Event Auto Command 12 Not Executed","Force Event Auto Command 12 Time Out Error","Force Event Command CRC Error","Force Event Command End Bit Error","Force Event Command Index Error","Force Event Card Interrupt","Force Event Command Not Executed By Auto Command 12 Error","Force Event Command Time Out Error","Force Event Data CRC Error","Force Event Data End Bit Error","Force Event DMA Error","Force Event Data Time Out Error","Force Tuning Error","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","ADMA Support","DDR50 support","DMA Support","High Speed Support","Max Block Length","Retuning Mode","SDR104 support","SDR50 support","Suspend / Resume Support","Time Counter for Retuning","Use Tuning for SDR50","Voltage Support 1.8 V","Voltage Support 3.0 V","Voltage Support 3.3V","","","","","","Advanced DMA Not supported","Advanced DMA Supported","","","","","","","","","","","DMA not supported","DMA Supported","","","","","","High Speed Not Supported","High Speed Supported","","","","","","512 bytes","1024 bytes","2048 bytes","4096 bytes","","","","","","Mode 1","Mode 2","Mode 3","","","","","","","","","","","","","","","","Not supported","Supported","","","","","","","","","","","SDR does not require tuning","SDR50 requires tuning","","","","","","1.8V not supported","1.8V supported","","","","","","3.0V not supported","3.0V supported","","","","","","3.3V not supported","3.3V supported","Auto CMD12 Error Interrupt Enable","Block Gap Event Interrupt Enable","Buffer Read Ready Interrupt Enable","Buffer Write Ready Interrupt Enable","Command CRC Error Interrupt Enable","Command Complete Interrupt Enable","Command End Bit Error Interrupt Enable","Command Index Error Interrupt Enable","Card Insertion Interrupt Enable","Card Interrupt Interrupt Enable","Card Removal Interrupt Enable","Command Timeout Error Interrupt Enable","Data CRC Error Interrupt Enable","Data End Bit Error Interrupt Enable","DMA Interrupt Enable","DMA Error Interrupt Enable","Data Timeout Error Interrupt Enable","Re-Tuning Event Interrupt Enable","Transfer Complete Interrupt Enable","Tuning Error Interrupt Enable","Tuning Pass Interrupt Enable","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enable","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","Auto CMD12 Error","Block Gap Event","Buffer Read Ready","Buffer Write Ready","Command Complete","Command CRC Error","Command End Bit Error","Command Index Error","Card Insertion","Card Interrupt","Card Removal","Command Timeout Error","Data CRC Error","Data End Bit Error","DMA Interrupt","DMA Error","Data Timeout Error","Re-Tuning Event: (only for SD3.0 SDR104 mode and EMMC …","Transfer Complete","Tuning Error: (only for SD3.0 SDR104 mode and EMMC HS200 …","Tuning Pass:(only for SD3.0 SDR104 mode and EMMC HS200 …","","","","","","No Error","Error","","","","","","No block gap event","Transaction stopped at block gap","","","","","","Not ready to read buffer","Ready to read buffer","","","","","","Not ready to write buffer","Ready to write buffer:","","","","","","Command not complete","Command complete","","","","","","No Error","CRC Error Generated.","","","","","","No Error","End Bit Error Generated","","","","","","No Error","Error","","","","","","Card state unstable or removed","Card inserted","","","","","","No Card Interrupt","Generate Card Interrupt","","","","","","Card state unstable or inserted","Card removed","","","","","","No Error","Time out","","","","","","No Error","Error","","","","","","No Error","Error","","","","","","No DMA Interrupt","DMA Interrupt is generated","","","","","","No Error","Error","","","","","","No Error","Time out","","","","","","Re-Tuning is not required","Re-Tuning should be performed","","","","","","Transfer not complete","Transfer complete","","","","","","","","","","","Auto CMD12 Error Status Enable","Block Gap Event Status Enable","Buffer Read Ready Status Enable","Buffer Write Ready Status Enable","Command CRC Error Status Enable","Command Complete Status Enable","Command End Bit Error Status Enable","Command Index Error Status Enable","Card Insertion Status Enable","Card Interrupt Status Enable","Card Removal Status Enable","Command Timeout Error Status Enable","Data CRC Error Status Enable","Data End Bit Error Status Enable","DMA Interrupt Status Enable","DMA Error Status Enable","Data Timeout Error Status Enable","Re-Tuning Event Status Enable","Transfer Complete Status Enable","Tuning Error Status Enable","Tuning Pass Status Enable","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","","","","","","Masked","Enabled","Auto CMD12 Enable","Auto CMD23 Enable","Auto Tuning Enable (Only used for SD3.0, SDR104 mode and …","Block Count Enable","Dual Data Rate mode selection","DMA Enable","Data Transfer Direction Select","Execute Tuning: (Only used for SD3.0, SDR104 mode and EMMC …","Feedback Clock Source Selection (Only used for SD3.0, …","Multi / Single Block Select","NIBBLE_POS","SMP_CLK_SEL","","","","","","Disable","Enable","","","","","","","","","","","Disable auto tuning","Enable auto tuning","","","","","","Disable","Enable","","","","","","","","","","","Disable","Enable","","","","","","Write (Host to Card)","Read (Card to Host)","","","","","","Not Tuned or Tuning Completed","Execute Tuning","","","","","","Feedback clock comes from the loopback CLK","Feedback clock comes from the ipp_card_clk_out","","","","","","Single Block","Multiple Blocks","","","","","","","","","","","Fixed clock is used to sample data / cmd","Tuned clock is used to sample data / cmd","AUTO_SABG_EN","BOOT_ACK","BOOT_BLK_CNT","BOOT_EN","BOOT_MODE","Disable Time Out","DTOCV_ACK","","","","","","","","","","","No ack","Ack","","","","","","","","","","","Fast boot disable","Fast boot enable","","","","","","Normal boot","Alternative boot","","","","","","Enable time out","Disable time out","","","","","","SDCLK x 2^14","SDCLK x 2^15","SDCLK x 2^28","SDCLK x 2^29","SDCLK x 2^16","SDCLK x 2^17","SDCLK x 2^18","SDCLK x 2^19","SDCLK x 2^20","SDCLK x 2^21","Buffer Read Enable","Buffer Write Enable","Command Inhibit (DATA)","Card Detect Pin Level","Command Inhibit (CMD)","Card Inserted","CMD Line Signal Level","Data Line Active","DATA[7:0] Line Signal Level","HCLK Gated Off Internally","IPG_CLK Gated Off Internally","IPG_PERCLK Gated Off Internally","Read Transfer Active","Re-Tuning Request (only for SD3.0 SDR104 mode and EMMC …","SD Clock Gated Off Internally","SD Clock Stable","Tape Select Change Done","Write Protect Switch Pin Level","Write Transfer Active","","","","","","Read disable","Read enable","","","","","","Write disable","Write enable","","","","","","Can issue command which uses the DATA line","Cannot issue command which uses the DATA line","","","","","","No card present (CD_B = 1)","Card present (CD_B = 0)","","","","","","Can issue command using only CMD line","Cannot issue command","","","","","","Power on Reset or No Card","Card Inserted","","","","","","","","","","","DATA Line Inactive","DATA Line Active","","","","","","Data 0 line signal level","Data 1 line signal level","Data 2 line signal level","Data 3 line signal level","Data 4 line signal level","Data 5 line signal level","Data 6 line signal level","Data 7 line signal level","","","","","","HCLK is active.","HCLK is gated off.","","","","","","IPG_CLK is active.","IPG_CLK is gated off.","","","","","","IPG_PERCLK is active.","IPG_PERCLK is gated off.","","","","","","No valid data","Transferring data","","","","","","Fixed or well tuned sampling clock","Sampling clock needs re-tuning","","","","","","SD Clock is active.","SD Clock is gated off.","","","","","","Clock is changing frequency and not stable.","Clock is stable.","","","","","","Delay cell select change is not finished.","Delay cell select change is finished.","","","","","","Write protected (WP = 1)","Write enabled (WP = 0)","","","","","","No valid data","Transferring data","BURST length enable for INCR, INCR4 / INCR8 / INCR16, …","Card Detect Signal Selection","Card Detect Test Level","Continue Request","DATA3 as Card Detection Pin","DMA Select","Data Transfer Width","Endian Mode","Interrupt At Block Gap","LED Control","NON_EXACT_BLK_RD","RD_DONE_NO_8CLK","Read Wait Control","Stop At Block Gap Request","Wakeup Event Enable On SD Card Insertion","Wakeup Event Enable On Card Interrupt","Wakeup Event Enable On SD Card Removal","","","","","","Burst length is enabled for INCR","","","","","","Card Detection Level is selected (for normal purpose).","Card Detection Test Level is selected (for test purpose).","","","","","","Card Detect Test Level is 0, no card inserted","Card Detect Test Level is 1, card inserted","","","","","","No effect","Restart","","","","","","DATA3 does not monitor Card Insertion","DATA3 as Card Detection Pin","","","","","","No DMA or Simple DMA is selected","ADMA1 is selected","ADMA2 is selected","","","","","","1-bit mode","4-bit mode","8-bit mode","","","","","","Big Endian Mode","Half Word Big Endian Mode","Little Endian Mode","","","","","","Disabled","Enabled","","","","","","LED off","LED on","","","","","","The block read is exact block read. Host driver doesn’t …","The block read is non-exact block read. Host driver needs …","","","","","","","","","","","Disable Read Wait Control, and stop SD Clock at block gap …","Enable Read Wait Control, and assert Read Wait without …","","","","","","Transfer","Stop","","","","","","Disable","Enable","","","","","","Disable","Enable","","","","","","Disable","Enable","Data Timeout Counter Value","Divisor","Initialization Active","IPP_RST_N","Software Reset For ALL","Software Reset For CMD Line","Software Reset For DATA Line","Reset Tuning","SDCLK Frequency Select","","","","","","SDCLK x 2 14","SDCLK x 2 15","SDCLK x 2 27","SDCLK x 2 28","SDCLK x 2 29","","","","","","Divide-by-1","Divide-by-2","Divide-by-15","Divide-by-16","","","","","","","","","","","","","","","","No Reset","Reset","","","","","","No Reset","Reset","","","","","","No Reset","Reset","","","","","","","","","","","STD_TUNING_EN","TUNING_COUNTER","TUNING_START_TAP","TUNING_STEP","TUNING_WINDOW","","","","","","","","","","","","","","","","","","","","","","","","","","AC12_WR_CHKBUSY_EN","CMD_BYTE_EN","Conflict check enable.","CRC Check Disable","FRC_SDCLK_ON","Voltage Selection","Argument2 register enable for ACMD23","BUS reset","Card Interrupt Detection Test","debug for part dll","TUNING_1bit_EN","TUNING_8bit_EN","TUNING_CMD_EN","","","","","","Disable","Argument2 register enable for ACMD23 sharing with SDMA …","","","","","","","","","","","Check the card interrupt only when DATA3 is high.","Check the card interrupt by ignoring the status of DATA3.","","","","","","","","","","","","","","","","","","","","","Auto tuning circuit does not check the CMD line.","Auto tuning circuit checks the CMD line.","","","","","","Do not check busy after auto CMD12 for write data packet","Check busy after auto CMD12 for write data packet","","","","","","Disable","Enable","","","","","","Conflict check disable","Conflict check enable","","","","","","Check CRC16 for every read data packet and check CRC bits …","Ignore CRC16 check for every read data packet and ignore …","","","","","","CLK active or inactive is fully controlled by the hardware.","Force CLK active.","","","","","","Change the voltage to high voltage range, around 3.0 V","Change the voltage to low voltage range, around 1.8 V","Read Burst Length Due to system restriction, the actual …","Read Watermark Level","Write Burst Length Due to system restriction, the actual …","Write Watermark Level","","","","","","","","","","","","","","","","","","","","","","WDOG","Watchdog Control Register","Watchdog Control Register","","WDOG","","WDOG","Watchdog Interrupt Control Register","Watchdog Interrupt Control Register","Watchdog Miscellaneous Control Register","Watchdog Miscellaneous Control Register","Watchdog Reset Status Register","Watchdog Reset Status Register","Watchdog Service Register","Watchdog Service Register","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","software reset extension, an option way to generate …","SRS","WDA","WDBG","WDE","WDT","WDW","WDZST","WT","","","","","","using original way to generate software reset (default)","using new way to generate software reset.","","","","","","Assert system reset signal.","No effect on the system (Default).","","","","","","Assert WDOG_B output.","No effect on system (Default).","","","","","","Continue WDOG timer operation (Default).","Suspend the watchdog timer.","","","","","","Disable the Watchdog (Default).","Enable the Watchdog.","","","","","","No effect on WDOG_B (Default).","Assert WDOG_B upon a Watchdog Time-out event.","","","","","","Continue WDOG timer operation (Default).","Suspend WDOG timer operation.","","","","","","Continue timer operation (Default).","Suspend the watchdog timer.","","","","","","0.5 Seconds (Default).","1.0 Seconds.","1.5 Seconds.","128 Seconds.","2.0 Seconds.","WICT","WIE","WTIS","","","","","","WICT[7:0] = Time duration between interrupt and time-out …","WICT[7:0] = Time duration between interrupt and time-out …","WICT[7:0] = Time duration between interrupt and time-out …","WICT[7:0] = Time duration between interrupt and time-out …","","","","","","Disable Interrupt (Default).","Enable Interrupt.","","","","","","No interrupt has occurred (Default).","Interrupt has occurred","PDE","","","","","","Power Down Counter of WDOG is disabled.","Power Down Counter of WDOG is enabled (Default).","POR","SFTW","TOUT","","","","","","Reset is not the result of a power on reset.","Reset is the result of a power on reset.","","","","","","Reset is not the result of a software reset.","Reset is the result of a software reset.","","","","","","Reset is not the result of a WDOG timeout.","Reset is the result of a WDOG timeout.","WSR","","","","","","Write to the Watchdog Service Register (WDOG_WSR).","Write to the Watchdog Service Register (WDOG_WSR).","Crossbar A Control Register 0","Crossbar A Control Register 0","Crossbar A Control Register 1","Crossbar A Control Register 1","","Crossbar Switch","Crossbar A Select Register 0","Crossbar A Select Register 0","Crossbar A Select Register 1","Crossbar A Select Register 1","Crossbar A Select Register 10","Crossbar A Select Register 10","Crossbar A Select Register 11","Crossbar A Select Register 11","Crossbar A Select Register 12","Crossbar A Select Register 12","Crossbar A Select Register 13","Crossbar A Select Register 13","Crossbar A Select Register 14","Crossbar A Select Register 14","Crossbar A Select Register 15","Crossbar A Select Register 15","Crossbar A Select Register 16","Crossbar A Select Register 16","Crossbar A Select Register 17","Crossbar A Select Register 17","Crossbar A Select Register 18","Crossbar A Select Register 18","Crossbar A Select Register 19","Crossbar A Select Register 19","Crossbar A Select Register 2","Crossbar A Select Register 2","Crossbar A Select Register 20","Crossbar A Select Register 20","Crossbar A Select Register 21","Crossbar A Select Register 21","Crossbar A Select Register 22","Crossbar A Select Register 22","Crossbar A Select Register 23","Crossbar A Select Register 23","Crossbar A Select Register 24","Crossbar A Select Register 24","Crossbar A Select Register 25","Crossbar A Select Register 25","Crossbar A Select Register 26","Crossbar A Select Register 26","Crossbar A Select Register 27","Crossbar A Select Register 27","Crossbar A Select Register 28","Crossbar A Select Register 28","Crossbar A Select Register 29","Crossbar A Select Register 29","Crossbar A Select Register 3","Crossbar A Select Register 3","Crossbar A Select Register 30","Crossbar A Select Register 30","Crossbar A Select Register 31","Crossbar A Select Register 31","Crossbar A Select Register 32","Crossbar A Select Register 32","Crossbar A Select Register 33","Crossbar A Select Register 33","Crossbar A Select Register 34","Crossbar A Select Register 34","Crossbar A Select Register 35","Crossbar A Select Register 35","Crossbar A Select Register 36","Crossbar A Select Register 36","Crossbar A Select Register 37","Crossbar A Select Register 37","Crossbar A Select Register 38","Crossbar A Select Register 38","Crossbar A Select Register 39","Crossbar A Select Register 39","Crossbar A Select Register 4","Crossbar A Select Register 4","Crossbar A Select Register 40","Crossbar A Select Register 40","Crossbar A Select Register 41","Crossbar A Select Register 41","Crossbar A Select Register 42","Crossbar A Select Register 42","Crossbar A Select Register 43","Crossbar A Select Register 43","Crossbar A Select Register 44","Crossbar A Select Register 44","Crossbar A Select Register 45","Crossbar A Select Register 45","Crossbar A Select Register 46","Crossbar A Select Register 46","Crossbar A Select Register 47","Crossbar A Select Register 47","Crossbar A Select Register 48","Crossbar A Select Register 48","Crossbar A Select Register 49","Crossbar A Select Register 49","Crossbar A Select Register 5","Crossbar A Select Register 5","Crossbar A Select Register 50","Crossbar A Select Register 50","Crossbar A Select Register 51","Crossbar A Select Register 51","Crossbar A Select Register 52","Crossbar A Select Register 52","Crossbar A Select Register 53","Crossbar A Select Register 53","Crossbar A Select Register 54","Crossbar A Select Register 54","Crossbar A Select Register 55","Crossbar A Select Register 55","Crossbar A Select Register 56","Crossbar A Select Register 56","Crossbar A Select Register 57","Crossbar A Select Register 57","Crossbar A Select Register 58","Crossbar A Select Register 58","Crossbar A Select Register 59","Crossbar A Select Register 59","Crossbar A Select Register 6","Crossbar A Select Register 6","Crossbar A Select Register 60","Crossbar A Select Register 60","Crossbar A Select Register 61","Crossbar A Select Register 61","Crossbar A Select Register 62","Crossbar A Select Register 62","Crossbar A Select Register 63","Crossbar A Select Register 63","Crossbar A Select Register 64","Crossbar A Select Register 64","Crossbar A Select Register 65","Crossbar A Select Register 65","Crossbar A Select Register 7","Crossbar A Select Register 7","Crossbar A Select Register 8","Crossbar A Select Register 8","Crossbar A Select Register 9","Crossbar A Select Register 9","","Crossbar Switch","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","DMA Enable for XBAR_OUT0","DMA Enable for XBAR_OUT1","Active edge for edge detection on XBAR_OUT0","Active edge for edge detection on XBAR_OUT1","Interrupt Enable for XBAR_OUT0","Interrupt Enable for XBAR_OUT1","Edge detection status for XBAR_OUT0","Edge detection status for XBAR_OUT1","","","","","","DMA disabled","DMA enabled","","","","","","DMA disabled","DMA enabled","","","","","","STS0 never asserts","STS0 asserts on rising edges of XBAR_OUT0","STS0 asserts on falling edges of XBAR_OUT0","STS0 asserts on rising and falling edges of XBAR_OUT0","","","","","","STS1 never asserts","STS1 asserts on rising edges of XBAR_OUT1","STS1 asserts on falling edges of XBAR_OUT1","STS1 asserts on rising and falling edges of XBAR_OUT1","","","","","","Interrupt disabled","Interrupt enabled","","","","","","Interrupt disabled","Interrupt enabled","","","","","","Active edge not yet detected on XBAR_OUT0","Active edge detected on XBAR_OUT0","","","","","","Active edge not yet detected on XBAR_OUT1","Active edge detected on XBAR_OUT1","DMA Enable for XBAR_OUT2","DMA Enable for XBAR_OUT3","Active edge for edge detection on XBAR_OUT2","Active edge for edge detection on XBAR_OUT3","Interrupt Enable for XBAR_OUT2","Interrupt Enable for XBAR_OUT3","Edge detection status for XBAR_OUT2","Edge detection status for XBAR_OUT3","","","","","","DMA disabled","DMA enabled","","","","","","DMA disabled","DMA enabled","","","","","","STS2 never asserts","STS2 asserts on rising edges of XBAR_OUT2","STS2 asserts on falling edges of XBAR_OUT2","STS2 asserts on rising and falling edges of XBAR_OUT2","","","","","","STS3 never asserts","STS3 asserts on rising edges of XBAR_OUT3","STS3 asserts on falling edges of XBAR_OUT3","STS3 asserts on rising and falling edges of XBAR_OUT3","","","","","","Interrupt disabled","Interrupt enabled","","","","","","Interrupt disabled","Interrupt enabled","","","","","","Active edge not yet detected on XBAR_OUT2","Active edge detected on XBAR_OUT2","","","","","","Active edge not yet detected on XBAR_OUT3","Active edge detected on XBAR_OUT3","Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to …","","","","","","","","","","","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT59 (refer to …","","","","","","","","","","","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT60 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT61 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT62 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT63 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT64 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT65 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT66 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT67 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT72 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT73 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT74 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT75 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT76 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT77 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT78 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT79 (refer to …","","","","","","","","","","","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT80 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT81 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT82 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT83 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT84 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT85 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT86 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT87 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT88 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT89 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT90 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT91 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT92 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT93 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT94 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT95 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT96 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT97 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT98 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT99 (refer to …","","","","","","","","","","","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT100 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT101 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT102 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT103 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT104 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT105 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT106 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT107 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT108 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT109 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT110 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT111 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT112 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT113 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT114 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT115 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT118 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT119 (refer to …","","","","","","","","","","","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT120 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT121 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT122 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT123 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT124 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT125 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT126 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT127 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT128 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT129 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT130 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT131 (refer to …","","","","","","","","","","","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to …","","","","","","","","","","","Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to …","Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to …","","","","","","","","","","","","Crossbar Switch","Crossbar B Select Register 0","Crossbar B Select Register 0","Crossbar B Select Register 1","Crossbar B Select Register 1","Crossbar B Select Register 2","Crossbar B Select Register 2","Crossbar B Select Register 3","Crossbar B Select Register 3","Crossbar B Select Register 4","Crossbar B Select Register 4","Crossbar B Select Register 5","Crossbar B Select Register 5","Crossbar B Select Register 6","Crossbar B Select Register 6","Crossbar B Select Register 7","Crossbar B Select Register 7","","Crossbar Switch","","Crossbar Switch","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","Input (XBARB_INn) to be muxed to XBARB_OUT0 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT1 (refer to …","","","","","","","","","","","Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to …","","","","","","","","","","","Input (XBARB_INn) to be muxed to XBARB_OUT4 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT5 (refer to …","","","","","","","","","","","Input (XBARB_INn) to be muxed to XBARB_OUT6 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT7 (refer to …","","","","","","","","","","","Input (XBARB_INn) to be muxed to XBARB_OUT8 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT9 (refer to …","","","","","","","","","","","Input (XBARB_INn) to be muxed to XBARB_OUT10 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT11 (refer to …","","","","","","","","","","","Input (XBARB_INn) to be muxed to XBARB_OUT12 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT13 (refer to …","","","","","","","","","","","Input (XBARB_INn) to be muxed to XBARB_OUT14 (refer to …","Input (XBARB_INn) to be muxed to XBARB_OUT15 (refer to …","","","","","","","","","","","","XTAL OSC (LP) Control Register","XTAL OSC (LP) Control Register","XTAL OSC (LP) Control Register","XTAL OSC (LP) Control Register","XTAL OSC (LP) Control Register","XTAL OSC (LP) Control Register","XTAL OSC (LP) Control Register","XTAL OSC (LP) Control Register","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","Miscellaneous Register 0","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 0 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 1 Register","XTAL OSC Configuration 2 Register","XTAL OSC Configuration 2 Register","XTAL OSC Configuration 2 Register","XTAL OSC Configuration 2 Register","XTAL OSC Configuration 2 Register","XTAL OSC Configuration 2 Register","XTAL OSC Configuration 2 Register","XTAL OSC Configuration 2 Register","XTALOSC24M","","XTALOSC24M","","","Returns the argument unchanged.","Acquire a vaild, but possibly aliased, instance.","Calls <code>U::from(self)</code>.","Returns the instance number <code>N</code> for a peripheral instance.","","","","CPU power gate control. Used as software override. Test …","Display logic power gate control. Used as software …","GPU power gate control. Used as software mask. Set to zero …","L1 power gate control. Used as software override. Not …","L2 power gate control. Used as software override. Not …","Bandgap select. Not related to oscillator.","Low power bandgap test bit. Not related to oscillator.","Display power gate control. Used as software mask. Set to …","Select the source for the 24MHz clock.","For debug purposes only","RC Osc. enable control.","Low power reftop ibias disable. Not related to oscillator.","Specifies the time delay between when the 24MHz xtal is …","Status of the 24MHz xtal oscillator.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Normal power bandgap","Low power bandgap","","","","","","","","","","","","","","","","XTAL OSC","RC OSC","","","","","","","","","","","Use XTAL OSC to source the 24MHz clock","Use RC OSC","","","","","","","","","","","0.25ms","0.5ms","1ms","2ms","","","","","","Not stable","Stable and ready to use","CPU power gate control. Used as software override. Test …","Display logic power gate control. Used as software …","GPU power gate control. Used as software mask. Set to zero …","L1 power gate control. Used as software override. Not …","L2 power gate control. Used as software override. Not …","Bandgap select. Not related to oscillator.","Low power bandgap test bit. Not related to oscillator.","Display power gate control. Used as software mask. Set to …","Select the source for the 24MHz clock.","For debug purposes only","RC Osc. enable control.","Low power reftop ibias disable. Not related to oscillator.","Specifies the time delay between when the 24MHz xtal is …","Status of the 24MHz xtal oscillator.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Normal power bandgap","Low power bandgap","","","","","","","","","","","","","","","","XTAL OSC","RC OSC","","","","","","","","","","","Use XTAL OSC to source the 24MHz clock","Use RC OSC","","","","","","","","","","","0.25ms","0.5ms","1ms","2ms","","","","","","Not stable","Stable and ready to use","CPU power gate control. Used as software override. Test …","Display logic power gate control. Used as software …","GPU power gate control. Used as software mask. Set to zero …","L1 power gate control. Used as software override. Not …","L2 power gate control. Used as software override. Not …","Bandgap select. Not related to oscillator.","Low power bandgap test bit. Not related to oscillator.","Display power gate control. Used as software mask. Set to …","Select the source for the 24MHz clock.","For debug purposes only","RC Osc. enable control.","Low power reftop ibias disable. Not related to oscillator.","Specifies the time delay between when the 24MHz xtal is …","Status of the 24MHz xtal oscillator.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Normal power bandgap","Low power bandgap","","","","","","","","","","","","","","","","XTAL OSC","RC OSC","","","","","","","","","","","Use XTAL OSC to source the 24MHz clock","Use RC OSC","","","","","","","","","","","0.25ms","0.5ms","1ms","2ms","","","","","","Not stable","Stable and ready to use","CPU power gate control. Used as software override. Test …","Display logic power gate control. Used as software …","GPU power gate control. Used as software mask. Set to zero …","L1 power gate control. Used as software override. Not …","L2 power gate control. Used as software override. Not …","Bandgap select. Not related to oscillator.","Low power bandgap test bit. Not related to oscillator.","Display power gate control. Used as software mask. Set to …","Select the source for the 24MHz clock.","For debug purposes only","RC Osc. enable control.","Low power reftop ibias disable. Not related to oscillator.","Specifies the time delay between when the 24MHz xtal is …","Status of the 24MHz xtal oscillator.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Normal power bandgap","Low power bandgap","","","","","","","","","","","","","","","","XTAL OSC","RC OSC","","","","","","","","","","","Use XTAL OSC to source the 24MHz clock","Use RC OSC","","","","","","","","","","","0.25ms","0.5ms","1ms","2ms","","","","","","Not stable","Stable and ready to use","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to oscillator.","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.Not related to …","Predivider for the source clock of the PLL’s. Not …","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except rtc powered down on stop mode assertion. …","Certain analog functions such as certain regulators left …","XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","","","","","","Divide by 1","Divide by 2","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to oscillator.","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.Not related to …","Predivider for the source clock of the PLL’s. Not …","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except rtc powered down on stop mode assertion. …","Certain analog functions such as certain regulators left …","XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","","","","","","Divide by 1","Divide by 2","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to oscillator.","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.Not related to …","Predivider for the source clock of the PLL’s. Not …","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except rtc powered down on stop mode assertion. …","Certain analog functions such as certain regulators left …","XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","","","","","","Divide by 1","Divide by 2","","","","","","This bit allows disabling the clock gate (always ungated) …","This field specifies the delay between powering up the …","This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","This field determines the bias current in the 24MHz …","Status bit that signals that the output of the 24-MHz …","This bit enables the detector that signals when the 24MHz …","Control bit to power-down the analog bandgap reference …","Control bit to disable the self-bias circuit in the analog …","Not related to oscillator.","Status bit that signals the analog bandgap voltage is up …","This field indicates which chip source is being used for …","Configure the analog behavior in stop mode.Not related to …","Predivider for the source clock of the PLL’s. Not …","This field powers down the 24M crystal oscillator if set …","","","","","","Allow the logic to automatically gate the clock when the …","Prevent the logic from ever gating off the clock.","","","","","","0.5ms","1.0ms","2.0ms","3.0ms","4.0ms","5.0ms","6.0ms","7.0ms","","","","","","Turn on the switch","Turn off the switch","","","","","","Decrease current by 12.5%","Decrease current by 25.0%","Decrease current by 37.5%","Nominal","","","","","","","","","","","","","","","","","","","","","Uses coarse bias currents for startup","Uses bandgap-based bias currents for best performance.","","","","","","Nominal VBG","VBG+0.78%","VBG+1.56%","VBG+2.34%","VBG-0.78%","VBG-1.56%","VBG-2.34%","VBG-3.12%","","","","","","","","","","","Internal ring oscillator","RTC_XTAL","","","","","","All analog except rtc powered down on stop mode assertion. …","Certain analog functions such as certain regulators left …","XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","","","","","","Divide by 1","Divide by 2","","","","","","Bypasses any calculated RC tuning value and uses the …","Enables the tuning logic to calculate new RC tuning values","Negative hysteresis value","Positive hysteresis value","Invert the stepping of the calculated RC tuning value.","RC osc. tuning values.","The current tuning value in use.","Start/stop bit for the RC tuning calculation logic. If …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bypasses any calculated RC tuning value and uses the …","Enables the tuning logic to calculate new RC tuning values","Negative hysteresis value","Positive hysteresis value","Invert the stepping of the calculated RC tuning value.","RC osc. tuning values.","The current tuning value in use.","Start/stop bit for the RC tuning calculation logic. If …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bypasses any calculated RC tuning value and uses the …","Enables the tuning logic to calculate new RC tuning values","Negative hysteresis value","Positive hysteresis value","Invert the stepping of the calculated RC tuning value.","RC osc. tuning values.","The current tuning value in use.","Start/stop bit for the RC tuning calculation logic. If …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Bypasses any calculated RC tuning value and uses the …","Enables the tuning logic to calculate new RC tuning values","Negative hysteresis value","Positive hysteresis value","Invert the stepping of the calculated RC tuning value.","RC osc. tuning values.","The current tuning value in use.","Start/stop bit for the RC tuning calculation logic. If …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The current tuning value in use.","The target count used to tune the RC OSC frequency","","","","","","","","","","","The current tuning value in use.","The target count used to tune the RC OSC frequency","","","","","","","","","","","The current tuning value in use.","The target count used to tune the RC OSC frequency","","","","","","","","","","","The current tuning value in use.","The target count used to tune the RC OSC frequency","","","","","","","","","","","Flag indicates that the count_1m count wasn’t reached …","The target count used to tune the 1MHz clock frequency","Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","Mux the corrected or uncorrected 1MHz clock to the output","","","","","","","","","","","","","","","","","","","","","Flag indicates that the count_1m count wasn’t reached …","The target count used to tune the 1MHz clock frequency","Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","Mux the corrected or uncorrected 1MHz clock to the output","","","","","","","","","","","","","","","","","","","","","Flag indicates that the count_1m count wasn’t reached …","The target count used to tune the 1MHz clock frequency","Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","Mux the corrected or uncorrected 1MHz clock to the output","","","","","","","","","","","","","","","","","","","","","Flag indicates that the count_1m count wasn’t reached …","The target count used to tune the 1MHz clock frequency","Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","Mux the corrected or uncorrected 1MHz clock to the output","","","","","","","","","","","","","","","","","","","",""],"i":[189,1,189,1,189,1,189,1,66,189,1,66,189,1,66,189,1,189,1,189,1,189,1,66,66,66,66,66,66,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,189,1,66,66,66,66,66,66,189,1,66,189,1,66,189,1,66,189,1,189,1,66,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,189,1,66,66,189,1,189,1,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,189,1,66,66,189,1,66,189,1,66,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,189,1,66,189,1,189,1,66,189,1,189,1,66,189,1,189,1,66,189,1,189,1,66,189,1,66,66,66,189,1,66,189,1,66,189,1,66,66,66,66,0,0,0,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,0,66,66,66,189,1,66,189,1,66,189,1,189,1,189,1,189,1,189,1,66,189,1,189,1,189,1,189,1,189,1,66,189,1,189,1,189,1,189,1,189,1,66,189,1,189,1,189,1,189,1,189,1,66,189,1,66,0,66,189,1,0,66,189,1,66,189,1,66,189,1,189,1,66,189,1,66,189,1,189,1,189,1,0,66,189,1,66,189,1,66,189,1,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,189,1,66,66,66,66,66,66,66,189,1,189,1,189,1,189,1,66,189,1,66,189,1,0,66,189,1,66,189,1,0,189,1,189,1,66,66,66,66,0,0,0,0,0,68,2,70,74,66,1,68,2,70,74,66,1,0,0,0,0,1,0,0,0,0,0,2,0,0,0,0,1,0,0,0,0,1,68,2,70,74,66,1,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,66,0,68,2,70,74,66,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,68,70,0,0,0,0,0,0,0,0,0,0,0,68,2,70,74,66,1,68,2,70,74,66,1,0,68,2,70,74,66,1,0,0,0,0,0,0,68,74,0,0,0,0,0,0,0,0,0,22,0,22,0,22,0,22,0,22,0,22,0,22,0,22,0,0,22,0,22,0,22,0,22,22,22,75,76,22,0,22,22,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,21,0,21,0,21,0,0,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,0,21,21,21,21,79,21,0,21,21,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,10,0,10,0,10,0,10,0,10,0,10,10,10,80,81,82,83,10,0,10,10,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,31,0,31,0,31,0,31,0,31,0,31,0,31,0,0,31,31,31,84,85,31,0,31,31,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,34,0,34,0,34,0,34,0,34,0,0,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,0,34,0,34,0,0,34,34,34,34,86,34,0,34,34,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,0,35,0,35,0,35,0,35,0,35,0,35,0,35,0,0,35,35,35,35,87,88,35,0,35,35,35,0,0,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,36,0,0,36,36,36,36,89,36,0,36,36,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,0,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,0,65,65,65,90,65,0,65,65,65,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,51,51,91,51,0,51,51,51,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,7,0,7,0,7,0,0,7,0,0,7,7,7,7,92,93,94,95,7,0,7,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,0,52,52,52,96,52,0,52,52,52,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,50,0,50,0,0,0,50,50,50,50,97,50,0,50,50,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,47,0,47,0,47,0,47,47,47,98,47,0,47,47,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,0,0,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,46,0,0,46,0,46,0,46,0,46,0,46,46,46,46,99,46,0,46,46,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,0,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,0,0,44,0,44,0,44,44,44,44,44,100,44,0,0,44,44,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,190,0,190,0,190,0,190,0,190,0,190,0,190,0,190,0,190,0,190,0,190,190,190,190,190,190,190,190,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,41,41,41,101,41,0,41,41,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,19,0,0,0,0,0,0,0,0,0,19,0,19,0,0,19,0,19,0,19,0,19,0,19,0,19,0,19,0,19,0,19,0,0,19,0,19,0,19,0,19,0,19,0,19,0,19,19,19,19,102,103,104,105,19,0,19,19,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,0,0,0,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,20,0,20,0,20,0,20,0,20,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,0,20,20,20,20,106,107,20,0,20,20,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,23,0,23,0,23,0,23,0,0,0,0,0,23,23,23,23,108,23,0,23,23,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,24,0,24,0,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,0,24,24,24,24,109,110,111,24,0,24,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,32,0,0,0,32,32,32,32,112,32,0,32,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,0,0,0,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,0,15,0,15,0,15,0,15,15,15,15,113,114,15,0,15,15,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,17,0,17,0,17,0,17,0,17,0,17,0,17,0,17,0,17,0,17,0,0,17,17,17,115,17,0,17,17,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,18,0,18,0,18,0,18,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,18,0,18,0,18,0,0,18,0,18,18,18,116,117,118,119,120,121,122,123,124,18,0,18,18,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,38,0,0,0,0,0,38,0,38,0,0,38,0,38,0,0,38,38,38,38,125,126,38,0,38,38,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,0,0,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,39,39,39,127,39,0,39,39,39,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,40,0,40,0,40,0,40,0,40,0,40,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,40,0,0,0,0,40,40,40,128,40,0,40,40,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,42,42,129,42,0,42,42,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,43,43,0,43,0,0,0,0,43,43,43,130,43,0,43,43,43,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,45,0,45,0,45,0,0,0,45,0,45,45,45,131,45,0,45,45,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,0,0,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,48,48,48,132,48,0,48,48,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,49,49,49,133,134,135,136,49,0,49,49,49,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,0,0,0,0,0,0,0,0,0,57,0,57,0,57,0,0,57,0,57,0,57,0,57,57,57,57,137,138,139,140,57,0,57,57,57,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,64,0,64,0,64,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,64,0,64,0,64,0,0,64,0,64,0,64,64,64,64,141,142,143,144,145,146,147,148,64,0,64,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,0,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,63,63,149,63,0,63,63,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,62,0,62,0,62,0,0,62,0,62,0,62,0,62,0,0,0,62,62,62,150,62,0,62,62,62,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,61,0,61,0,61,0,0,0,61,61,61,61,151,61,0,0,61,61,61,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,191,0,191,0,0,191,0,191,191,191,191,191,191,191,191,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,0,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,60,60,152,60,0,60,60,60,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,59,0,59,0,59,0,59,0,59,0,59,0,0,59,0,59,0,59,0,59,0,0,0,0,0,0,0,0,0,59,0,59,59,59,59,153,154,155,156,59,0,0,59,59,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,0,192,192,192,192,192,192,192,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,0,0,0,58,0,58,0,58,0,58,58,58,58,157,58,0,58,58,58,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,56,0,56,56,0,56,0,56,0,56,56,56,158,56,0,56,56,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,55,0,55,0,0,0,0,0,55,0,55,55,55,55,159,55,0,55,55,55,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,0,0,0,0,0,0,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,54,54,54,160,161,162,54,0,54,54,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,0,53,0,53,0,53,0,53,0,0,0,53,0,53,0,53,53,0,53,53,53,53,0,53,0,53,53,53,0,53,53,53,53,53,53,53,53,53,53,53,163,53,0,53,53,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,25,0,0,0,25,25,25,164,25,0,25,25,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,16,0,16,0,0,0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16,16,16,16,165,16,0,16,16,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,8,0,8,8,8,8,8,8,8,8,0,0,0,8,0,8,0,8,0,0,0,8,8,8,8,166,8,0,8,8,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,37,0,37,0,37,0,37,0,37,0,37,0,37,0,37,0,37,0,37,0,37,37,37,37,167,37,0,37,37,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,0,33,0,33,0,33,0,33,0,0,33,0,33,0,33,0,33,0,0,0,0,0,0,0,0,33,33,33,168,169,170,171,33,0,33,33,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,30,0,30,0,30,0,30,0,30,0,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,30,0,0,0,30,0,30,30,30,30,172,30,0,30,30,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,0,29,0,29,0,29,0,29,0,29,0,29,0,0,29,0,29,0,0,0,29,29,29,173,29,0,29,29,29,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,28,0,0,28,0,28,0,0,28,0,28,0,0,0,0,0,28,0,28,0,28,0,28,28,28,28,174,175,28,0,28,28,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,27,0,0,27,27,27,176,27,0,27,27,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,26,26,26,26,177,178,26,0,26,26,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,9,0,0,9,0,9,0,9,0,9,0,9,0,0,0,0,0,9,9,9,9,179,180,9,0,9,9,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,6,0,0,6,0,6,0,6,0,6,0,0,6,0,6,0,0,0,0,0,6,0,6,0,6,6,6,6,181,182,6,0,6,6,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,11,0,11,0,11,0,11,11,11,11,183,184,11,0,11,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,12,0,0,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,12,0,0,12,12,12,185,12,0,12,12,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,13,0,13,0,13,0,13,0,13,0,13,0,13,0,0,0,0,13,13,13,186,187,13,0,13,13,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,14,0,0,0,14,14,14,188,14,0,14,14,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"f":"``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}00000000000````{bb}`````{{{d{c}}}e{}{}}````{{bb}f}````{{bh}j}{cc{}}00000```{{}{{d{l}}}}{{}{{d{n}}}}{{}{{d{A`}}}}{{}{{d{Ab}}}}{{}{{d{Ad}}}}4{{}{{d{Af}}}}0{{}{{d{Ah}}}}{{}{{d{Aj}}}}0{{}{{d{Al}}}}{{}{{d{An}}}}{{}{{d{B`}}}}66{{}{{d{Bb}}}}{{}{{d{Bd}}}}{{}{{d{Bf}}}}{{}{{d{Bh}}}}2{{}{{d{Bj}}}}1{{}{{d{Bl}}}}{{}{{d{Bn}}}}155{{}{{d{C`}}}}66{{}{{d{n}}}}{{}{{d{Cb}}}}8{{}{{d{Ad}}}}{{}{{d{Cd}}}}0{{}{{d{Cf}}}}{{}{{d{Ch}}}}60{{}{{d{Cj}}}}7{{}{{d{Cl}}}}{{}{{d{Cn}}}}{{}{{d{D`}}}}{{}{{d{Db}}}}{{}{{d{An}}}}13{{}{{d{Dd}}}}{{}{{d{Df}}}}0{{}{{d{Bd}}}}{{}{{d{Dh}}}}1{{}{{d{Dj}}}}{{}{{d{Dl}}}}0{{}{{d{Dn}}}}{{}{{d{Bf}}}}00{{}{{d{E`}}}}{{}{{d{Eb}}}};{{}{{d{Ed}}}}{{}{{d{Ef}}}}{{}{{d{Eh}}}}{{}{{d{Ej}}}}{{}{{d{El}}}}{{}{{d{En}}}}{{}{{d{F`}}}}{{}{{d{Fb}}}}{{}{{d{Fd}}}}{{}{{d{Ff}}}}{{}{{d{Db}}}}{{}{{d{Fh}}}}4{{}{{d{Fj}}}}5{{}{{d{n}}}}{{}{{d{Ab}}}}{{}{{d{Fl}}}}00{{}{{d{Fn}}}}9{{}{{d{G`}}}}{{}{{d{Gb}}}}{{}{{d{Gd}}}}{{}{{d{Gf}}}}000{{}{{d{Gh}}}}{{}{{d{Gj}}}}{{}{{d{Gl}}}}{{}{{d{Gn}}}}{{}{{d{H`}}}}000000077<{{}{{d{Hb}}}}8{{}Hd}`{ce{}{}}00000``````````{{}{{d{c}}}{}}{bHf}``````{{{Hh{c}}}cHj}{{{Hl{c}}}cHj}```````````{c{{Hn{e}}}{}{}}00000000000`{cI`{}}00000``````{{{Hh{c}}c}IbHj}{{{Id{c}}c}IbHj}````````````````````````````````88{cc{}}{{}If}{{}Ih};{Bl{{Il{Ij}}}}776`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````<<3{{}In}={Bj{{Il{Ij}}}}998````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````>>5{{}J`}{{}Jb}{{}Jd}{{}Jf}{ce{}{}}{Ad{{Il{Ij}}}}??>``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````11;{{}Jh}{{}Jj}3{Cn{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````66{cc{}}{{}Jl}8{Dd{{Il{Ij}}}}443````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````992{{}Jn}{{}K`};{Df{{Il{Ij}}}}776``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````<<5{{}Kb}={Dh{{Il{Ij}}}}998```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````>>7{{}Kd}?{Hb{{Il{Ij}}}};;:`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}0:{{}Kf}1{Ff{{Il{Ij}}}}>>=``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````22<{{}Kh}{{}Kj}{{}Kl}{{}Kn}6{n{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````99{cc{}}{{}L`};{Fh{{Il{Ij}}}}443``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````<<2{{}Lb}={Fd{{Il{Ij}}}}665````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````>>4{{}Ld}?{En{{Il{Ij}}}}887``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}07{{}Lf}1{El{{Il{Ij}}}};;:````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````229{{}Lh}3{Eh{{Il{Ij}}}}`==<`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````44;4==<``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````44;{{}Lj}5{Eb{{Il{Ij}}}}??>````````````````````````````````````````````````````````````````````````````````66={{}Ll}{{}Ln}{{}M`}{{}Mb}:{Bf{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````=={cc{}}{{}Md}{{}Mf}{ce{}{}}{Bh{{Il{Ij}}}}665`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````114{{}Mh}2{Bn{{Il{Ij}}}}887``````````````````````````````````````````````````````````````````````````````````````````````````````````````336{{}Mj}{{}Ml}{{}Mn}6{C`{{Il{Ij}}}}<<;```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````77:{{}N`}8{D`{{Il{Ij}}}}>>=````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````99<{{}Nb}{{}Nd};{An{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````>>{cc{}}{{}Nf}{ce{}{}}{Bb{{Il{Ij}}}}554``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````113{{}Nh}{{}Nj}{{}Nl}{{}Nn}{{}O`}{{}Ob}{{}Od}{{}Of}{{}Oh}:{Bd{{Il{Ij}}}}??>``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````;;={{}Oj}{{}Ol}={Dl{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}0{cc{}}{{}On}2{Dn{{Il{Ij}}}}554``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````332{{}A`}4{E`{{Il{Ij}}}}776````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````554{{}Ab}6{Ed{{Il{Ij}}}}998```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````776{{}Ad}8{Ef{{Il{Ij}}}};;:``````````````````````````````````````````````````````998{{}Af}:{Ej{{Il{Ij}}}}==<``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````;;:{{}Ah}<{F`{{Il{Ij}}}}??>``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````==<{{}Aj}{{}Al}{{}An}{{}AA`}{ce{}{}}{Fb{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````33{cc{}}{{}AAb}{{}AAd}{{}AAf}{{}AAh}8{Gb{{Il{Ij}}}}776`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````995{{}AAj}{{}AAl}{{}AAn}{{}AB`}{{}ABb}{{}ABd}{{}ABf}{{}ABh}{ce{}{}}{H`{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````33{cc{}}{{}ABj}5{Gn{{Il{Ij}}}}443`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````662{{}ABl}7{Gl{{Il{Ij}}}}665```````````````````````````````````````````````````````````````````````````````````````````884{{}ABn}9{Gj{{Il{Ij}}}}`887`````````````````````````````````````::6:887````````````````````````````````````````````````````````````````````````````````````````````````````````::6{{}AC`};{Gh{{Il{Ij}}}}::9`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````<<8{{}ACb}{{}ACd}{{}ACf}{{}ACh}{ce{}{}}{Gf{{Il{Ij}}}}`{c{{Hn{e}}}{}{}}0{cI`{}}`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````33{cc{}}4221```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````440{{}ACj}5{Gd{{Il{Ij}}}}443``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````662{{}ACl}7{G`{{Il{Ij}}}}665`````````````````````````````````````````````````````````````````````````884{{}ACn}9{Fn{{Il{Ij}}}}887````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````::6{{}AD`}{{}ADb}{{}ADd}={Fl{{Il{Ij}}}}<<;``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````>>:{{}ADf}?{Fj{{Il{Ij}}}}>>=```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}0={{}ADh}1{Cb{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````44{cc{}}{{}ADj}6{B`{{Il{Ij}}}}443```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````772{{}ADl}8{A`{{Il{Ij}}}}665````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````994{{}ADn}:{Dj{{Il{Ij}}}}887````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````;;6{{}AE`}{{}AEb}{{}AEd}{{}AEf}?{Db{{Il{Ij}}}}==<``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}0<{{}AEh}1{Cl{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````44{cc{}}{{}AEj}6{Cj{{Il{Ij}}}}443```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````772{{}AEl}{{}AEn}9{Ch{{Il{Ij}}}}776``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````::5{{}AF`};{Cf{{Il{Ij}}}}998`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````<<7{{}AFb}{{}AFd}>{Cd{{Il{Ij}}}}<<;````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````??:{{}AFf}{{}AFh}{ce{}{}}{Ab{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````33{cc{}}{{}AFj}{{}AFl}6{l{{Il{Ij}}}}554`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````773{{}AFn}{{}AG`}9{Af{{Il{Ij}}}}887`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````::6{{}AGb};{Ah{{Il{Ij}}}}::9``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````<<8{{}AGd}{{}AGf}>{Aj{{Il{Ij}}}}==<````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````??;{{}AGh}{ce{}{}}{Al{{Il{Ij}}}}{c{{Hn{e}}}{}{}}0{cI`{}}````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````","c":[],"p":[[6,"Interrupt",0],[5,"Instance",0],[1,"bool"],[5,"Formatter",80283],[8,"Result",80283],[5,"RegisterBlock",75883],[5,"RegisterBlock",21038],[5,"RegisterBlock",69063],[5,"RegisterBlock",74409],[5,"RegisterBlock",3724],[5,"RegisterBlock",77666],[5,"RegisterBlock",77833],[5,"RegisterBlock",78910],[5,"RegisterBlock",79038],[5,"RegisterBlock",30855],[5,"RegisterBlock",68561],[5,"RegisterBlock",31808],[5,"RegisterBlock",31927],[5,"RegisterBlock",28031],[5,"RegisterBlock",28509],[5,"RegisterBlock",945],[5,"RegisterBlock",642],[5,"RegisterBlock",30191],[5,"RegisterBlock",30270],[5,"RegisterBlock",67348],[5,"RegisterBlock",74301],[5,"RegisterBlock",73463],[5,"RegisterBlock",72175],[5,"RegisterBlock",71747],[5,"RegisterBlock",71097],[5,"RegisterBlock",4070],[5,"RegisterBlock",30740],[5,"RegisterBlock",69521],[5,"RegisterBlock",4742],[5,"RegisterBlock",5071],[5,"RegisterBlock",5129],[5,"RegisterBlock",69268],[5,"RegisterBlock",32360],[5,"RegisterBlock",32634],[5,"RegisterBlock",48992],[5,"RegisterBlock",27986],[5,"RegisterBlock",51354],[5,"RegisterBlock",51859],[5,"RegisterBlock",24859],[5,"RegisterBlock",51919],[5,"RegisterBlock",22891],[5,"RegisterBlock",22636],[5,"RegisterBlock",52032],[5,"RegisterBlock",55003],[5,"RegisterBlock",21991],[5,"RegisterBlock",17683],[5,"RegisterBlock",21254],[5,"RegisterBlock",65507],[5,"RegisterBlock",64693],[5,"RegisterBlock",64520],[5,"RegisterBlock",64435],[5,"RegisterBlock",56044],[5,"RegisterBlock",63087],[5,"RegisterBlock",61630],[5,"RegisterBlock",58929],[5,"RegisterBlock",58820],[5,"RegisterBlock",58711],[5,"RegisterBlock",57587],[5,"RegisterBlock",56639],[5,"RegisterBlock",15389],[5,"Instances",0],[1,"u16"],[5,"RWRegister",0],[10,"Copy",80284],[5,"RORegister",0],[6,"Result",80285],[5,"TypeId",80286],[1,"unit"],[5,"WORegister",0],[8,"ADC1",642],[8,"ADC2",642],[1,"u8"],[6,"Option",80287],[8,"ADC_ETC",945],[8,"AIPSTZ1",3724],[8,"AIPSTZ2",3724],[8,"AIPSTZ3",3724],[8,"AIPSTZ4",3724],[8,"AOI1",4070],[8,"AOI2",4070],[8,"BEE",4742],[8,"CAN1",5071],[8,"CAN2",5071],[8,"CAN3",5129],[8,"CCM",15389],[8,"CCM_ANALOG",17683],[8,"CMP1",21038],[8,"CMP2",21038],[8,"CMP3",21038],[8,"CMP4",21038],[8,"CSI",21254],[8,"CSU",21991],[8,"DCDC",22636],[8,"DCP",22891],[8,"DMA",24859],[8,"DMAMUX",27986],[8,"ENC1",28031],[8,"ENC2",28031],[8,"ENC3",28031],[8,"ENC4",28031],[8,"ENET1",28509],[8,"ENET2",28509],[8,"EWM",30191],[8,"FLEXIO1",30270],[8,"FLEXIO2",30270],[8,"FLEXIO3",30270],[8,"FLEXRAM",30740],[8,"FLEXSPI1",30855],[8,"FLEXSPI2",30855],[8,"GPC",31808],[8,"GPIO1",31927],[8,"GPIO5",31927],[8,"GPIO2",31927],[8,"GPIO3",31927],[8,"GPIO4",31927],[8,"GPIO6",31927],[8,"GPIO7",31927],[8,"GPIO8",31927],[8,"GPIO9",31927],[8,"GPT1",32360],[8,"GPT2",32360],[8,"IOMUXC",32634],[8,"IOMUXC_GPR",48992],[8,"IOMUXC_SNVS",51354],[8,"IOMUXC_SNVS_GPR",51859],[8,"KPP",51919],[8,"LCDIF",52032],[8,"LPI2C1",55003],[8,"LPI2C2",55003],[8,"LPI2C3",55003],[8,"LPI2C4",55003],[8,"LPSPI1",56044],[8,"LPSPI2",56044],[8,"LPSPI3",56044],[8,"LPSPI4",56044],[8,"LPUART1",56639],[8,"LPUART2",56639],[8,"LPUART3",56639],[8,"LPUART4",56639],[8,"LPUART5",56639],[8,"LPUART6",56639],[8,"LPUART7",56639],[8,"LPUART8",56639],[8,"OCOTP",57587],[8,"PGC",58711],[8,"PIT",58820],[8,"PMU",58929],[8,"PWM1",61630],[8,"PWM2",61630],[8,"PWM3",61630],[8,"PWM4",61630],[8,"PXP",63087],[8,"ROMC",64435],[8,"RTWDOG",64520],[8,"SAI1",64693],[8,"SAI2",64693],[8,"SAI3",64693],[8,"SEMC",65507],[8,"SNVS",67348],[8,"SPDIF",68561],[8,"SRC",69063],[8,"TEMPMON",69268],[8,"TMR1",69521],[8,"TMR2",69521],[8,"TMR3",69521],[8,"TMR4",69521],[8,"TRNG",71097],[8,"TSC",71747],[8,"USB1",72175],[8,"USB2",72175],[8,"USB_ANALOG",73463],[8,"USBNC1",74301],[8,"USBNC2",74301],[8,"USBPHY1",74409],[8,"USBPHY2",74409],[8,"USDHC1",75883],[8,"USDHC2",75883],[8,"WDOG1",77666],[8,"WDOG2",77666],[8,"XBARA1",77833],[8,"XBARB2",78910],[8,"XBARB3",78910],[8,"XTALOSC24M",79038],[8,"interrupt",0],[5,"RegisterBlock",27772],[5,"RegisterBlock",58869],[5,"RegisterBlock",62014]],"b":[[460,"impl-Instance%3CRegisterBlock,+1%3E"],[461,"impl-Instance%3CRegisterBlock,+3%3E"],[462,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[463,"impl-Instance%3CRegisterBlock,+2%3E"],[464,"impl-Instance%3CRegisterBlock,+3%3E"],[465,"impl-Instance%3CRegisterBlock,+2%3E"],[466,"impl-Instance%3CRegisterBlock,+1%3E"],[467,"impl-Instance%3CRegisterBlock,+2%3E"],[468,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[469,"impl-Instance%3CRegisterBlock,+2%3E"],[470,"impl-Instance%3CRegisterBlock,+3%3E"],[471,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[472,"impl-Instance%3CRegisterBlock,+2%3E"],[473,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[474,"impl-Instance%3CRegisterBlock,+2%3E"],[475,"impl-Instance%3CRegisterBlock,+1%3E"],[476,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[477,"impl-Instance%3CRegisterBlock,+1%3E"],[478,"impl-Instance%3CRegisterBlock,+4%3E"],[479,"impl-Instance%3CRegisterBlock,+1%3E"],[480,"impl-Instance%3CRegisterBlock,+5%3E"],[481,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[482,"impl-Instance%3CRegisterBlock,+2%3E"],[483,"impl-Instance%3CRegisterBlock,+2%3E"],[484,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[485,"impl-Instance%3CRegisterBlock,+1%3E"],[486,"impl-Instance%3CRegisterBlock,+2%3E"],[487,"impl-Instance%3CRegisterBlock,+3%3E"],[488,"impl-Instance%3CRegisterBlock,+1%3E"],[489,"impl-Instance%3CRegisterBlock,+4%3E"],[490,"impl-Instance%3CRegisterBlock,+6%3E"],[491,"impl-Instance%3CRegisterBlock,+1%3E"],[492,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[493,"impl-Instance%3CRegisterBlock,+7%3E"],[494,"impl-Instance%3CRegisterBlock,+4%3E"],[495,"impl-Instance%3CRegisterBlock,+2%3E"],[496,"impl-Instance%3CRegisterBlock,+1%3E"],[497,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[498,"impl-Instance%3CRegisterBlock,+2%3E"],[499,"impl-Instance%3CRegisterBlock,+2%3E"],[500,"impl-Instance%3CRegisterBlock,+1%3E"],[501,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[502,"impl-Instance%3CRegisterBlock,+3%3E"],[503,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[504,"impl-Instance%3CRegisterBlock,+1%3E"],[505,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[506,"impl-Instance%3CRegisterBlock,+4%3E"],[507,"impl-Instance%3CRegisterBlock,+1%3E"],[508,"impl-Instance%3CRegisterBlock,+3%3E"],[509,"impl-Instance%3CRegisterBlock,+2%3E"],[510,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[511,"impl-Instance%3CRegisterBlock,+1%3E"],[512,"impl-Instance%3CRegisterBlock,+2%3E"],[513,"impl-Instance%3CRegisterBlock,+8%3E"],[514,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[515,"impl-Instance%3CRegisterBlock,+9%3E"],[516,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[517,"impl-Instance%3CRegisterBlock,+1%3E"],[518,"impl-Instance%3CRegisterBlock,+2%3E"],[519,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[520,"impl-Instance%3CRegisterBlock,+3%3E"],[521,"impl-Instance%3CRegisterBlock,+2%3E"],[522,"impl-Instance%3CRegisterBlock,+1%3E"],[523,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[524,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[525,"impl-Instance%3CRegisterBlock,+1%3E"],[526,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[527,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[528,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[529,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[530,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[531,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[532,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[533,"impl-Instance%3CRegisterBlock,+1%3E"],[534,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[535,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[536,"impl-Instance%3CRegisterBlock,+2%3E"],[537,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[538,"impl-Instance%3CRegisterBlock,+2%3E"],[539,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[540,"impl-Instance%3CRegisterBlock,+3%3E"],[541,"impl-Instance%3CRegisterBlock,+4%3E"],[542,"impl-Instance%3CRegisterBlock,+1%3E"],[543,"impl-Instance%3CRegisterBlock,+3%3E"],[544,"impl-Instance%3CRegisterBlock,+2%3E"],[545,"impl-Instance%3CRegisterBlock,+1%3E"],[546,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[547,"impl-Instance%3CRegisterBlock,+4%3E"],[548,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[549,"impl-Instance%3CRegisterBlock,+1%3E"],[550,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[551,"impl-Instance%3CRegisterBlock,+4%3E"],[552,"impl-Instance%3CRegisterBlock,+3%3E"],[553,"impl-Instance%3CRegisterBlock,+2%3E"],[554,"impl-Instance%3CRegisterBlock,+1%3E"],[555,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[556,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[557,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[558,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[559,"impl-Instance%3CRegisterBlock,+8%3E"],[560,"impl-Instance%3CRegisterBlock,+7%3E"],[561,"impl-Instance%3CRegisterBlock,+6%3E"],[562,"impl-Instance%3CRegisterBlock,+5%3E"],[563,"impl-Instance%3CRegisterBlock,+4%3E"],[564,"impl-Instance%3CRegisterBlock,+3%3E"],[565,"impl-Instance%3CRegisterBlock,+2%3E"],[566,"impl-Instance%3CRegisterBlock,+1%3E"],[567,"impl-Instance%3CRegisterBlock,+4%3E"],[568,"impl-Instance%3CRegisterBlock,+2%3E"],[569,"impl-Instance%3CRegisterBlock,+2%3E"],[570,"impl-Instance%3CRegisterBlock,+%7B+crate::SOLE_INSTANCE+%7D%3E"],[571,"impl-Instance%3CRegisterBlock,+3%3E"]]}]\
]'));
if (typeof exports !== 'undefined') exports.searchIndex = searchIndex;
else if (window.initSearch) window.initSearch(searchIndex);
