Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Sep 10 02:29:45 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-426485505.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.311        0.000                      0                11440        0.028        0.000                      0                11438        0.264        0.000                       0                  3627  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.904        0.000                      0                   13        0.178        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.311        0.000                      0                11425        0.028        0.000                      0                11425        3.750        0.000                       0                  3529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.662        0.000                      0                    1                                                                        
              sys_clk             2.384        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.407    reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.296     7.703 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.082    reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.407    reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.296     7.703 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.082    reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.407    reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.296     7.703 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.082    reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.407    reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.296     7.703 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.082    reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.419ns (37.032%)  route 0.712ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.712     7.333    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.699    10.419    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.419ns (37.032%)  route 0.712ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.712     7.333    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.699    10.419    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.419ns (37.032%)  route 0.712ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.712     7.333    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.699    10.419    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.419ns (37.032%)  route 0.712ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.712     7.333    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.699    10.419    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.718ns (42.037%)  route 0.990ns (57.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419     6.621 r  FDPE_3/Q
                         net (fo=5, routed)           0.990     7.611    clk200_rst
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.299     7.910 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.910    ic_reset_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y21         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X65Y21         FDRE (Setup_fdre_C_D)        0.029    11.147    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.719     7.405    reset_counter[1]
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.329     7.734 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.734    reset_counter[1]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_D)        0.118    11.273    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  3.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.073     2.098    reset_counter[2]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.143 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.143    ic_reset_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y21         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.536     1.873    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.091     1.964    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     2.147    reset_counter[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.103     2.250 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.250    reset_counter[3]_i_2_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.131     1.991    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     2.147    reset_counter[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.099     2.246 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.246    reset_counter[2]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.121     1.981    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     2.267    reset_counter[0]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.044     2.311 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.311    reset_counter[1]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.131     1.991    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     2.024 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     2.267    reset_counter[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.045     2.312 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.312    reset_counter0[0]
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.121     1.981    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.338%)  route 0.280ns (68.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.280     2.266    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.895    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.045     1.850    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.338%)  route 0.280ns (68.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.280     2.266    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.895    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.045     1.850    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.338%)  route 0.280ns (68.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.280     2.266    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.895    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.045     1.850    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.338%)  route 0.280ns (68.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.985 r  FDPE_3/Q
                         net (fo=5, routed)           0.280     2.266    clk200_rst
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.895    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.045     1.850    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     2.138    reset_counter[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.099     2.237 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.353    reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y21     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.721ns (28.856%)  route 6.709ns (71.144%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.648    10.998    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[19]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X52Y4          FDRE (Setup_fdre_C_CE)      -0.169    11.309    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.721ns (28.856%)  route 6.709ns (71.144%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.648    10.998    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[20]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X52Y4          FDRE (Setup_fdre_C_CE)      -0.169    11.309    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[20]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.721ns (28.856%)  route 6.709ns (71.144%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.648    10.998    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[8]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X52Y4          FDRE (Setup_fdre_C_CE)      -0.169    11.309    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.721ns (28.856%)  route 6.709ns (71.144%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.648    10.998    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X52Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[9]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X52Y4          FDRE (Setup_fdre_C_CE)      -0.169    11.309    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 2.721ns (29.256%)  route 6.580ns (70.744%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.519    10.869    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[10]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.273    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 2.721ns (29.256%)  route 6.580ns (70.744%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.519    10.869    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[12]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.273    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 2.721ns (29.256%)  route 6.580ns (70.744%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.519    10.869    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[17]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.273    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 2.721ns (29.256%)  route 6.580ns (70.744%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.519    10.869    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.455    11.455    sys_clk
    SLICE_X53Y4          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[7]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.273    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 2.721ns (29.249%)  route 6.582ns (70.751%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.521    10.871    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X52Y1          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.456    11.456    sys_clk
    SLICE_X52Y1          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[0]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X52Y1          FDRE (Setup_fdre_C_CE)      -0.169    11.310    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 2.721ns (29.249%)  route 6.582ns (70.751%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        1.568     1.568    sys_clk
    SLICE_X41Y6          FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdram_bankmachine0_cmd_buffer_source_payload_adr_reg[10]/Q
                         net (fo=4, routed)           0.813     2.838    p_0_in12_in[3]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.962 r  bankmachine0_state[1]_i_8/O
                         net (fo=1, routed)           0.000     2.962    bankmachine0_state[1]_i_8_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  bankmachine0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.512    bankmachine0_state_reg[1]_i_4_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.783 f  bankmachine0_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           1.022     4.804    sdram_bankmachine0_hit
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.177 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.707     5.884    sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.008 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=6, routed)           0.624     6.633    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.757 f  sdram_tccdcon_ready_i_7/O
                         net (fo=2, routed)           0.637     7.394    sdram_tccdcon_ready_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  sdram_tccdcon_ready_i_3/O
                         net (fo=18, routed)          0.650     8.167    sdram_tccdcon_ready_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.291 f  sdram_bankmachine7_count[2]_i_3/O
                         net (fo=8, routed)           0.629     8.920    sdram_bankmachine7_count[2]_i_3_n_0
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.119     9.039 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.979    10.018    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.332    10.350 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.521    10.871    sdram_bankmachine7_cmd_buffer_pipe_ce
    SLICE_X52Y1          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3530, routed)        1.456    11.456    sys_clk
    SLICE_X52Y1          FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[1]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X52Y1          FDRE (Setup_fdre_C_CE)      -0.169    11.310    sdram_bankmachine7_cmd_buffer_source_payload_adr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/refill_address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/restart_address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.813%)  route 0.195ns (51.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.552     0.552    lm32_cpu/instruction_unit/icache/out
    SLICE_X36Y24         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  lm32_cpu/instruction_unit/icache/refill_address_reg[16]/Q
                         net (fo=3, routed)           0.195     0.888    lm32_cpu/instruction_unit/icache/Q[12]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  lm32_cpu/instruction_unit/icache/restart_address[16]_i_1/O
                         net (fo=1, routed)           0.000     0.933    lm32_cpu/instruction_unit/p_1_in[14]
    SLICE_X35Y23         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.818     0.818    lm32_cpu/instruction_unit/out
    SLICE_X35Y23         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[16]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092     0.905    lm32_cpu/instruction_unit/restart_address_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_f_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_d_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.303%)  route 0.227ns (61.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.556     0.556    lm32_cpu/instruction_unit/out
    SLICE_X31Y29         FDSE                                         r  lm32_cpu/instruction_unit/pc_f_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDSE (Prop_fdse_C_Q)         0.141     0.697 r  lm32_cpu/instruction_unit/pc_f_reg[20]/Q
                         net (fo=6, routed)           0.227     0.924    lm32_cpu/instruction_unit/pc_f[20]
    SLICE_X36Y28         FDRE                                         r  lm32_cpu/instruction_unit/pc_d_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.822     0.822    lm32_cpu/instruction_unit/out
    SLICE_X36Y28         FDRE                                         r  lm32_cpu/instruction_unit/pc_d_reg[20]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.071     0.888    lm32_cpu/instruction_unit/pc_d_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.562     0.562    lm32_cpu/out
    SLICE_X51Y32         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.218     0.921    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X50Y32         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3530, routed)        0.831     0.831    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y32         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X50Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y12   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y10   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   memadr_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y32  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y32  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.662ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y25         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     3.857    clk200_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.857    
                         clock uncertainty           -0.125     3.733    
    SLICE_X65Y25         FDPE (Setup_fdpe_C_D)       -0.005     3.728    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.728    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.662    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y26         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3530, routed)        0.585     2.585    sys_clk
    SLICE_X65Y26         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.585    
                         clock uncertainty           -0.129     2.455    
    SLICE_X65Y26         FDPE (Setup_fdpe_C_D)       -0.005     2.450    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.450    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.384    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |     0.414 (r) | FAST    |     1.557 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.698 (r) | SLOW    |    -0.909 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.389 (r) | SLOW    |    -1.204 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.428 (r) | SLOW    |    -0.343 (r) | FAST    |            |
sys_clk   | user_btn0        | FDRE           | -        |     6.548 (r) | SLOW    |    -1.651 (r) | FAST    |            |
sys_clk   | user_btn1        | FDRE           | -        |     6.048 (r) | SLOW    |    -1.618 (r) | FAST    |            |
sys_clk   | user_btn2        | FDRE           | -        |     6.381 (r) | SLOW    |    -1.719 (r) | FAST    |            |
sys_clk   | user_btn3        | FDRE           | -        |     5.965 (r) | SLOW    |    -1.607 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     4.610 (r) | SLOW    |    -1.288 (r) | FAST    |            |
sys_clk   | user_sw1         | FDRE           | -        |     4.734 (r) | SLOW    |    -1.285 (r) | FAST    |            |
sys_clk   | user_sw2         | FDRE           | -        |     4.636 (r) | SLOW    |    -1.233 (r) | FAST    |            |
sys_clk   | user_sw3         | FDRE           | -        |     4.833 (r) | SLOW    |    -1.329 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.133 (r) | SLOW    |      1.814 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.736 (r) | SLOW    |      2.083 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.748 (r) | SLOW    |      2.096 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.833 (r) | SLOW    |      1.685 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.433 (r) | SLOW    |      1.946 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.888 (r) | SLOW    |      2.168 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.983 (r) | SLOW    |      1.752 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.283 (r) | SLOW    |      1.882 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.390 (r) | SLOW    |      1.548 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.691 (r) | SLOW    |      1.656 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.390 (r) | SLOW    |      1.554 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.531 (r) | SLOW    |      1.598 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.540 (r) | SLOW    |      1.605 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.690 (r) | SLOW    |      1.648 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.240 (r) | SLOW    |      1.488 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.550 (r) | SLOW    |      1.594 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.594 (r) | SLOW    |      2.008 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.230 (r) | SLOW    |      1.455 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.595 (r) | SLOW    |      2.016 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.231 (r) | SLOW    |      1.451 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     10.287 (r) | SLOW    |      3.416 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.858 (r) | SLOW    |      2.945 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.801 (r) | SLOW    |      3.172 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      8.363 (r) | SLOW    |      2.647 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      8.251 (r) | SLOW    |      2.587 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |      9.815 (r) | SLOW    |      3.339 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |      9.809 (r) | SLOW    |      3.333 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.096 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.689 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.647 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.133 (r) | SLOW    |   1.814 (r) | FAST    |    0.893 |
ddram_dq[1]        |   7.736 (r) | SLOW    |   2.083 (r) | FAST    |    1.495 |
ddram_dq[2]        |   7.748 (r) | SLOW    |   2.096 (r) | FAST    |    1.507 |
ddram_dq[3]        |   6.833 (r) | SLOW    |   1.685 (r) | FAST    |    0.593 |
ddram_dq[4]        |   7.433 (r) | SLOW    |   1.946 (r) | FAST    |    1.193 |
ddram_dq[5]        |   7.888 (r) | SLOW    |   2.168 (r) | FAST    |    1.647 |
ddram_dq[6]        |   6.983 (r) | SLOW    |   1.752 (r) | FAST    |    0.743 |
ddram_dq[7]        |   7.283 (r) | SLOW    |   1.882 (r) | FAST    |    1.043 |
ddram_dq[8]        |   6.390 (r) | SLOW    |   1.548 (r) | FAST    |    0.150 |
ddram_dq[9]        |   6.691 (r) | SLOW    |   1.656 (r) | FAST    |    0.450 |
ddram_dq[10]       |   6.390 (r) | SLOW    |   1.554 (r) | FAST    |    0.150 |
ddram_dq[11]       |   6.531 (r) | SLOW    |   1.598 (r) | FAST    |    0.290 |
ddram_dq[12]       |   6.540 (r) | SLOW    |   1.605 (r) | FAST    |    0.300 |
ddram_dq[13]       |   6.690 (r) | SLOW    |   1.648 (r) | FAST    |    0.450 |
ddram_dq[14]       |   6.240 (r) | SLOW    |   1.488 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.550 (r) | SLOW    |   1.594 (r) | FAST    |    0.310 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.888 (r) | SLOW    |   1.488 (r) | FAST    |    1.647 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.366 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.594 (r) | SLOW    |   2.008 (r) | FAST    |    1.365 |
ddram_dqs_n[1]     |   6.230 (r) | SLOW    |   1.455 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.595 (r) | SLOW    |   2.016 (r) | FAST    |    1.366 |
ddram_dqs_p[1]     |   6.231 (r) | SLOW    |   1.451 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.595 (r) | SLOW    |   1.451 (r) | FAST    |    1.366 |
-------------------+-------------+---------+-------------+---------+----------+




