Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 05:18:55 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {vga_driver/vga_clock/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          24.740 ns |         40.420 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 4.65858%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   68.605 ns |    5   |   20.830 ns |  48.008 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |   15.060 ns |   14   |   24.740 ns |  40.420 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i4/D                 |   15.061 ns 
vga_driver/v_count__i5/D                 |   15.127 ns 
vga_driver/vga_vsync/D                   |   15.420 ns 
vga_driver/v_count__i3/D                 |   15.657 ns 
vga_driver/v_count__i0/D                 |   15.657 ns 
vga_driver/v_count__i1/D                 |   15.723 ns 
vga_driver/v_count__i6/D                 |   15.723 ns 
vga_driver/v_count__i8/D                 |   15.723 ns 
vga_driver/v_count__i7/D                 |   15.776 ns 
vga_driver/v_count__i9/D                 |   15.776 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tick_c/D                                 |    3.112 ns 
vga_driver/h_count_399__i2/D             |    3.417 ns 
vga_driver/h_count_399__i3/D             |    3.417 ns 
vga_driver/h_count_399__i4/D             |    3.417 ns 
vga_driver/h_count_399__i5/D             |    3.417 ns 
vga_driver/h_count_399__i6/D             |    3.417 ns 
vga_driver/h_count_399__i7/D             |    3.417 ns 
vga_driver/h_count_399__i8/D             |    3.417 ns 
vga_driver/h_count_399__i9/D             |    3.417 ns 
vga_driver/h_count_399__i0/D             |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
enter                                   |                     input
player_two_down                         |                     input
player_two_up                           |                     input
player_one_up                           |                     input
player_one_down                         |                     input
r                                       |                    output
g                                       |                    output
b                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
timer_400__i0                           |                  No Clock
timer_400__i3                           |                  No Clock
timer_400__i4                           |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
pos_y_i5                                |                  No Clock
pos_y_i6                                |                  No Clock
pos_y_i9                                |                  No Clock
pos_y_i1                                |                  No Clock
pos_y_i2                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       660
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 68.605 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       14.529
-------------------------------------   ------
End-of-path arrival time( ns )          20.039

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        4.119        19.562  1       
i9_2_lut/A->i9_2_lut/Z                    SLICE_R12C6B    B0_TO_F0_DELAY   0.477        20.039  1       
n5738                                                     NET DELAY        0.000        20.039  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : {timer_clock_398__i3/SR   timer_clock_398__i4/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.095 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.708
-------------------------------------   ------
End-of-path arrival time( ns )          19.218

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.775        19.218  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : {timer_clock_398__i5/SR   timer_clock_398__i6/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.095 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.708
-------------------------------------   ------
End-of-path arrival time( ns )          19.218

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.775        19.218  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : timer_clock_398__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.095 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.708
-------------------------------------   ------
End-of-path arrival time( ns )          19.218

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.775        19.218  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : {timer_clock_398__i1/SR   timer_clock_398__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.095 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.708
-------------------------------------   ------
End-of-path arrival time( ns )          19.218

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.775        19.218  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : {timer_clock_398__i7/SR   timer_clock_398__i8/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.652 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.151
-------------------------------------   ------
End-of-path arrival time( ns )          18.661

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.218        18.661  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : {timer_clock_398__i9/SR   timer_clock_398__i10/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.652 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.151
-------------------------------------   ------
End-of-path arrival time( ns )          18.661

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.218        18.661  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : {timer_clock_398__i11/SR   timer_clock_398__i12/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.652 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.151
-------------------------------------   ------
End-of-path arrival time( ns )          18.661

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.218        18.661  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : timer_clock_398__i13/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 4
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.652 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       13.151
-------------------------------------   ------
End-of-path arrival time( ns )          18.661

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        2.146         9.047  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R12C6C    A0_TO_F0_DELAY   0.450         9.497  1       
n19                                                       NET DELAY        2.556        12.053  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE_R12C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n26                                                       NET DELAY        2.490        14.993  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R12C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n4702                                                     NET DELAY        3.218        18.661  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i13/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 74.342 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                        8.792
-------------------------------------   ------
End-of-path arrival time( ns )          14.302

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE_R11C6A    CLK_TO_Q1_DELAY      1.391         6.901  2       
timer_clock[0]                                            NET DELAY            2.026         8.927  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE_R11C6A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n9487                                                     NET DELAY            0.000         9.271  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE_R11C6B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n18972                                                    NET DELAY            0.000         9.549  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE_R11C6B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n9489                                                     NET DELAY            0.000         9.827  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE_R11C6C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n18975                                                    NET DELAY            0.000        10.105  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE_R11C6C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n9491                                                     NET DELAY            0.000        10.383  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE_R11C6D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n18978                                                    NET DELAY            0.000        10.661  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE_R11C6D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n9493                                                     NET DELAY            0.556        11.495  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE_R11C7A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n18981                                                    NET DELAY            0.000        11.773  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE_R11C7A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n9495                                                     NET DELAY            0.000        12.051  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE_R11C7B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n18984                                                    NET DELAY            0.000        12.329  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          SLICE_R11C7B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n9497                                                     NET DELAY            0.000        12.607  1       
timer_clock_398_add_4_13/CI0->timer_clock_398_add_4_13/CO0
                                          SLICE_R11C7C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n18987                                                    NET DELAY            0.000        12.885  1       
timer_clock_398_add_4_13/CI1->timer_clock_398_add_4_13/CO1
                                          SLICE_R11C7C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n9499                                                     NET DELAY            0.662        13.825  1       
timer_clock_398_add_4_15/D0->timer_clock_398_add_4_15/S0
                                          SLICE_R11C7D    D0_TO_F0_DELAY       0.477        14.302  1       
n62_2                                                     NET DELAY            0.000        14.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.060 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.541
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.565

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            3.152        35.088  1       
i3300_2_lut/A->i3300_2_lut/Z              SLICE_R15C14B   A0_TO_F0_DELAY       0.477        35.565  1       
n4789                                                     NET DELAY            0.000        35.565  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.126 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.475
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.499

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            3.086        35.022  1       
i3299_2_lut/A->i3299_2_lut/Z              SLICE_R15C14B   B1_TO_F1_DELAY       0.477        35.499  1       
n4788                                                     NET DELAY            0.000        35.499  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.419 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.182
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.206

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            0.556        24.943  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE_R16C13A   CIN0_TO_COUT0_DELAY  0.278        25.221  2       
vga_driver/n19110                                         NET DELAY            0.000        25.221  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        25.499  2       
vga_driver/n9574                                          NET DELAY            0.662        26.161  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE_R16C13B   D0_TO_F0_DELAY       0.450        26.611  3       
vga_vsync_N_183[9]                                        NET DELAY            2.490        29.101  1       
vga_driver/i23_4_lut_4_lut/C->vga_driver/i23_4_lut_4_lut/Z
                                          SLICE_R15C12C   B0_TO_F0_DELAY       0.450        29.551  1       
vga_driver/n12                                            NET DELAY            2.172        31.723  1       
vga_driver/i6_4_lut_adj_103/D->vga_driver/i6_4_lut_adj_103/Z
                                          SLICE_R15C12D   D1_TO_F1_DELAY       0.450        32.173  1       
n13392                                                    NET DELAY            2.556        34.729  1       
i3266_4_lut/D->i3266_4_lut/Z              SLICE_R15C12C   A1_TO_F1_DELAY       0.477        35.206  1       
n4755                                                     NET DELAY            0.000        35.206  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.4% (route), 25.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.656 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.945
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.969

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            2.556        34.492  1       
i3301_2_lut/A->i3301_2_lut/Z              SLICE_R15C13B   A1_TO_F1_DELAY       0.477        34.969  1       
n4790                                                     NET DELAY            0.000        34.969  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.4% (route), 25.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.656 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.945
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.969

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            2.556        34.492  1       
i3259_2_lut/A->i3259_2_lut/Z              SLICE_R16C13C   A1_TO_F1_DELAY       0.477        34.969  1       
n4748                                                     NET DELAY            0.000        34.969  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.722 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.879
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.903

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            2.490        34.426  1       
i3296_2_lut/A->i3296_2_lut/Z              SLICE_R16C13D   B0_TO_F0_DELAY       0.477        34.903  1       
n4785                                                     NET DELAY            0.000        34.903  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.722 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.879
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.903

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            2.490        34.426  1       
i3298_2_lut/A->i3298_2_lut/Z              SLICE_R15C13C   B0_TO_F0_DELAY       0.477        34.903  1       
n4787                                                     NET DELAY            0.000        34.903  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.722 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.879
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.903

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            2.490        34.426  1       
i3303_2_lut/A->i3303_2_lut/Z              SLICE_R16C13C   B0_TO_F0_DELAY       0.477        34.903  1       
n4792                                                     NET DELAY            0.000        34.903  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.775 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.826
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.850

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            2.437        34.373  1       
i3293_2_lut/A->i3293_2_lut/Z              SLICE_R16C13D   C1_TO_F1_DELAY       0.477        34.850  1       
n4782                                                     NET DELAY            0.000        34.850  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.775 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.826
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.850

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY      1.391        12.415  12      
h_count[0]                                                NET DELAY            3.338        15.753  1       
vga_driver/i2_2_lut_4_lut/A->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE_R18C15C   A0_TO_F0_DELAY       0.450        16.203  1       
vga_driver/n10                                            NET DELAY            2.172        18.375  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE_R17C16A   D1_TO_F1_DELAY       0.450        18.825  2       
vga_driver/vga_hsync_N_167                                NET DELAY            3.550        22.375  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R16C12A   C1_TO_COUT1_DELAY    0.344        22.719  2       
vga_driver/n9566                                          NET DELAY            0.000        22.719  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R16C12B   CIN0_TO_COUT0_DELAY  0.278        22.997  2       
vga_driver/n19101                                         NET DELAY            0.000        22.997  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R16C12B   CIN1_TO_COUT1_DELAY  0.278        23.275  2       
vga_driver/n9568                                          NET DELAY            0.000        23.275  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R16C12C   CIN0_TO_COUT0_DELAY  0.278        23.553  2       
vga_driver/n19104                                         NET DELAY            0.000        23.553  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R16C12C   CIN1_TO_COUT1_DELAY  0.278        23.831  2       
vga_driver/n9570                                          NET DELAY            0.000        23.831  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R16C12D   CIN0_TO_COUT0_DELAY  0.278        24.109  2       
vga_driver/n19107                                         NET DELAY            0.000        24.109  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R16C12D   CIN1_TO_COUT1_DELAY  0.278        24.387  2       
vga_driver/n9572                                          NET DELAY            1.219        25.606  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R16C13A   D0_TO_F0_DELAY       0.450        26.056  3       
vga_vsync_N_183[7]                                        NET DELAY            2.490        28.546  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE_R15C12A   B0_TO_F0_DELAY       0.450        28.996  1       
vga_driver/n16                                            NET DELAY            2.490        31.486  1       
vga_driver/i4642_4_lut/D->vga_driver/i4642_4_lut/Z
                                          SLICE_R15C13A   B1_TO_F1_DELAY       0.450        31.936  10      
n4747                                                     NET DELAY            2.437        34.373  1       
i3297_2_lut/A->i3297_2_lut/Z              SLICE_R15C13C   C1_TO_F1_DELAY       0.477        34.850  1       
n4786                                                     NET DELAY            0.000        34.850  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE_R12C6B    CLK_TO_Q0_DELAY  1.391         6.901  5       
tick                                                      NET DELAY        1.271         8.172  1       
i9_2_lut/B->i9_2_lut/Z                    SLICE_R12C6B    D0_TO_F0_DELAY   0.450         8.622  1       
n5738                                                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE_R11C6A    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[0]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/S1
                                          SLICE_R11C6A    C1_TO_F1_DELAY   0.450         8.927  1       
n75                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i2/Q
Path End         : timer_clock_398__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i1/CK   timer_clock_398__i2/CK}->timer_clock_398__i2/Q
                                          SLICE_R11C6B    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[2]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_3/C1->timer_clock_398_add_4_3/S1
                                          SLICE_R11C6B    C1_TO_F1_DELAY   0.450         8.927  1       
n73                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i1/Q
Path End         : timer_clock_398__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i1/CK   timer_clock_398__i2/CK}->timer_clock_398__i1/Q
                                          SLICE_R11C6B    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_3/C0->timer_clock_398_add_4_3/S0
                                          SLICE_R11C6B    C0_TO_F0_DELAY   0.450         8.927  1       
n74                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i4/Q
Path End         : timer_clock_398__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i3/CK   timer_clock_398__i4/CK}->timer_clock_398__i4/Q
                                          SLICE_R11C6C    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[4]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_5/C1->timer_clock_398_add_4_5/S1
                                          SLICE_R11C6C    C1_TO_F1_DELAY   0.450         8.927  1       
n71                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i3/Q
Path End         : timer_clock_398__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i3/CK   timer_clock_398__i4/CK}->timer_clock_398__i3/Q
                                          SLICE_R11C6C    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[3]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_5/C0->timer_clock_398_add_4_5/S0
                                          SLICE_R11C6C    C0_TO_F0_DELAY   0.450         8.927  1       
n72                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : timer_clock_398__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE_R11C6D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_7/C1->timer_clock_398_add_4_7/S1
                                          SLICE_R11C6D    C1_TO_F1_DELAY   0.450         8.927  1       
n69                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i5/Q
Path End         : timer_clock_398__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i5/Q
                                          SLICE_R11C6D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_7/C0->timer_clock_398_add_4_7/S0
                                          SLICE_R11C6D    C0_TO_F0_DELAY   0.450         8.927  1       
n70                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i8/Q
Path End         : timer_clock_398__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i7/CK   timer_clock_398__i8/CK}->timer_clock_398__i8/Q
                                          SLICE_R11C7A    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[8]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_9/C1->timer_clock_398_add_4_9/S1
                                          SLICE_R11C7A    C1_TO_F1_DELAY   0.450         8.927  1       
n67_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i7/Q
Path End         : timer_clock_398__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i7/CK   timer_clock_398__i8/CK}->timer_clock_398__i7/Q
                                          SLICE_R11C7A    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[7]                                            NET DELAY        1.576         8.477  1       
timer_clock_398_add_4_9/C0->timer_clock_398_add_4_9/S0
                                          SLICE_R11C7A    C0_TO_F0_DELAY   0.450         8.927  1       
n68                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/h_count_399__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE_R17C17A   CLK_TO_Q1_DELAY  1.391        12.415  12      
h_count[0]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_1/C1->vga_driver/h_count_399_add_4_1/S1
                                          SLICE_R17C17A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i2/Q
Path End         : vga_driver/h_count_399__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i1/CK   vga_driver/h_count_399__i2/CK}->vga_driver/h_count_399__i2/Q
                                          SLICE_R17C17B   CLK_TO_Q1_DELAY  1.391        12.415  13      
h_count[2]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_3/C1->vga_driver/h_count_399_add_4_3/S1
                                          SLICE_R17C17B   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i1/Q
Path End         : vga_driver/h_count_399__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i1/CK   vga_driver/h_count_399__i2/CK}->vga_driver/h_count_399__i1/Q
                                          SLICE_R17C17B   CLK_TO_Q0_DELAY  1.391        12.415  12      
h_count[1]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_3/C0->vga_driver/h_count_399_add_4_3/S0
                                          SLICE_R17C17B   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i4/Q
Path End         : vga_driver/h_count_399__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i3/CK   vga_driver/h_count_399__i4/CK}->vga_driver/h_count_399__i4/Q
                                          SLICE_R17C17C   CLK_TO_Q1_DELAY  1.391        12.415  6       
vga_driver/h_count[4]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_5/C1->vga_driver/h_count_399_add_4_5/S1
                                          SLICE_R17C17C   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i3/Q
Path End         : vga_driver/h_count_399__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i3/CK   vga_driver/h_count_399__i4/CK}->vga_driver/h_count_399__i3/Q
                                          SLICE_R17C17C   CLK_TO_Q0_DELAY  1.391        12.415  14      
h_count[3]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_5/C0->vga_driver/h_count_399_add_4_5/S0
                                          SLICE_R17C17C   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i6/Q
Path End         : vga_driver/h_count_399__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i6/Q
                                          SLICE_R17C17D   CLK_TO_Q1_DELAY  1.391        12.415  7       
vga_driver/h_count[6]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_7/C1->vga_driver/h_count_399_add_4_7/S1
                                          SLICE_R17C17D   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/h_count_399__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE_R17C17D   CLK_TO_Q0_DELAY  1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_7/C0->vga_driver/h_count_399_add_4_7/S0
                                          SLICE_R17C17D   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i8/Q
Path End         : vga_driver/h_count_399__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i7/CK   vga_driver/h_count_399__i8/CK}->vga_driver/h_count_399__i8/Q
                                          SLICE_R17C18A   CLK_TO_Q1_DELAY  1.391        12.415  7       
vga_driver/h_count[8]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_9/C1->vga_driver/h_count_399_add_4_9/S1
                                          SLICE_R17C18A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/h_count_399__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i7/CK   vga_driver/h_count_399__i8/CK}->vga_driver/h_count_399__i7/Q
                                          SLICE_R17C18A   CLK_TO_Q0_DELAY  1.391        12.415  6       
vga_driver/h_count[7]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_9/C0->vga_driver/h_count_399_add_4_9/S0
                                          SLICE_R17C18A   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i9/Q
Path End         : vga_driver/h_count_399__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_399__i9/CK->vga_driver/h_count_399__i9/Q
                                          SLICE_R17C18B   CLK_TO_Q0_DELAY  1.391        12.415  5       
vga_driver/h_count[9]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_399_add_4_11/C0->vga_driver/h_count_399_add_4_11/S0
                                          SLICE_R17C18B   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[9]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

