# Washing_Machine_using_Verilog
Verilog FSM-based controller for an automatic washing machine. Simulates door check, water fill, detergent add, wash, drain, and spin cycles. Includes a testbench with waveform generation to verify normal, error, and edge-case scenarios. Built using Mealy model.
