Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 70b4490a975c436db92df4ea3c554da7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SELECTOR_4_1_TEST_behav xil_defaultlib.SELECTOR_4_1_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture selector_4_1 of entity xil_defaultlib.SELECTOR_4_1 [selector_4_1_default]
Compiling architecture selector_4_1_test of entity xil_defaultlib.selector_4_1_test
Built simulation snapshot SELECTOR_4_1_TEST_behav
