// Seed: 663880117
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    output supply0 id_8
    , id_14,
    input supply0 id_9,
    input wor id_10,
    input wor id_11
    , id_15,
    input supply0 id_12
);
endmodule
module module_1 (
    output supply0 id_0
    , id_54 = 1,
    inout tri0 id_1,
    output supply1 id_2,
    output tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input wand id_8,
    output wire id_9,
    output wire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input uwire id_13,
    output wor id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri id_17,
    output tri0 id_18,
    output tri0 id_19,
    output wand id_20,
    output uwire id_21,
    output supply1 id_22,
    input tri id_23,
    input supply1 id_24,
    input tri id_25,
    inout supply0 id_26,
    input uwire id_27,
    output supply0 id_28,
    output wor id_29,
    input wand id_30,
    input supply1 id_31,
    input uwire id_32,
    input wor id_33,
    input wire id_34,
    input uwire id_35,
    input supply0 id_36,
    output tri1 id_37
    , id_55,
    input wire id_38,
    input wand id_39,
    input tri0 id_40,
    input supply1 id_41,
    output tri0 id_42,
    input supply0 id_43,
    input supply1 id_44,
    input wor id_45,
    input tri1 id_46,
    input supply1 id_47,
    output wand id_48,
    input tri1 id_49,
    output supply0 id_50,
    output wire id_51,
    input tri0 id_52
);
  wire id_56;
  module_0(
      id_4, id_21, id_8, id_12, id_1, id_24, id_10, id_44, id_3, id_36, id_24, id_23, id_27
  );
endmodule
