# AND-Gate
AND Gate Design using Verilog (EDA Playground)
ðŸ“˜ Project Overview

This project demonstrates the design and simulation of a 2-input AND gate using Verilog HDL on EDA Playground.
An AND gate outputs logic 1 only when both inputs are 1, otherwise the output is 0.

![image alt](https://github.com/Shivaaaydv/AND-Gate/blob/7ffaf6346518ec56e6acc69775964714a16c95fe/And.png)
