
GSM_EC200U.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b98  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08007e30  08007e30  00008e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007eec  08007eec  00008eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007ef4  08007ef4  00008ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007ef8  08007ef8  00008ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000048  24000000  08007efc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001d8  24000048  08007f44  00009048  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000220  08007f44  00009220  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009048  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001683f  00000000  00000000  00009076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000028b3  00000000  00000000  0001f8b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010a0  00000000  00000000  00022168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d06  00000000  00000000  00023208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038056  00000000  00000000  00023f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017a8b  00000000  00000000  0005bf64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00165f3f  00000000  00000000  000739ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d992e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000046a8  00000000  00000000  001d9974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001de01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000048 	.word	0x24000048
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007e18 	.word	0x08007e18

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400004c 	.word	0x2400004c
 80002d4:	08007e18 	.word	0x08007e18

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <HAL_UART_RxCpltCallback>:
_Bool Response_Acknowledged =0;
uint8_t Response_Timer=0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4a0d      	ldr	r2, [pc, #52]	@ (8000644 <HAL_UART_RxCpltCallback+0x40>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d10d      	bne.n	8000630 <HAL_UART_RxCpltCallback+0x2c>
	{
		Response[Response_index++] = byte;
 8000614:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <HAL_UART_RxCpltCallback+0x44>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	1c5a      	adds	r2, r3, #1
 800061a:	b2d1      	uxtb	r1, r2
 800061c:	4a0a      	ldr	r2, [pc, #40]	@ (8000648 <HAL_UART_RxCpltCallback+0x44>)
 800061e:	7011      	strb	r1, [r2, #0]
 8000620:	461a      	mov	r2, r3
 8000622:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <HAL_UART_RxCpltCallback+0x48>)
 8000624:	7819      	ldrb	r1, [r3, #0]
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <HAL_UART_RxCpltCallback+0x4c>)
 8000628:	5499      	strb	r1, [r3, r2]
		Response_Acknowledged = 1;
 800062a:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <HAL_UART_RxCpltCallback+0x50>)
 800062c:	2201      	movs	r2, #1
 800062e:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8000630:	2201      	movs	r2, #1
 8000632:	4906      	ldr	r1, [pc, #24]	@ (800064c <HAL_UART_RxCpltCallback+0x48>)
 8000634:	4803      	ldr	r0, [pc, #12]	@ (8000644 <HAL_UART_RxCpltCallback+0x40>)
 8000636:	f005 f833 	bl	80056a0 <HAL_UART_Receive_IT>
}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	24000184 	.word	0x24000184
 8000648:	240000c8 	.word	0x240000c8
 800064c:	24000218 	.word	0x24000218
 8000650:	24000064 	.word	0x24000064
 8000654:	240000c9 	.word	0x240000c9

08000658 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a17      	ldr	r2, [pc, #92]	@ (80006c0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d127      	bne.n	80006b8 <HAL_TIM_PeriodElapsedCallback+0x60>
  {
   if(Response_Acknowledged == 1)
 8000668:	4b16      	ldr	r3, [pc, #88]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d01b      	beq.n	80006a8 <HAL_TIM_PeriodElapsedCallback+0x50>
   {
	   if(Response_Timer++ >= RESPONSE_BYTES)
 8000670:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	1c5a      	adds	r2, r3, #1
 8000676:	b2d1      	uxtb	r1, r2
 8000678:	4a13      	ldr	r2, [pc, #76]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800067a:	7011      	strb	r1, [r2, #0]
 800067c:	2b63      	cmp	r3, #99	@ 0x63
 800067e:	d91b      	bls.n	80006b8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   {
		   Response_Timer = 0;
 8000680:	4b11      	ldr	r3, [pc, #68]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000682:	2200      	movs	r2, #0
 8000684:	701a      	strb	r2, [r3, #0]
		   EC_Manager_Handler(Response_Acknowledged);
 8000686:	4b0f      	ldr	r3, [pc, #60]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f8bc 	bl	8000808 <EC_Manager_Handler>
		   Response_Acknowledged = 0 ;
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
		   Response_index =0;
 8000696:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
		   memset(Response,'\0',sizeof(Response)/sizeof(uint8_t));
 800069c:	2264      	movs	r2, #100	@ 0x64
 800069e:	2100      	movs	r1, #0
 80006a0:	480b      	ldr	r0, [pc, #44]	@ (80006d0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80006a2:	f007 fb69 	bl	8007d78 <memset>
   {
	   Response_Timer =0;
	   EC_Manager_Handler(Response_Acknowledged);
   }
  }
}
 80006a6:	e007      	b.n	80006b8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   Response_Timer =0;
 80006a8:	4b07      	ldr	r3, [pc, #28]	@ (80006c8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
	   EC_Manager_Handler(Response_Acknowledged);
 80006ae:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f8a8 	bl	8000808 <EC_Manager_Handler>
}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	24000138 	.word	0x24000138
 80006c4:	240000c9 	.word	0x240000c9
 80006c8:	240000ca 	.word	0x240000ca
 80006cc:	240000c8 	.word	0x240000c8
 80006d0:	24000064 	.word	0x24000064

080006d4 <EC_Comm_Send>:

uint8_t Txdata[100];
uint8_t snd_cmd[] = {0x0d, 0x0a};

void EC_Comm_Send( char * buffer)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
   memcpy(Txdata,buffer,sizeof(Txdata)/sizeof(uint8_t));
 80006dc:	4a09      	ldr	r2, [pc, #36]	@ (8000704 <EC_Comm_Send+0x30>)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4610      	mov	r0, r2
 80006e2:	4619      	mov	r1, r3
 80006e4:	2364      	movs	r3, #100	@ 0x64
 80006e6:	461a      	mov	r2, r3
 80006e8:	f007 fb88 	bl	8007dfc <memcpy>
   HAL_UART_Transmit(&huart2,buffer, sizeof(buffer)/sizeof(char), 0xFFFF);
 80006ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006f0:	2204      	movs	r2, #4
 80006f2:	6879      	ldr	r1, [r7, #4]
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <EC_Comm_Send+0x34>)
 80006f6:	f004 ff45 	bl	8005584 <HAL_UART_Transmit>
 //  HAL_UART_Transmit(&huart2,snd_cmd, sizeof(snd_cmd)/sizeof(uint8_t), 0xFFFF);
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	240000cc 	.word	0x240000cc
 8000708:	24000184 	.word	0x24000184

0800070c <EC_Manager_Proceeder>:
_Bool sent_command =0;
uint8_t Retry=0;
service_t Iscommandpass = FAILED;

void EC_Manager_Proceeder(_Bool Acknowledged, uint16_t Timeout)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	460a      	mov	r2, r1
 8000716:	71fb      	strb	r3, [r7, #7]
 8000718:	4613      	mov	r3, r2
 800071a:	80bb      	strh	r3, [r7, #4]
	static uint16_t Timer_Delay =0;
    if(sent_command ==0)
 800071c:	4b31      	ldr	r3, [pc, #196]	@ (80007e4 <EC_Manager_Proceeder+0xd8>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	f083 0301 	eor.w	r3, r3, #1
 8000724:	b2db      	uxtb	r3, r3
 8000726:	2b00      	cmp	r3, #0
 8000728:	d015      	beq.n	8000756 <EC_Manager_Proceeder+0x4a>
    {
      if(Request_Commands[Command_Stat] != "POWER")
 800072a:	4b2f      	ldr	r3, [pc, #188]	@ (80007e8 <EC_Manager_Proceeder+0xdc>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	461a      	mov	r2, r3
 8000730:	4b2e      	ldr	r3, [pc, #184]	@ (80007ec <EC_Manager_Proceeder+0xe0>)
 8000732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000736:	4a2e      	ldr	r2, [pc, #184]	@ (80007f0 <EC_Manager_Proceeder+0xe4>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d02f      	beq.n	800079c <EC_Manager_Proceeder+0x90>
      {
       EC_Comm_Send(Request_Commands[Command_Stat]);
 800073c:	4b2a      	ldr	r3, [pc, #168]	@ (80007e8 <EC_Manager_Proceeder+0xdc>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b2a      	ldr	r3, [pc, #168]	@ (80007ec <EC_Manager_Proceeder+0xe0>)
 8000744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ffc3 	bl	80006d4 <EC_Comm_Send>
       sent_command=1;
 800074e:	4b25      	ldr	r3, [pc, #148]	@ (80007e4 <EC_Manager_Proceeder+0xd8>)
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
 8000754:	e022      	b.n	800079c <EC_Manager_Proceeder+0x90>
      }
    }
    else
    {
      if(Acknowledged == 0)
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	f083 0301 	eor.w	r3, r3, #1
 800075c:	b2db      	uxtb	r3, r3
 800075e:	2b00      	cmp	r3, #0
 8000760:	d01c      	beq.n	800079c <EC_Manager_Proceeder+0x90>
      {
        if(Timer_Delay++ > Timeout)
 8000762:	4b24      	ldr	r3, [pc, #144]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 8000764:	881b      	ldrh	r3, [r3, #0]
 8000766:	1c5a      	adds	r2, r3, #1
 8000768:	b291      	uxth	r1, r2
 800076a:	4a22      	ldr	r2, [pc, #136]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 800076c:	8011      	strh	r1, [r2, #0]
 800076e:	88ba      	ldrh	r2, [r7, #4]
 8000770:	429a      	cmp	r2, r3
 8000772:	d213      	bcs.n	800079c <EC_Manager_Proceeder+0x90>
        {
          if(Retry++ >= 3 )
 8000774:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <EC_Manager_Proceeder+0xec>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	1c5a      	adds	r2, r3, #1
 800077a:	b2d1      	uxtb	r1, r2
 800077c:	4a1e      	ldr	r2, [pc, #120]	@ (80007f8 <EC_Manager_Proceeder+0xec>)
 800077e:	7011      	strb	r1, [r2, #0]
 8000780:	2b02      	cmp	r3, #2
 8000782:	d908      	bls.n	8000796 <EC_Manager_Proceeder+0x8a>
          {
            sent_command = 0;
 8000784:	4b17      	ldr	r3, [pc, #92]	@ (80007e4 <EC_Manager_Proceeder+0xd8>)
 8000786:	2200      	movs	r2, #0
 8000788:	701a      	strb	r2, [r3, #0]
            Iscommandpass = FAILED;
 800078a:	4b1c      	ldr	r3, [pc, #112]	@ (80007fc <EC_Manager_Proceeder+0xf0>)
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
            Retry = 0;
 8000790:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <EC_Manager_Proceeder+0xec>)
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
          }
          Timer_Delay = 0;
 8000796:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 8000798:	2200      	movs	r2, #0
 800079a:	801a      	strh	r2, [r3, #0]
        }
      }
    }
  if(Acknowledged == 1)
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d01c      	beq.n	80007dc <EC_Manager_Proceeder+0xd0>
  {
    Retry = 0;
 80007a2:	4b15      	ldr	r3, [pc, #84]	@ (80007f8 <EC_Manager_Proceeder+0xec>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
    if(strstr(Response,Response_Commands[Command_Stat]))
 80007a8:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <EC_Manager_Proceeder+0xdc>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	461a      	mov	r2, r3
 80007ae:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <EC_Manager_Proceeder+0xf4>)
 80007b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007b4:	4619      	mov	r1, r3
 80007b6:	4813      	ldr	r0, [pc, #76]	@ (8000804 <EC_Manager_Proceeder+0xf8>)
 80007b8:	f007 fae6 	bl	8007d88 <strstr>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d009      	beq.n	80007d6 <EC_Manager_Proceeder+0xca>
    {
      /* It is present in Response */
        sent_command = 0;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <EC_Manager_Proceeder+0xd8>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
        Iscommandpass = PASSED;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <EC_Manager_Proceeder+0xf0>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	701a      	strb	r2, [r3, #0]
        Timer_Delay = 0;
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <EC_Manager_Proceeder+0xe8>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	801a      	strh	r2, [r3, #0]
    else
    {
   	    Retry = 0 ;
    }
  }
}
 80007d4:	e002      	b.n	80007dc <EC_Manager_Proceeder+0xd0>
   	    Retry = 0 ;
 80007d6:	4b08      	ldr	r3, [pc, #32]	@ (80007f8 <EC_Manager_Proceeder+0xec>)
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]
}
 80007dc:	bf00      	nop
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	24000131 	.word	0x24000131
 80007e8:	24000130 	.word	0x24000130
 80007ec:	24000000 	.word	0x24000000
 80007f0:	08007e30 	.word	0x08007e30
 80007f4:	24000134 	.word	0x24000134
 80007f8:	24000132 	.word	0x24000132
 80007fc:	24000133 	.word	0x24000133
 8000800:	2400001c 	.word	0x2400001c
 8000804:	24000064 	.word	0x24000064

08000808 <EC_Manager_Handler>:



void EC_Manager_Handler(_Bool Acknowledged)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
	static uint16_t Timer_Delay =0;
   switch(Command_Stat)
 8000812:	4b5d      	ldr	r3, [pc, #372]	@ (8000988 <EC_Manager_Handler+0x180>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	2b06      	cmp	r3, #6
 8000818:	f200 80b2 	bhi.w	8000980 <EC_Manager_Handler+0x178>
 800081c:	a201      	add	r2, pc, #4	@ (adr r2, 8000824 <EC_Manager_Handler+0x1c>)
 800081e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000822:	bf00      	nop
 8000824:	08000841 	.word	0x08000841
 8000828:	08000883 	.word	0x08000883
 800082c:	080008a9 	.word	0x080008a9
 8000830:	080008cf 	.word	0x080008cf
 8000834:	080008f5 	.word	0x080008f5
 8000838:	0800091b 	.word	0x0800091b
 800083c:	08000941 	.word	0x08000941
   {
   case POWER_OFF:
   EC_Manager_Proceeder(Acknowledged,4000);
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ff60 	bl	800070c <EC_Manager_Proceeder>
	   __POWER_ON__;
 800084c:	2201      	movs	r2, #1
 800084e:	2102      	movs	r1, #2
 8000850:	484e      	ldr	r0, [pc, #312]	@ (800098c <EC_Manager_Handler+0x184>)
 8000852:	f001 fd23 	bl	800229c <HAL_GPIO_WritePin>
	   if(Timer_Delay++ > 5000)
 8000856:	4b4e      	ldr	r3, [pc, #312]	@ (8000990 <EC_Manager_Handler+0x188>)
 8000858:	881b      	ldrh	r3, [r3, #0]
 800085a:	1c5a      	adds	r2, r3, #1
 800085c:	b291      	uxth	r1, r2
 800085e:	4a4c      	ldr	r2, [pc, #304]	@ (8000990 <EC_Manager_Handler+0x188>)
 8000860:	8011      	strh	r1, [r2, #0]
 8000862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000866:	4293      	cmp	r3, r2
 8000868:	d97d      	bls.n	8000966 <EC_Manager_Handler+0x15e>
	   {
		   __POWER_OFF__;
 800086a:	2200      	movs	r2, #0
 800086c:	2102      	movs	r1, #2
 800086e:	4847      	ldr	r0, [pc, #284]	@ (800098c <EC_Manager_Handler+0x184>)
 8000870:	f001 fd14 	bl	800229c <HAL_GPIO_WritePin>
////		   __RESET_ON__;
		   Timer_Delay = 0;
 8000874:	4b46      	ldr	r3, [pc, #280]	@ (8000990 <EC_Manager_Handler+0x188>)
 8000876:	2200      	movs	r2, #0
 8000878:	801a      	strh	r2, [r3, #0]
      
		    Command_Stat = ATCOMMAND;
 800087a:	4b43      	ldr	r3, [pc, #268]	@ (8000988 <EC_Manager_Handler+0x180>)
 800087c:	2201      	movs	r2, #1
 800087e:	701a      	strb	r2, [r3, #0]

//		    EC_Manager_Proceeder(Acknowledged,4000);
	   }

   break;
 8000880:	e071      	b.n	8000966 <EC_Manager_Handler+0x15e>
   case ATCOMMAND:
      if(Iscommandpass == PASSED)
 8000882:	4b44      	ldr	r3, [pc, #272]	@ (8000994 <EC_Manager_Handler+0x18c>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b01      	cmp	r3, #1
 8000888:	d106      	bne.n	8000898 <EC_Manager_Handler+0x90>
      {
        EC_Manager_Proceeder(Acknowledged,1000);
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff ff3b 	bl	800070c <EC_Manager_Proceeder>
      }
      else if(Iscommandpass == FAILED)
      {
       Command_Stat = POWER_OFF;
      }
   break;
 8000896:	e068      	b.n	800096a <EC_Manager_Handler+0x162>
      else if(Iscommandpass == FAILED)
 8000898:	4b3e      	ldr	r3, [pc, #248]	@ (8000994 <EC_Manager_Handler+0x18c>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d164      	bne.n	800096a <EC_Manager_Handler+0x162>
       Command_Stat = POWER_OFF;
 80008a0:	4b39      	ldr	r3, [pc, #228]	@ (8000988 <EC_Manager_Handler+0x180>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	701a      	strb	r2, [r3, #0]
   break;
 80008a6:	e060      	b.n	800096a <EC_Manager_Handler+0x162>
   case MODULE_INFO:
      if(Iscommandpass == PASSED)
 80008a8:	4b3a      	ldr	r3, [pc, #232]	@ (8000994 <EC_Manager_Handler+0x18c>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d106      	bne.n	80008be <EC_Manager_Handler+0xb6>
      {
        EC_Manager_Proceeder(Acknowledged,1000);
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff ff28 	bl	800070c <EC_Manager_Proceeder>
      }
      else if(Iscommandpass == FAILED)
      {
       Command_Stat = ATCOMMAND;
      }
   break;
 80008bc:	e057      	b.n	800096e <EC_Manager_Handler+0x166>
      else if(Iscommandpass == FAILED)
 80008be:	4b35      	ldr	r3, [pc, #212]	@ (8000994 <EC_Manager_Handler+0x18c>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d153      	bne.n	800096e <EC_Manager_Handler+0x166>
       Command_Stat = ATCOMMAND;
 80008c6:	4b30      	ldr	r3, [pc, #192]	@ (8000988 <EC_Manager_Handler+0x180>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	701a      	strb	r2, [r3, #0]
   break;
 80008cc:	e04f      	b.n	800096e <EC_Manager_Handler+0x166>
   case FUNCTIONALITY:
      if(Iscommandpass == PASSED)
 80008ce:	4b31      	ldr	r3, [pc, #196]	@ (8000994 <EC_Manager_Handler+0x18c>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d106      	bne.n	80008e4 <EC_Manager_Handler+0xdc>
      {
        EC_Manager_Proceeder(Acknowledged,1000);
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff ff15 	bl	800070c <EC_Manager_Proceeder>
      }
      else if(Iscommandpass == FAILED)
      {
       Command_Stat = MODULE_INFO;
      }
   break;
 80008e2:	e046      	b.n	8000972 <EC_Manager_Handler+0x16a>
      else if(Iscommandpass == FAILED)
 80008e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000994 <EC_Manager_Handler+0x18c>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d142      	bne.n	8000972 <EC_Manager_Handler+0x16a>
       Command_Stat = MODULE_INFO;
 80008ec:	4b26      	ldr	r3, [pc, #152]	@ (8000988 <EC_Manager_Handler+0x180>)
 80008ee:	2202      	movs	r2, #2
 80008f0:	701a      	strb	r2, [r3, #0]
   break;
 80008f2:	e03e      	b.n	8000972 <EC_Manager_Handler+0x16a>
   case SIM_STATUS:
      if(Iscommandpass == PASSED)
 80008f4:	4b27      	ldr	r3, [pc, #156]	@ (8000994 <EC_Manager_Handler+0x18c>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d106      	bne.n	800090a <EC_Manager_Handler+0x102>
      {
        EC_Manager_Proceeder(Acknowledged,1000);
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ff02 	bl	800070c <EC_Manager_Proceeder>
      }
      else if(Iscommandpass == FAILED)
      {
       Command_Stat = FUNCTIONALITY;
      }
   break;
 8000908:	e035      	b.n	8000976 <EC_Manager_Handler+0x16e>
      else if(Iscommandpass == FAILED)
 800090a:	4b22      	ldr	r3, [pc, #136]	@ (8000994 <EC_Manager_Handler+0x18c>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d131      	bne.n	8000976 <EC_Manager_Handler+0x16e>
       Command_Stat = FUNCTIONALITY;
 8000912:	4b1d      	ldr	r3, [pc, #116]	@ (8000988 <EC_Manager_Handler+0x180>)
 8000914:	2203      	movs	r2, #3
 8000916:	701a      	strb	r2, [r3, #0]
   break;
 8000918:	e02d      	b.n	8000976 <EC_Manager_Handler+0x16e>
   case SIGNAL_QUALITY:
      if(Iscommandpass == PASSED)
 800091a:	4b1e      	ldr	r3, [pc, #120]	@ (8000994 <EC_Manager_Handler+0x18c>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d106      	bne.n	8000930 <EC_Manager_Handler+0x128>
      {
        EC_Manager_Proceeder(Acknowledged,1000);
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff feef 	bl	800070c <EC_Manager_Proceeder>
      }
      else if(Iscommandpass == FAILED)
      {
       Command_Stat = SIM_STATUS;
      }
   break;
 800092e:	e024      	b.n	800097a <EC_Manager_Handler+0x172>
      else if(Iscommandpass == FAILED)
 8000930:	4b18      	ldr	r3, [pc, #96]	@ (8000994 <EC_Manager_Handler+0x18c>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d120      	bne.n	800097a <EC_Manager_Handler+0x172>
       Command_Stat = SIM_STATUS;
 8000938:	4b13      	ldr	r3, [pc, #76]	@ (8000988 <EC_Manager_Handler+0x180>)
 800093a:	2204      	movs	r2, #4
 800093c:	701a      	strb	r2, [r3, #0]
   break;
 800093e:	e01c      	b.n	800097a <EC_Manager_Handler+0x172>
   case NETWORK_REG:
      if(Iscommandpass == PASSED)
 8000940:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <EC_Manager_Handler+0x18c>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d106      	bne.n	8000956 <EC_Manager_Handler+0x14e>
      {
        EC_Manager_Proceeder(Acknowledged,1000);
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff fedc 	bl	800070c <EC_Manager_Proceeder>
      }
      else if(Iscommandpass == FAILED)
      {
       Command_Stat = SIGNAL_QUALITY;
      }
   break;
 8000954:	e013      	b.n	800097e <EC_Manager_Handler+0x176>
      else if(Iscommandpass == FAILED)
 8000956:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <EC_Manager_Handler+0x18c>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d10f      	bne.n	800097e <EC_Manager_Handler+0x176>
       Command_Stat = SIGNAL_QUALITY;
 800095e:	4b0a      	ldr	r3, [pc, #40]	@ (8000988 <EC_Manager_Handler+0x180>)
 8000960:	2205      	movs	r2, #5
 8000962:	701a      	strb	r2, [r3, #0]
   break;
 8000964:	e00b      	b.n	800097e <EC_Manager_Handler+0x176>
   break;
 8000966:	bf00      	nop
 8000968:	e00a      	b.n	8000980 <EC_Manager_Handler+0x178>
   break;
 800096a:	bf00      	nop
 800096c:	e008      	b.n	8000980 <EC_Manager_Handler+0x178>
   break;
 800096e:	bf00      	nop
 8000970:	e006      	b.n	8000980 <EC_Manager_Handler+0x178>
   break;
 8000972:	bf00      	nop
 8000974:	e004      	b.n	8000980 <EC_Manager_Handler+0x178>
   break;
 8000976:	bf00      	nop
 8000978:	e002      	b.n	8000980 <EC_Manager_Handler+0x178>
   break;
 800097a:	bf00      	nop
 800097c:	e000      	b.n	8000980 <EC_Manager_Handler+0x178>
   break;
 800097e:	bf00      	nop
   }
}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	24000130 	.word	0x24000130
 800098c:	58020c00 	.word	0x58020c00
 8000990:	24000136 	.word	0x24000136
 8000994:	24000133 	.word	0x24000133

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800099c:	f000 f938 	bl	8000c10 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a0:	f000 fb42 	bl	8001028 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a4:	f000 f816 	bl	80009d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a8:	f000 f8ee 	bl	8000b88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009ac:	f000 f8a0 	bl	8000af0 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 80009b0:	f000 f87a 	bl	8000aa8 <MX_TIM14_Init>
//  __RESET_OFF__;
//
//  // Wait for module to boot (around 3 seconds typical)
//  HAL_Delay(5000);

	HAL_UART_Receive_IT(&huart2, &byte, 1);
 80009b4:	2201      	movs	r2, #1
 80009b6:	4904      	ldr	r1, [pc, #16]	@ (80009c8 <main+0x30>)
 80009b8:	4804      	ldr	r0, [pc, #16]	@ (80009cc <main+0x34>)
 80009ba:	f004 fe71 	bl	80056a0 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 80009be:	4804      	ldr	r0, [pc, #16]	@ (80009d0 <main+0x38>)
 80009c0:	f004 fb2a 	bl	8005018 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <main+0x2c>
 80009c8:	24000218 	.word	0x24000218
 80009cc:	24000184 	.word	0x24000184
 80009d0:	24000138 	.word	0x24000138

080009d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b09c      	sub	sp, #112	@ 0x70
 80009d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009de:	224c      	movs	r2, #76	@ 0x4c
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f007 f9c8 	bl	8007d78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	2220      	movs	r2, #32
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f007 f9c2 	bl	8007d78 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80009f4:	2002      	movs	r0, #2
 80009f6:	f001 fc6b 	bl	80022d0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009fa:	2300      	movs	r3, #0
 80009fc:	603b      	str	r3, [r7, #0]
 80009fe:	4b28      	ldr	r3, [pc, #160]	@ (8000aa0 <SystemClock_Config+0xcc>)
 8000a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a02:	4a27      	ldr	r2, [pc, #156]	@ (8000aa0 <SystemClock_Config+0xcc>)
 8000a04:	f023 0301 	bic.w	r3, r3, #1
 8000a08:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a0a:	4b25      	ldr	r3, [pc, #148]	@ (8000aa0 <SystemClock_Config+0xcc>)
 8000a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	4b23      	ldr	r3, [pc, #140]	@ (8000aa4 <SystemClock_Config+0xd0>)
 8000a16:	699b      	ldr	r3, [r3, #24]
 8000a18:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a1c:	4a21      	ldr	r2, [pc, #132]	@ (8000aa4 <SystemClock_Config+0xd0>)
 8000a1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a22:	6193      	str	r3, [r2, #24]
 8000a24:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa4 <SystemClock_Config+0xd0>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a2c:	603b      	str	r3, [r7, #0]
 8000a2e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a30:	bf00      	nop
 8000a32:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa4 <SystemClock_Config+0xd0>)
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a3e:	d1f8      	bne.n	8000a32 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a40:	2302      	movs	r3, #2
 8000a42:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a44:	2301      	movs	r3, #1
 8000a46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a48:	2340      	movs	r3, #64	@ 0x40
 8000a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 fc75 	bl	8002344 <HAL_RCC_OscConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a60:	f000 f902 	bl	8000c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a64:	233f      	movs	r3, #63	@ 0x3f
 8000a66:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a70:	2300      	movs	r3, #0
 8000a72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a74:	2300      	movs	r3, #0
 8000a76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a78:	2340      	movs	r3, #64	@ 0x40
 8000a7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a80:	2300      	movs	r3, #0
 8000a82:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2101      	movs	r1, #1
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f002 f8b5 	bl	8002bf8 <HAL_RCC_ClockConfig>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000a94:	f000 f8e8 	bl	8000c68 <Error_Handler>
  }
}
 8000a98:	bf00      	nop
 8000a9a:	3770      	adds	r7, #112	@ 0x70
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	58000400 	.word	0x58000400
 8000aa4:	58024800 	.word	0x58024800

08000aa8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000aac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae8 <MX_TIM14_Init+0x40>)
 8000aae:	4a0f      	ldr	r2, [pc, #60]	@ (8000aec <MX_TIM14_Init+0x44>)
 8000ab0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 64;
 8000ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae8 <MX_TIM14_Init+0x40>)
 8000ab4:	2240      	movs	r2, #64	@ 0x40
 8000ab6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae8 <MX_TIM14_Init+0x40>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 8000abe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <MX_TIM14_Init+0x40>)
 8000ac0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ac4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ac6:	4b08      	ldr	r3, [pc, #32]	@ (8000ae8 <MX_TIM14_Init+0x40>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000acc:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <MX_TIM14_Init+0x40>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ad2:	4805      	ldr	r0, [pc, #20]	@ (8000ae8 <MX_TIM14_Init+0x40>)
 8000ad4:	f004 fa48 	bl	8004f68 <HAL_TIM_Base_Init>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000ade:	f000 f8c3 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	24000138 	.word	0x24000138
 8000aec:	40002000 	.word	0x40002000

08000af0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000af4:	4b22      	ldr	r3, [pc, #136]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000af6:	4a23      	ldr	r2, [pc, #140]	@ (8000b84 <MX_USART2_UART_Init+0x94>)
 8000af8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000afa:	4b21      	ldr	r3, [pc, #132]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000afc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b02:	4b1f      	ldr	r3, [pc, #124]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b08:	4b1d      	ldr	r3, [pc, #116]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b14:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b16:	220c      	movs	r2, #12
 8000b18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b1a:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b20:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b26:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b2c:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b32:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b38:	4811      	ldr	r0, [pc, #68]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b3a:	f004 fcd3 	bl	80054e4 <HAL_UART_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b44:	f000 f890 	bl	8000c68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b48:	2100      	movs	r1, #0
 8000b4a:	480d      	ldr	r0, [pc, #52]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b4c:	f007 f849 	bl	8007be2 <HAL_UARTEx_SetTxFifoThreshold>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b56:	f000 f887 	bl	8000c68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4808      	ldr	r0, [pc, #32]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b5e:	f007 f87e 	bl	8007c5e <HAL_UARTEx_SetRxFifoThreshold>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b68:	f000 f87e 	bl	8000c68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	@ (8000b80 <MX_USART2_UART_Init+0x90>)
 8000b6e:	f006 ffff 	bl	8007b70 <HAL_UARTEx_DisableFifoMode>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b78:	f000 f876 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	24000184 	.word	0x24000184
 8000b84:	40004400 	.word	0x40004400

08000b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b088      	sub	sp, #32
 8000b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8e:	f107 030c 	add.w	r3, r7, #12
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
 8000b9c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <MX_GPIO_Init+0x80>)
 8000ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba4:	4a18      	ldr	r2, [pc, #96]	@ (8000c08 <MX_GPIO_Init+0x80>)
 8000ba6:	f043 0301 	orr.w	r3, r3, #1
 8000baa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <MX_GPIO_Init+0x80>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb4:	f003 0301 	and.w	r3, r3, #1
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bbc:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <MX_GPIO_Init+0x80>)
 8000bbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc2:	4a11      	ldr	r2, [pc, #68]	@ (8000c08 <MX_GPIO_Init+0x80>)
 8000bc4:	f043 0308 	orr.w	r3, r3, #8
 8000bc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <MX_GPIO_Init+0x80>)
 8000bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd2:	f003 0308 	and.w	r3, r3, #8
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, EC_RST_Pin|EC_PWR_Pin, GPIO_PIN_RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2103      	movs	r1, #3
 8000bde:	480b      	ldr	r0, [pc, #44]	@ (8000c0c <MX_GPIO_Init+0x84>)
 8000be0:	f001 fb5c 	bl	800229c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EC_RST_Pin EC_PWR_Pin */
  GPIO_InitStruct.Pin = EC_RST_Pin|EC_PWR_Pin;
 8000be4:	2303      	movs	r3, #3
 8000be6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be8:	2301      	movs	r3, #1
 8000bea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000bec:	2302      	movs	r3, #2
 8000bee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bf4:	f107 030c 	add.w	r3, r7, #12
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <MX_GPIO_Init+0x84>)
 8000bfc:	f001 f99e 	bl	8001f3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c00:	bf00      	nop
 8000c02:	3720      	adds	r7, #32
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	58024400 	.word	0x58024400
 8000c0c:	58020c00 	.word	0x58020c00

08000c10 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c16:	463b      	mov	r3, r7
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c22:	f000 fbaf 	bl	8001384 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c26:	2301      	movs	r3, #1
 8000c28:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c32:	231f      	movs	r3, #31
 8000c34:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c36:	2387      	movs	r3, #135	@ 0x87
 8000c38:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c42:	2301      	movs	r3, #1
 8000c44:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c46:	2301      	movs	r3, #1
 8000c48:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c52:	463b      	mov	r3, r7
 8000c54:	4618      	mov	r0, r3
 8000c56:	f000 fbcd 	bl	80013f4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c5a:	2004      	movs	r0, #4
 8000c5c:	f000 fbaa 	bl	80013b4 <HAL_MPU_Enable>

}
 8000c60:	bf00      	nop
 8000c62:	3710      	adds	r7, #16
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c6c:	b672      	cpsid	i
}
 8000c6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c70:	bf00      	nop
 8000c72:	e7fd      	b.n	8000c70 <Error_Handler+0x8>

08000c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca4 <HAL_MspInit+0x30>)
 8000c7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c80:	4a08      	ldr	r2, [pc, #32]	@ (8000ca4 <HAL_MspInit+0x30>)
 8000c82:	f043 0302 	orr.w	r3, r3, #2
 8000c86:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <HAL_MspInit+0x30>)
 8000c8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c90:	f003 0302 	and.w	r3, r3, #2
 8000c94:	607b      	str	r3, [r7, #4]
 8000c96:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	58024400 	.word	0x58024400

08000ca8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0e      	ldr	r2, [pc, #56]	@ (8000cf0 <HAL_TIM_Base_MspInit+0x48>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d116      	bne.n	8000ce8 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000cba:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf4 <HAL_TIM_Base_MspInit+0x4c>)
 8000cbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf4 <HAL_TIM_Base_MspInit+0x4c>)
 8000cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000cca:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf4 <HAL_TIM_Base_MspInit+0x4c>)
 8000ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cd4:	60fb      	str	r3, [r7, #12]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2100      	movs	r1, #0
 8000cdc:	202d      	movs	r0, #45	@ 0x2d
 8000cde:	f000 fb1c 	bl	800131a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000ce2:	202d      	movs	r0, #45	@ 0x2d
 8000ce4:	f000 fb33 	bl	800134e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000ce8:	bf00      	nop
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40002000 	.word	0x40002000
 8000cf4:	58024400 	.word	0x58024400

08000cf8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b0ba      	sub	sp, #232	@ 0xe8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d00:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d10:	f107 0310 	add.w	r3, r7, #16
 8000d14:	22c0      	movs	r2, #192	@ 0xc0
 8000d16:	2100      	movs	r1, #0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f007 f82d 	bl	8007d78 <memset>
  if(huart->Instance==USART2)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a2a      	ldr	r2, [pc, #168]	@ (8000dcc <HAL_UART_MspInit+0xd4>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d14d      	bne.n	8000dc4 <HAL_UART_MspInit+0xcc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d28:	f04f 0202 	mov.w	r2, #2
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000d34:	2300      	movs	r3, #0
 8000d36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d3a:	f107 0310 	add.w	r3, r7, #16
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f002 fae6 	bl	8003310 <HAL_RCCEx_PeriphCLKConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000d4a:	f7ff ff8d 	bl	8000c68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d4e:	4b20      	ldr	r3, [pc, #128]	@ (8000dd0 <HAL_UART_MspInit+0xd8>)
 8000d50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d54:	4a1e      	ldr	r2, [pc, #120]	@ (8000dd0 <HAL_UART_MspInit+0xd8>)
 8000d56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d5a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd0 <HAL_UART_MspInit+0xd8>)
 8000d60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d68:	60fb      	str	r3, [r7, #12]
 8000d6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6c:	4b18      	ldr	r3, [pc, #96]	@ (8000dd0 <HAL_UART_MspInit+0xd8>)
 8000d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d72:	4a17      	ldr	r2, [pc, #92]	@ (8000dd0 <HAL_UART_MspInit+0xd8>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d7c:	4b14      	ldr	r3, [pc, #80]	@ (8000dd0 <HAL_UART_MspInit+0xd8>)
 8000d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = EC_TX_Pin|EC_RX_Pin;
 8000d8a:	230c      	movs	r3, #12
 8000d8c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000da2:	2307      	movs	r3, #7
 8000da4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dac:	4619      	mov	r1, r3
 8000dae:	4809      	ldr	r0, [pc, #36]	@ (8000dd4 <HAL_UART_MspInit+0xdc>)
 8000db0:	f001 f8c4 	bl	8001f3c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2100      	movs	r1, #0
 8000db8:	2026      	movs	r0, #38	@ 0x26
 8000dba:	f000 faae 	bl	800131a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000dbe:	2026      	movs	r0, #38	@ 0x26
 8000dc0:	f000 fac5 	bl	800134e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000dc4:	bf00      	nop
 8000dc6:	37e8      	adds	r7, #232	@ 0xe8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40004400 	.word	0x40004400
 8000dd0:	58024400 	.word	0x58024400
 8000dd4:	58020000 	.word	0x58020000

08000dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <NMI_Handler+0x4>

08000de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <HardFault_Handler+0x4>

08000de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <MemManage_Handler+0x4>

08000df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <BusFault_Handler+0x4>

08000df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <UsageFault_Handler+0x4>

08000e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e2e:	f000 f96d 	bl	800110c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e3c:	4802      	ldr	r0, [pc, #8]	@ (8000e48 <USART2_IRQHandler+0x10>)
 8000e3e:	f004 fc7b 	bl	8005738 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	24000184 	.word	0x24000184

08000e4c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000e50:	4802      	ldr	r0, [pc, #8]	@ (8000e5c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000e52:	f004 f959 	bl	8005108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	24000138 	.word	0x24000138

08000e60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e64:	4b43      	ldr	r3, [pc, #268]	@ (8000f74 <SystemInit+0x114>)
 8000e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e6a:	4a42      	ldr	r2, [pc, #264]	@ (8000f74 <SystemInit+0x114>)
 8000e6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e74:	4b40      	ldr	r3, [pc, #256]	@ (8000f78 <SystemInit+0x118>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 030f 	and.w	r3, r3, #15
 8000e7c:	2b06      	cmp	r3, #6
 8000e7e:	d807      	bhi.n	8000e90 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e80:	4b3d      	ldr	r3, [pc, #244]	@ (8000f78 <SystemInit+0x118>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f023 030f 	bic.w	r3, r3, #15
 8000e88:	4a3b      	ldr	r2, [pc, #236]	@ (8000f78 <SystemInit+0x118>)
 8000e8a:	f043 0307 	orr.w	r3, r3, #7
 8000e8e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000e90:	4b3a      	ldr	r3, [pc, #232]	@ (8000f7c <SystemInit+0x11c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a39      	ldr	r2, [pc, #228]	@ (8000f7c <SystemInit+0x11c>)
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e9c:	4b37      	ldr	r3, [pc, #220]	@ (8000f7c <SystemInit+0x11c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ea2:	4b36      	ldr	r3, [pc, #216]	@ (8000f7c <SystemInit+0x11c>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	4935      	ldr	r1, [pc, #212]	@ (8000f7c <SystemInit+0x11c>)
 8000ea8:	4b35      	ldr	r3, [pc, #212]	@ (8000f80 <SystemInit+0x120>)
 8000eaa:	4013      	ands	r3, r2
 8000eac:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eae:	4b32      	ldr	r3, [pc, #200]	@ (8000f78 <SystemInit+0x118>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d007      	beq.n	8000eca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000eba:	4b2f      	ldr	r3, [pc, #188]	@ (8000f78 <SystemInit+0x118>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f023 030f 	bic.w	r3, r3, #15
 8000ec2:	4a2d      	ldr	r2, [pc, #180]	@ (8000f78 <SystemInit+0x118>)
 8000ec4:	f043 0307 	orr.w	r3, r3, #7
 8000ec8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000eca:	4b2c      	ldr	r3, [pc, #176]	@ (8000f7c <SystemInit+0x11c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f7c <SystemInit+0x11c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000ed6:	4b29      	ldr	r3, [pc, #164]	@ (8000f7c <SystemInit+0x11c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000edc:	4b27      	ldr	r3, [pc, #156]	@ (8000f7c <SystemInit+0x11c>)
 8000ede:	4a29      	ldr	r2, [pc, #164]	@ (8000f84 <SystemInit+0x124>)
 8000ee0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ee2:	4b26      	ldr	r3, [pc, #152]	@ (8000f7c <SystemInit+0x11c>)
 8000ee4:	4a28      	ldr	r2, [pc, #160]	@ (8000f88 <SystemInit+0x128>)
 8000ee6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000ee8:	4b24      	ldr	r3, [pc, #144]	@ (8000f7c <SystemInit+0x11c>)
 8000eea:	4a28      	ldr	r2, [pc, #160]	@ (8000f8c <SystemInit+0x12c>)
 8000eec:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000eee:	4b23      	ldr	r3, [pc, #140]	@ (8000f7c <SystemInit+0x11c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ef4:	4b21      	ldr	r3, [pc, #132]	@ (8000f7c <SystemInit+0x11c>)
 8000ef6:	4a25      	ldr	r2, [pc, #148]	@ (8000f8c <SystemInit+0x12c>)
 8000ef8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000efa:	4b20      	ldr	r3, [pc, #128]	@ (8000f7c <SystemInit+0x11c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f00:	4b1e      	ldr	r3, [pc, #120]	@ (8000f7c <SystemInit+0x11c>)
 8000f02:	4a22      	ldr	r2, [pc, #136]	@ (8000f8c <SystemInit+0x12c>)
 8000f04:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f06:	4b1d      	ldr	r3, [pc, #116]	@ (8000f7c <SystemInit+0x11c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <SystemInit+0x11c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a1a      	ldr	r2, [pc, #104]	@ (8000f7c <SystemInit+0x11c>)
 8000f12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f16:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f18:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <SystemInit+0x11c>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f90 <SystemInit+0x130>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	4b1c      	ldr	r3, [pc, #112]	@ (8000f94 <SystemInit+0x134>)
 8000f24:	4013      	ands	r3, r2
 8000f26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f2a:	d202      	bcs.n	8000f32 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f98 <SystemInit+0x138>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000f32:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <SystemInit+0x11c>)
 8000f34:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d113      	bne.n	8000f68 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f40:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <SystemInit+0x11c>)
 8000f42:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f46:	4a0d      	ldr	r2, [pc, #52]	@ (8000f7c <SystemInit+0x11c>)
 8000f48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f4c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <SystemInit+0x13c>)
 8000f52:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000f56:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f58:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <SystemInit+0x11c>)
 8000f5a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f5e:	4a07      	ldr	r2, [pc, #28]	@ (8000f7c <SystemInit+0x11c>)
 8000f60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f64:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00
 8000f78:	52002000 	.word	0x52002000
 8000f7c:	58024400 	.word	0x58024400
 8000f80:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f84:	02020200 	.word	0x02020200
 8000f88:	01ff0000 	.word	0x01ff0000
 8000f8c:	01010280 	.word	0x01010280
 8000f90:	5c001000 	.word	0x5c001000
 8000f94:	ffff0000 	.word	0xffff0000
 8000f98:	51008108 	.word	0x51008108
 8000f9c:	52004000 	.word	0x52004000

08000fa0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <ExitRun0Mode+0x2c>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	4a08      	ldr	r2, [pc, #32]	@ (8000fcc <ExitRun0Mode+0x2c>)
 8000faa:	f043 0302 	orr.w	r3, r3, #2
 8000fae:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000fb0:	bf00      	nop
 8000fb2:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <ExitRun0Mode+0x2c>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d0f9      	beq.n	8000fb2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000fbe:	bf00      	nop
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	58024800 	.word	0x58024800

08000fd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000fd0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800100c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000fd4:	f7ff ffe4 	bl	8000fa0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fd8:	f7ff ff42 	bl	8000e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fdc:	480c      	ldr	r0, [pc, #48]	@ (8001010 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fde:	490d      	ldr	r1, [pc, #52]	@ (8001014 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8001018 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fe2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fe4:	e002      	b.n	8000fec <LoopCopyDataInit>

08000fe6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fe6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fe8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fea:	3304      	adds	r3, #4

08000fec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff0:	d3f9      	bcc.n	8000fe6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800101c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ff4:	4c0a      	ldr	r4, [pc, #40]	@ (8001020 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ff6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ff8:	e001      	b.n	8000ffe <LoopFillZerobss>

08000ffa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ffa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ffc:	3204      	adds	r2, #4

08000ffe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ffe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001000:	d3fb      	bcc.n	8000ffa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001002:	f006 fed7 	bl	8007db4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001006:	f7ff fcc7 	bl	8000998 <main>
  bx  lr
 800100a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800100c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001010:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001014:	24000048 	.word	0x24000048
  ldr r2, =_sidata
 8001018:	08007efc 	.word	0x08007efc
  ldr r2, =_sbss
 800101c:	24000048 	.word	0x24000048
  ldr r4, =_ebss
 8001020:	24000220 	.word	0x24000220

08001024 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001024:	e7fe      	b.n	8001024 <ADC3_IRQHandler>
	...

08001028 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800102e:	2003      	movs	r0, #3
 8001030:	f000 f968 	bl	8001304 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001034:	f001 ff96 	bl	8002f64 <HAL_RCC_GetSysClockFreq>
 8001038:	4602      	mov	r2, r0
 800103a:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <HAL_Init+0x68>)
 800103c:	699b      	ldr	r3, [r3, #24]
 800103e:	0a1b      	lsrs	r3, r3, #8
 8001040:	f003 030f 	and.w	r3, r3, #15
 8001044:	4913      	ldr	r1, [pc, #76]	@ (8001094 <HAL_Init+0x6c>)
 8001046:	5ccb      	ldrb	r3, [r1, r3]
 8001048:	f003 031f 	and.w	r3, r3, #31
 800104c:	fa22 f303 	lsr.w	r3, r2, r3
 8001050:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <HAL_Init+0x68>)
 8001054:	699b      	ldr	r3, [r3, #24]
 8001056:	f003 030f 	and.w	r3, r3, #15
 800105a:	4a0e      	ldr	r2, [pc, #56]	@ (8001094 <HAL_Init+0x6c>)
 800105c:	5cd3      	ldrb	r3, [r2, r3]
 800105e:	f003 031f 	and.w	r3, r3, #31
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	fa22 f303 	lsr.w	r3, r2, r3
 8001068:	4a0b      	ldr	r2, [pc, #44]	@ (8001098 <HAL_Init+0x70>)
 800106a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800106c:	4a0b      	ldr	r2, [pc, #44]	@ (800109c <HAL_Init+0x74>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001072:	200f      	movs	r0, #15
 8001074:	f000 f814 	bl	80010a0 <HAL_InitTick>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e002      	b.n	8001088 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001082:	f7ff fdf7 	bl	8000c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001086:	2300      	movs	r3, #0
}
 8001088:	4618      	mov	r0, r3
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	58024400 	.word	0x58024400
 8001094:	08007eb4 	.word	0x08007eb4
 8001098:	2400003c 	.word	0x2400003c
 800109c:	24000038 	.word	0x24000038

080010a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010a8:	4b15      	ldr	r3, [pc, #84]	@ (8001100 <HAL_InitTick+0x60>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d101      	bne.n	80010b4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	e021      	b.n	80010f8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010b4:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <HAL_InitTick+0x64>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b11      	ldr	r3, [pc, #68]	@ (8001100 <HAL_InitTick+0x60>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	4619      	mov	r1, r3
 80010be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ca:	4618      	mov	r0, r3
 80010cc:	f000 f94d 	bl	800136a <HAL_SYSTICK_Config>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e00e      	b.n	80010f8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2b0f      	cmp	r3, #15
 80010de:	d80a      	bhi.n	80010f6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010e0:	2200      	movs	r2, #0
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	f04f 30ff 	mov.w	r0, #4294967295
 80010e8:	f000 f917 	bl	800131a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010ec:	4a06      	ldr	r2, [pc, #24]	@ (8001108 <HAL_InitTick+0x68>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e000      	b.n	80010f8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	24000044 	.word	0x24000044
 8001104:	24000038 	.word	0x24000038
 8001108:	24000040 	.word	0x24000040

0800110c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_IncTick+0x20>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <HAL_IncTick+0x24>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4413      	add	r3, r2
 800111c:	4a04      	ldr	r2, [pc, #16]	@ (8001130 <HAL_IncTick+0x24>)
 800111e:	6013      	str	r3, [r2, #0]
}
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	24000044 	.word	0x24000044
 8001130:	2400021c 	.word	0x2400021c

08001134 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  return uwTick;
 8001138:	4b03      	ldr	r3, [pc, #12]	@ (8001148 <HAL_GetTick+0x14>)
 800113a:	681b      	ldr	r3, [r3, #0]
}
 800113c:	4618      	mov	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	2400021c 	.word	0x2400021c

0800114c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001150:	4b03      	ldr	r3, [pc, #12]	@ (8001160 <HAL_GetREVID+0x14>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	0c1b      	lsrs	r3, r3, #16
}
 8001156:	4618      	mov	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	5c001000 	.word	0x5c001000

08001164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001174:	4b0b      	ldr	r3, [pc, #44]	@ (80011a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001180:	4013      	ands	r3, r2
 8001182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <__NVIC_SetPriorityGrouping+0x44>)
 800118e:	4313      	orrs	r3, r2
 8001190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001192:	4a04      	ldr	r2, [pc, #16]	@ (80011a4 <__NVIC_SetPriorityGrouping+0x40>)
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	60d3      	str	r3, [r2, #12]
}
 8001198:	bf00      	nop
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000ed00 	.word	0xe000ed00
 80011a8:	05fa0000 	.word	0x05fa0000

080011ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <__NVIC_GetPriorityGrouping+0x18>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	f003 0307 	and.w	r3, r3, #7
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db0b      	blt.n	80011f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011da:	88fb      	ldrh	r3, [r7, #6]
 80011dc:	f003 021f 	and.w	r2, r3, #31
 80011e0:	4907      	ldr	r1, [pc, #28]	@ (8001200 <__NVIC_EnableIRQ+0x38>)
 80011e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e6:	095b      	lsrs	r3, r3, #5
 80011e8:	2001      	movs	r0, #1
 80011ea:	fa00 f202 	lsl.w	r2, r0, r2
 80011ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000e100 	.word	0xe000e100

08001204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001210:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001214:	2b00      	cmp	r3, #0
 8001216:	db0a      	blt.n	800122e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	b2da      	uxtb	r2, r3
 800121c:	490c      	ldr	r1, [pc, #48]	@ (8001250 <__NVIC_SetPriority+0x4c>)
 800121e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001222:	0112      	lsls	r2, r2, #4
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	440b      	add	r3, r1
 8001228:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800122c:	e00a      	b.n	8001244 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	b2da      	uxtb	r2, r3
 8001232:	4908      	ldr	r1, [pc, #32]	@ (8001254 <__NVIC_SetPriority+0x50>)
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	f003 030f 	and.w	r3, r3, #15
 800123a:	3b04      	subs	r3, #4
 800123c:	0112      	lsls	r2, r2, #4
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	440b      	add	r3, r1
 8001242:	761a      	strb	r2, [r3, #24]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	e000e100 	.word	0xe000e100
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001258:	b480      	push	{r7}
 800125a:	b089      	sub	sp, #36	@ 0x24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f1c3 0307 	rsb	r3, r3, #7
 8001272:	2b04      	cmp	r3, #4
 8001274:	bf28      	it	cs
 8001276:	2304      	movcs	r3, #4
 8001278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3304      	adds	r3, #4
 800127e:	2b06      	cmp	r3, #6
 8001280:	d902      	bls.n	8001288 <NVIC_EncodePriority+0x30>
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3b03      	subs	r3, #3
 8001286:	e000      	b.n	800128a <NVIC_EncodePriority+0x32>
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	f04f 32ff 	mov.w	r2, #4294967295
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43da      	mvns	r2, r3
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	401a      	ands	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	fa01 f303 	lsl.w	r3, r1, r3
 80012aa:	43d9      	mvns	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	4313      	orrs	r3, r2
         );
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3724      	adds	r7, #36	@ 0x24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
	...

080012c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3b01      	subs	r3, #1
 80012cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012d0:	d301      	bcc.n	80012d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012d2:	2301      	movs	r3, #1
 80012d4:	e00f      	b.n	80012f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <SysTick_Config+0x40>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	3b01      	subs	r3, #1
 80012dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012de:	210f      	movs	r1, #15
 80012e0:	f04f 30ff 	mov.w	r0, #4294967295
 80012e4:	f7ff ff8e 	bl	8001204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e8:	4b05      	ldr	r3, [pc, #20]	@ (8001300 <SysTick_Config+0x40>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ee:	4b04      	ldr	r3, [pc, #16]	@ (8001300 <SysTick_Config+0x40>)
 80012f0:	2207      	movs	r2, #7
 80012f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	e000e010 	.word	0xe000e010

08001304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff29 	bl	8001164 <__NVIC_SetPriorityGrouping>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b086      	sub	sp, #24
 800131e:	af00      	add	r7, sp, #0
 8001320:	4603      	mov	r3, r0
 8001322:	60b9      	str	r1, [r7, #8]
 8001324:	607a      	str	r2, [r7, #4]
 8001326:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001328:	f7ff ff40 	bl	80011ac <__NVIC_GetPriorityGrouping>
 800132c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	68b9      	ldr	r1, [r7, #8]
 8001332:	6978      	ldr	r0, [r7, #20]
 8001334:	f7ff ff90 	bl	8001258 <NVIC_EncodePriority>
 8001338:	4602      	mov	r2, r0
 800133a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800133e:	4611      	mov	r1, r2
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ff5f 	bl	8001204 <__NVIC_SetPriority>
}
 8001346:	bf00      	nop
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
 8001354:	4603      	mov	r3, r0
 8001356:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001358:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff33 	bl	80011c8 <__NVIC_EnableIRQ>
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ffa4 	bl	80012c0 <SysTick_Config>
 8001378:	4603      	mov	r3, r0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001388:	f3bf 8f5f 	dmb	sy
}
 800138c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800138e:	4b07      	ldr	r3, [pc, #28]	@ (80013ac <HAL_MPU_Disable+0x28>)
 8001390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001392:	4a06      	ldr	r2, [pc, #24]	@ (80013ac <HAL_MPU_Disable+0x28>)
 8001394:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001398:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800139a:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <HAL_MPU_Disable+0x2c>)
 800139c:	2200      	movs	r2, #0
 800139e:	605a      	str	r2, [r3, #4]
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	e000ed00 	.word	0xe000ed00
 80013b0:	e000ed90 	.word	0xe000ed90

080013b4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80013bc:	4a0b      	ldr	r2, [pc, #44]	@ (80013ec <HAL_MPU_Enable+0x38>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80013c6:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <HAL_MPU_Enable+0x3c>)
 80013c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ca:	4a09      	ldr	r2, [pc, #36]	@ (80013f0 <HAL_MPU_Enable+0x3c>)
 80013cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013d0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80013d2:	f3bf 8f4f 	dsb	sy
}
 80013d6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013d8:	f3bf 8f6f 	isb	sy
}
 80013dc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed90 	.word	0xe000ed90
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	785a      	ldrb	r2, [r3, #1]
 8001400:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <HAL_MPU_ConfigRegion+0x7c>)
 8001402:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001404:	4b1a      	ldr	r3, [pc, #104]	@ (8001470 <HAL_MPU_ConfigRegion+0x7c>)
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	4a19      	ldr	r2, [pc, #100]	@ (8001470 <HAL_MPU_ConfigRegion+0x7c>)
 800140a:	f023 0301 	bic.w	r3, r3, #1
 800140e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001410:	4a17      	ldr	r2, [pc, #92]	@ (8001470 <HAL_MPU_ConfigRegion+0x7c>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	7b1b      	ldrb	r3, [r3, #12]
 800141c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	7adb      	ldrb	r3, [r3, #11]
 8001422:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001424:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7a9b      	ldrb	r3, [r3, #10]
 800142a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800142c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7b5b      	ldrb	r3, [r3, #13]
 8001432:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001434:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7b9b      	ldrb	r3, [r3, #14]
 800143a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800143c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	7bdb      	ldrb	r3, [r3, #15]
 8001442:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001444:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7a5b      	ldrb	r3, [r3, #9]
 800144a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800144c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7a1b      	ldrb	r3, [r3, #8]
 8001452:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001454:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	7812      	ldrb	r2, [r2, #0]
 800145a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800145c:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800145e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001460:	6113      	str	r3, [r2, #16]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed90 	.word	0xe000ed90

08001474 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800147c:	f7ff fe5a 	bl	8001134 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e2dc      	b.n	8001a46 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001492:	b2db      	uxtb	r3, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d008      	beq.n	80014aa <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2280      	movs	r2, #128	@ 0x80
 800149c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e2cd      	b.n	8001a46 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a76      	ldr	r2, [pc, #472]	@ (8001688 <HAL_DMA_Abort+0x214>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d04a      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a74      	ldr	r2, [pc, #464]	@ (800168c <HAL_DMA_Abort+0x218>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d045      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a73      	ldr	r2, [pc, #460]	@ (8001690 <HAL_DMA_Abort+0x21c>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d040      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a71      	ldr	r2, [pc, #452]	@ (8001694 <HAL_DMA_Abort+0x220>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d03b      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a70      	ldr	r2, [pc, #448]	@ (8001698 <HAL_DMA_Abort+0x224>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d036      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a6e      	ldr	r2, [pc, #440]	@ (800169c <HAL_DMA_Abort+0x228>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d031      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a6d      	ldr	r2, [pc, #436]	@ (80016a0 <HAL_DMA_Abort+0x22c>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d02c      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a6b      	ldr	r2, [pc, #428]	@ (80016a4 <HAL_DMA_Abort+0x230>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d027      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a6a      	ldr	r2, [pc, #424]	@ (80016a8 <HAL_DMA_Abort+0x234>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d022      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a68      	ldr	r2, [pc, #416]	@ (80016ac <HAL_DMA_Abort+0x238>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d01d      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a67      	ldr	r2, [pc, #412]	@ (80016b0 <HAL_DMA_Abort+0x23c>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d018      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a65      	ldr	r2, [pc, #404]	@ (80016b4 <HAL_DMA_Abort+0x240>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d013      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a64      	ldr	r2, [pc, #400]	@ (80016b8 <HAL_DMA_Abort+0x244>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d00e      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a62      	ldr	r2, [pc, #392]	@ (80016bc <HAL_DMA_Abort+0x248>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d009      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a61      	ldr	r2, [pc, #388]	@ (80016c0 <HAL_DMA_Abort+0x24c>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d004      	beq.n	800154a <HAL_DMA_Abort+0xd6>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a5f      	ldr	r2, [pc, #380]	@ (80016c4 <HAL_DMA_Abort+0x250>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d101      	bne.n	800154e <HAL_DMA_Abort+0xda>
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <HAL_DMA_Abort+0xdc>
 800154e:	2300      	movs	r3, #0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d013      	beq.n	800157c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f022 021e 	bic.w	r2, r2, #30
 8001562:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	695a      	ldr	r2, [r3, #20]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001572:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	617b      	str	r3, [r7, #20]
 800157a:	e00a      	b.n	8001592 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f022 020e 	bic.w	r2, r2, #14
 800158a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a3c      	ldr	r2, [pc, #240]	@ (8001688 <HAL_DMA_Abort+0x214>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d072      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a3a      	ldr	r2, [pc, #232]	@ (800168c <HAL_DMA_Abort+0x218>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d06d      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a39      	ldr	r2, [pc, #228]	@ (8001690 <HAL_DMA_Abort+0x21c>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d068      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a37      	ldr	r2, [pc, #220]	@ (8001694 <HAL_DMA_Abort+0x220>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d063      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a36      	ldr	r2, [pc, #216]	@ (8001698 <HAL_DMA_Abort+0x224>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d05e      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a34      	ldr	r2, [pc, #208]	@ (800169c <HAL_DMA_Abort+0x228>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d059      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a33      	ldr	r2, [pc, #204]	@ (80016a0 <HAL_DMA_Abort+0x22c>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d054      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a31      	ldr	r2, [pc, #196]	@ (80016a4 <HAL_DMA_Abort+0x230>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d04f      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a30      	ldr	r2, [pc, #192]	@ (80016a8 <HAL_DMA_Abort+0x234>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d04a      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a2e      	ldr	r2, [pc, #184]	@ (80016ac <HAL_DMA_Abort+0x238>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d045      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a2d      	ldr	r2, [pc, #180]	@ (80016b0 <HAL_DMA_Abort+0x23c>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d040      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a2b      	ldr	r2, [pc, #172]	@ (80016b4 <HAL_DMA_Abort+0x240>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d03b      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a2a      	ldr	r2, [pc, #168]	@ (80016b8 <HAL_DMA_Abort+0x244>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d036      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a28      	ldr	r2, [pc, #160]	@ (80016bc <HAL_DMA_Abort+0x248>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d031      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a27      	ldr	r2, [pc, #156]	@ (80016c0 <HAL_DMA_Abort+0x24c>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d02c      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a25      	ldr	r2, [pc, #148]	@ (80016c4 <HAL_DMA_Abort+0x250>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d027      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a24      	ldr	r2, [pc, #144]	@ (80016c8 <HAL_DMA_Abort+0x254>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d022      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a22      	ldr	r2, [pc, #136]	@ (80016cc <HAL_DMA_Abort+0x258>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d01d      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a21      	ldr	r2, [pc, #132]	@ (80016d0 <HAL_DMA_Abort+0x25c>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d018      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a1f      	ldr	r2, [pc, #124]	@ (80016d4 <HAL_DMA_Abort+0x260>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d013      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a1e      	ldr	r2, [pc, #120]	@ (80016d8 <HAL_DMA_Abort+0x264>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d00e      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a1c      	ldr	r2, [pc, #112]	@ (80016dc <HAL_DMA_Abort+0x268>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d009      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a1b      	ldr	r2, [pc, #108]	@ (80016e0 <HAL_DMA_Abort+0x26c>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d004      	beq.n	8001682 <HAL_DMA_Abort+0x20e>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a19      	ldr	r2, [pc, #100]	@ (80016e4 <HAL_DMA_Abort+0x270>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d132      	bne.n	80016e8 <HAL_DMA_Abort+0x274>
 8001682:	2301      	movs	r3, #1
 8001684:	e031      	b.n	80016ea <HAL_DMA_Abort+0x276>
 8001686:	bf00      	nop
 8001688:	40020010 	.word	0x40020010
 800168c:	40020028 	.word	0x40020028
 8001690:	40020040 	.word	0x40020040
 8001694:	40020058 	.word	0x40020058
 8001698:	40020070 	.word	0x40020070
 800169c:	40020088 	.word	0x40020088
 80016a0:	400200a0 	.word	0x400200a0
 80016a4:	400200b8 	.word	0x400200b8
 80016a8:	40020410 	.word	0x40020410
 80016ac:	40020428 	.word	0x40020428
 80016b0:	40020440 	.word	0x40020440
 80016b4:	40020458 	.word	0x40020458
 80016b8:	40020470 	.word	0x40020470
 80016bc:	40020488 	.word	0x40020488
 80016c0:	400204a0 	.word	0x400204a0
 80016c4:	400204b8 	.word	0x400204b8
 80016c8:	58025408 	.word	0x58025408
 80016cc:	5802541c 	.word	0x5802541c
 80016d0:	58025430 	.word	0x58025430
 80016d4:	58025444 	.word	0x58025444
 80016d8:	58025458 	.word	0x58025458
 80016dc:	5802546c 	.word	0x5802546c
 80016e0:	58025480 	.word	0x58025480
 80016e4:	58025494 	.word	0x58025494
 80016e8:	2300      	movs	r3, #0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d007      	beq.n	80016fe <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a6d      	ldr	r2, [pc, #436]	@ (80018b8 <HAL_DMA_Abort+0x444>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d04a      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a6b      	ldr	r2, [pc, #428]	@ (80018bc <HAL_DMA_Abort+0x448>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d045      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a6a      	ldr	r2, [pc, #424]	@ (80018c0 <HAL_DMA_Abort+0x44c>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d040      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a68      	ldr	r2, [pc, #416]	@ (80018c4 <HAL_DMA_Abort+0x450>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d03b      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a67      	ldr	r2, [pc, #412]	@ (80018c8 <HAL_DMA_Abort+0x454>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d036      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a65      	ldr	r2, [pc, #404]	@ (80018cc <HAL_DMA_Abort+0x458>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d031      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a64      	ldr	r2, [pc, #400]	@ (80018d0 <HAL_DMA_Abort+0x45c>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d02c      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a62      	ldr	r2, [pc, #392]	@ (80018d4 <HAL_DMA_Abort+0x460>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d027      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a61      	ldr	r2, [pc, #388]	@ (80018d8 <HAL_DMA_Abort+0x464>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d022      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a5f      	ldr	r2, [pc, #380]	@ (80018dc <HAL_DMA_Abort+0x468>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d01d      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a5e      	ldr	r2, [pc, #376]	@ (80018e0 <HAL_DMA_Abort+0x46c>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d018      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a5c      	ldr	r2, [pc, #368]	@ (80018e4 <HAL_DMA_Abort+0x470>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d013      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a5b      	ldr	r2, [pc, #364]	@ (80018e8 <HAL_DMA_Abort+0x474>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d00e      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a59      	ldr	r2, [pc, #356]	@ (80018ec <HAL_DMA_Abort+0x478>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d009      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a58      	ldr	r2, [pc, #352]	@ (80018f0 <HAL_DMA_Abort+0x47c>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d004      	beq.n	800179e <HAL_DMA_Abort+0x32a>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a56      	ldr	r2, [pc, #344]	@ (80018f4 <HAL_DMA_Abort+0x480>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d108      	bne.n	80017b0 <HAL_DMA_Abort+0x33c>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 0201 	bic.w	r2, r2, #1
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	e007      	b.n	80017c0 <HAL_DMA_Abort+0x34c>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f022 0201 	bic.w	r2, r2, #1
 80017be:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80017c0:	e013      	b.n	80017ea <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017c2:	f7ff fcb7 	bl	8001134 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b05      	cmp	r3, #5
 80017ce:	d90c      	bls.n	80017ea <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2220      	movs	r2, #32
 80017d4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2203      	movs	r2, #3
 80017da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e12d      	b.n	8001a46 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d1e5      	bne.n	80017c2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a2f      	ldr	r2, [pc, #188]	@ (80018b8 <HAL_DMA_Abort+0x444>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d04a      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a2d      	ldr	r2, [pc, #180]	@ (80018bc <HAL_DMA_Abort+0x448>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d045      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a2c      	ldr	r2, [pc, #176]	@ (80018c0 <HAL_DMA_Abort+0x44c>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d040      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a2a      	ldr	r2, [pc, #168]	@ (80018c4 <HAL_DMA_Abort+0x450>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d03b      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a29      	ldr	r2, [pc, #164]	@ (80018c8 <HAL_DMA_Abort+0x454>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d036      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a27      	ldr	r2, [pc, #156]	@ (80018cc <HAL_DMA_Abort+0x458>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d031      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a26      	ldr	r2, [pc, #152]	@ (80018d0 <HAL_DMA_Abort+0x45c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d02c      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a24      	ldr	r2, [pc, #144]	@ (80018d4 <HAL_DMA_Abort+0x460>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d027      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a23      	ldr	r2, [pc, #140]	@ (80018d8 <HAL_DMA_Abort+0x464>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d022      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a21      	ldr	r2, [pc, #132]	@ (80018dc <HAL_DMA_Abort+0x468>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d01d      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a20      	ldr	r2, [pc, #128]	@ (80018e0 <HAL_DMA_Abort+0x46c>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d018      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a1e      	ldr	r2, [pc, #120]	@ (80018e4 <HAL_DMA_Abort+0x470>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d013      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a1d      	ldr	r2, [pc, #116]	@ (80018e8 <HAL_DMA_Abort+0x474>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d00e      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a1b      	ldr	r2, [pc, #108]	@ (80018ec <HAL_DMA_Abort+0x478>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d009      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a1a      	ldr	r2, [pc, #104]	@ (80018f0 <HAL_DMA_Abort+0x47c>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d004      	beq.n	8001896 <HAL_DMA_Abort+0x422>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a18      	ldr	r2, [pc, #96]	@ (80018f4 <HAL_DMA_Abort+0x480>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d101      	bne.n	800189a <HAL_DMA_Abort+0x426>
 8001896:	2301      	movs	r3, #1
 8001898:	e000      	b.n	800189c <HAL_DMA_Abort+0x428>
 800189a:	2300      	movs	r3, #0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d02b      	beq.n	80018f8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018aa:	f003 031f 	and.w	r3, r3, #31
 80018ae:	223f      	movs	r2, #63	@ 0x3f
 80018b0:	409a      	lsls	r2, r3
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	e02a      	b.n	800190e <HAL_DMA_Abort+0x49a>
 80018b8:	40020010 	.word	0x40020010
 80018bc:	40020028 	.word	0x40020028
 80018c0:	40020040 	.word	0x40020040
 80018c4:	40020058 	.word	0x40020058
 80018c8:	40020070 	.word	0x40020070
 80018cc:	40020088 	.word	0x40020088
 80018d0:	400200a0 	.word	0x400200a0
 80018d4:	400200b8 	.word	0x400200b8
 80018d8:	40020410 	.word	0x40020410
 80018dc:	40020428 	.word	0x40020428
 80018e0:	40020440 	.word	0x40020440
 80018e4:	40020458 	.word	0x40020458
 80018e8:	40020470 	.word	0x40020470
 80018ec:	40020488 	.word	0x40020488
 80018f0:	400204a0 	.word	0x400204a0
 80018f4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001902:	f003 031f 	and.w	r3, r3, #31
 8001906:	2201      	movs	r2, #1
 8001908:	409a      	lsls	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a4f      	ldr	r2, [pc, #316]	@ (8001a50 <HAL_DMA_Abort+0x5dc>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d072      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a4d      	ldr	r2, [pc, #308]	@ (8001a54 <HAL_DMA_Abort+0x5e0>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d06d      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a4c      	ldr	r2, [pc, #304]	@ (8001a58 <HAL_DMA_Abort+0x5e4>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d068      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a4a      	ldr	r2, [pc, #296]	@ (8001a5c <HAL_DMA_Abort+0x5e8>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d063      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a49      	ldr	r2, [pc, #292]	@ (8001a60 <HAL_DMA_Abort+0x5ec>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d05e      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a47      	ldr	r2, [pc, #284]	@ (8001a64 <HAL_DMA_Abort+0x5f0>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d059      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a46      	ldr	r2, [pc, #280]	@ (8001a68 <HAL_DMA_Abort+0x5f4>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d054      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a44      	ldr	r2, [pc, #272]	@ (8001a6c <HAL_DMA_Abort+0x5f8>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d04f      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a43      	ldr	r2, [pc, #268]	@ (8001a70 <HAL_DMA_Abort+0x5fc>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d04a      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a41      	ldr	r2, [pc, #260]	@ (8001a74 <HAL_DMA_Abort+0x600>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d045      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a40      	ldr	r2, [pc, #256]	@ (8001a78 <HAL_DMA_Abort+0x604>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d040      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a3e      	ldr	r2, [pc, #248]	@ (8001a7c <HAL_DMA_Abort+0x608>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d03b      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a3d      	ldr	r2, [pc, #244]	@ (8001a80 <HAL_DMA_Abort+0x60c>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d036      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a3b      	ldr	r2, [pc, #236]	@ (8001a84 <HAL_DMA_Abort+0x610>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d031      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a3a      	ldr	r2, [pc, #232]	@ (8001a88 <HAL_DMA_Abort+0x614>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d02c      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a38      	ldr	r2, [pc, #224]	@ (8001a8c <HAL_DMA_Abort+0x618>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d027      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a37      	ldr	r2, [pc, #220]	@ (8001a90 <HAL_DMA_Abort+0x61c>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d022      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a35      	ldr	r2, [pc, #212]	@ (8001a94 <HAL_DMA_Abort+0x620>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d01d      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a34      	ldr	r2, [pc, #208]	@ (8001a98 <HAL_DMA_Abort+0x624>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d018      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a32      	ldr	r2, [pc, #200]	@ (8001a9c <HAL_DMA_Abort+0x628>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d013      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a31      	ldr	r2, [pc, #196]	@ (8001aa0 <HAL_DMA_Abort+0x62c>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d00e      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a2f      	ldr	r2, [pc, #188]	@ (8001aa4 <HAL_DMA_Abort+0x630>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d009      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a2e      	ldr	r2, [pc, #184]	@ (8001aa8 <HAL_DMA_Abort+0x634>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d004      	beq.n	80019fe <HAL_DMA_Abort+0x58a>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a2c      	ldr	r2, [pc, #176]	@ (8001aac <HAL_DMA_Abort+0x638>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d101      	bne.n	8001a02 <HAL_DMA_Abort+0x58e>
 80019fe:	2301      	movs	r3, #1
 8001a00:	e000      	b.n	8001a04 <HAL_DMA_Abort+0x590>
 8001a02:	2300      	movs	r3, #0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d015      	beq.n	8001a34 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001a10:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00c      	beq.n	8001a34 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a28:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001a32:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40020010 	.word	0x40020010
 8001a54:	40020028 	.word	0x40020028
 8001a58:	40020040 	.word	0x40020040
 8001a5c:	40020058 	.word	0x40020058
 8001a60:	40020070 	.word	0x40020070
 8001a64:	40020088 	.word	0x40020088
 8001a68:	400200a0 	.word	0x400200a0
 8001a6c:	400200b8 	.word	0x400200b8
 8001a70:	40020410 	.word	0x40020410
 8001a74:	40020428 	.word	0x40020428
 8001a78:	40020440 	.word	0x40020440
 8001a7c:	40020458 	.word	0x40020458
 8001a80:	40020470 	.word	0x40020470
 8001a84:	40020488 	.word	0x40020488
 8001a88:	400204a0 	.word	0x400204a0
 8001a8c:	400204b8 	.word	0x400204b8
 8001a90:	58025408 	.word	0x58025408
 8001a94:	5802541c 	.word	0x5802541c
 8001a98:	58025430 	.word	0x58025430
 8001a9c:	58025444 	.word	0x58025444
 8001aa0:	58025458 	.word	0x58025458
 8001aa4:	5802546c 	.word	0x5802546c
 8001aa8:	58025480 	.word	0x58025480
 8001aac:	58025494 	.word	0x58025494

08001ab0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e237      	b.n	8001f32 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d004      	beq.n	8001ad8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2280      	movs	r2, #128	@ 0x80
 8001ad2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e22c      	b.n	8001f32 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a5c      	ldr	r2, [pc, #368]	@ (8001c50 <HAL_DMA_Abort_IT+0x1a0>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d04a      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a5b      	ldr	r2, [pc, #364]	@ (8001c54 <HAL_DMA_Abort_IT+0x1a4>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d045      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a59      	ldr	r2, [pc, #356]	@ (8001c58 <HAL_DMA_Abort_IT+0x1a8>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d040      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a58      	ldr	r2, [pc, #352]	@ (8001c5c <HAL_DMA_Abort_IT+0x1ac>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d03b      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a56      	ldr	r2, [pc, #344]	@ (8001c60 <HAL_DMA_Abort_IT+0x1b0>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d036      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a55      	ldr	r2, [pc, #340]	@ (8001c64 <HAL_DMA_Abort_IT+0x1b4>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d031      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a53      	ldr	r2, [pc, #332]	@ (8001c68 <HAL_DMA_Abort_IT+0x1b8>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d02c      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a52      	ldr	r2, [pc, #328]	@ (8001c6c <HAL_DMA_Abort_IT+0x1bc>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d027      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a50      	ldr	r2, [pc, #320]	@ (8001c70 <HAL_DMA_Abort_IT+0x1c0>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d022      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a4f      	ldr	r2, [pc, #316]	@ (8001c74 <HAL_DMA_Abort_IT+0x1c4>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d01d      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a4d      	ldr	r2, [pc, #308]	@ (8001c78 <HAL_DMA_Abort_IT+0x1c8>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d018      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a4c      	ldr	r2, [pc, #304]	@ (8001c7c <HAL_DMA_Abort_IT+0x1cc>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d013      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a4a      	ldr	r2, [pc, #296]	@ (8001c80 <HAL_DMA_Abort_IT+0x1d0>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d00e      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a49      	ldr	r2, [pc, #292]	@ (8001c84 <HAL_DMA_Abort_IT+0x1d4>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d009      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a47      	ldr	r2, [pc, #284]	@ (8001c88 <HAL_DMA_Abort_IT+0x1d8>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d004      	beq.n	8001b78 <HAL_DMA_Abort_IT+0xc8>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a46      	ldr	r2, [pc, #280]	@ (8001c8c <HAL_DMA_Abort_IT+0x1dc>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d101      	bne.n	8001b7c <HAL_DMA_Abort_IT+0xcc>
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e000      	b.n	8001b7e <HAL_DMA_Abort_IT+0xce>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 8086 	beq.w	8001c90 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2204      	movs	r2, #4
 8001b88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a2f      	ldr	r2, [pc, #188]	@ (8001c50 <HAL_DMA_Abort_IT+0x1a0>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d04a      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a2e      	ldr	r2, [pc, #184]	@ (8001c54 <HAL_DMA_Abort_IT+0x1a4>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d045      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a2c      	ldr	r2, [pc, #176]	@ (8001c58 <HAL_DMA_Abort_IT+0x1a8>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d040      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a2b      	ldr	r2, [pc, #172]	@ (8001c5c <HAL_DMA_Abort_IT+0x1ac>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d03b      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a29      	ldr	r2, [pc, #164]	@ (8001c60 <HAL_DMA_Abort_IT+0x1b0>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d036      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a28      	ldr	r2, [pc, #160]	@ (8001c64 <HAL_DMA_Abort_IT+0x1b4>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d031      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a26      	ldr	r2, [pc, #152]	@ (8001c68 <HAL_DMA_Abort_IT+0x1b8>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d02c      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a25      	ldr	r2, [pc, #148]	@ (8001c6c <HAL_DMA_Abort_IT+0x1bc>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d027      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a23      	ldr	r2, [pc, #140]	@ (8001c70 <HAL_DMA_Abort_IT+0x1c0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d022      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a22      	ldr	r2, [pc, #136]	@ (8001c74 <HAL_DMA_Abort_IT+0x1c4>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d01d      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a20      	ldr	r2, [pc, #128]	@ (8001c78 <HAL_DMA_Abort_IT+0x1c8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d018      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8001c7c <HAL_DMA_Abort_IT+0x1cc>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d013      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a1d      	ldr	r2, [pc, #116]	@ (8001c80 <HAL_DMA_Abort_IT+0x1d0>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d00e      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a1c      	ldr	r2, [pc, #112]	@ (8001c84 <HAL_DMA_Abort_IT+0x1d4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d009      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8001c88 <HAL_DMA_Abort_IT+0x1d8>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d004      	beq.n	8001c2c <HAL_DMA_Abort_IT+0x17c>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a19      	ldr	r2, [pc, #100]	@ (8001c8c <HAL_DMA_Abort_IT+0x1dc>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d108      	bne.n	8001c3e <HAL_DMA_Abort_IT+0x18e>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 0201 	bic.w	r2, r2, #1
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	e178      	b.n	8001f30 <HAL_DMA_Abort_IT+0x480>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f022 0201 	bic.w	r2, r2, #1
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	e16f      	b.n	8001f30 <HAL_DMA_Abort_IT+0x480>
 8001c50:	40020010 	.word	0x40020010
 8001c54:	40020028 	.word	0x40020028
 8001c58:	40020040 	.word	0x40020040
 8001c5c:	40020058 	.word	0x40020058
 8001c60:	40020070 	.word	0x40020070
 8001c64:	40020088 	.word	0x40020088
 8001c68:	400200a0 	.word	0x400200a0
 8001c6c:	400200b8 	.word	0x400200b8
 8001c70:	40020410 	.word	0x40020410
 8001c74:	40020428 	.word	0x40020428
 8001c78:	40020440 	.word	0x40020440
 8001c7c:	40020458 	.word	0x40020458
 8001c80:	40020470 	.word	0x40020470
 8001c84:	40020488 	.word	0x40020488
 8001c88:	400204a0 	.word	0x400204a0
 8001c8c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f022 020e 	bic.w	r2, r2, #14
 8001c9e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a6c      	ldr	r2, [pc, #432]	@ (8001e58 <HAL_DMA_Abort_IT+0x3a8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d04a      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a6b      	ldr	r2, [pc, #428]	@ (8001e5c <HAL_DMA_Abort_IT+0x3ac>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d045      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a69      	ldr	r2, [pc, #420]	@ (8001e60 <HAL_DMA_Abort_IT+0x3b0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d040      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a68      	ldr	r2, [pc, #416]	@ (8001e64 <HAL_DMA_Abort_IT+0x3b4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d03b      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a66      	ldr	r2, [pc, #408]	@ (8001e68 <HAL_DMA_Abort_IT+0x3b8>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d036      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a65      	ldr	r2, [pc, #404]	@ (8001e6c <HAL_DMA_Abort_IT+0x3bc>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d031      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a63      	ldr	r2, [pc, #396]	@ (8001e70 <HAL_DMA_Abort_IT+0x3c0>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d02c      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a62      	ldr	r2, [pc, #392]	@ (8001e74 <HAL_DMA_Abort_IT+0x3c4>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d027      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a60      	ldr	r2, [pc, #384]	@ (8001e78 <HAL_DMA_Abort_IT+0x3c8>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d022      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a5f      	ldr	r2, [pc, #380]	@ (8001e7c <HAL_DMA_Abort_IT+0x3cc>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d01d      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a5d      	ldr	r2, [pc, #372]	@ (8001e80 <HAL_DMA_Abort_IT+0x3d0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d018      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a5c      	ldr	r2, [pc, #368]	@ (8001e84 <HAL_DMA_Abort_IT+0x3d4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d013      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a5a      	ldr	r2, [pc, #360]	@ (8001e88 <HAL_DMA_Abort_IT+0x3d8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d00e      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a59      	ldr	r2, [pc, #356]	@ (8001e8c <HAL_DMA_Abort_IT+0x3dc>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d009      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a57      	ldr	r2, [pc, #348]	@ (8001e90 <HAL_DMA_Abort_IT+0x3e0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d004      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x290>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a56      	ldr	r2, [pc, #344]	@ (8001e94 <HAL_DMA_Abort_IT+0x3e4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d108      	bne.n	8001d52 <HAL_DMA_Abort_IT+0x2a2>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 0201 	bic.w	r2, r2, #1
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	e007      	b.n	8001d62 <HAL_DMA_Abort_IT+0x2b2>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0201 	bic.w	r2, r2, #1
 8001d60:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a3c      	ldr	r2, [pc, #240]	@ (8001e58 <HAL_DMA_Abort_IT+0x3a8>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d072      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a3a      	ldr	r2, [pc, #232]	@ (8001e5c <HAL_DMA_Abort_IT+0x3ac>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d06d      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a39      	ldr	r2, [pc, #228]	@ (8001e60 <HAL_DMA_Abort_IT+0x3b0>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d068      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a37      	ldr	r2, [pc, #220]	@ (8001e64 <HAL_DMA_Abort_IT+0x3b4>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d063      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a36      	ldr	r2, [pc, #216]	@ (8001e68 <HAL_DMA_Abort_IT+0x3b8>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d05e      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a34      	ldr	r2, [pc, #208]	@ (8001e6c <HAL_DMA_Abort_IT+0x3bc>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d059      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a33      	ldr	r2, [pc, #204]	@ (8001e70 <HAL_DMA_Abort_IT+0x3c0>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d054      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a31      	ldr	r2, [pc, #196]	@ (8001e74 <HAL_DMA_Abort_IT+0x3c4>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d04f      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a30      	ldr	r2, [pc, #192]	@ (8001e78 <HAL_DMA_Abort_IT+0x3c8>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d04a      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a2e      	ldr	r2, [pc, #184]	@ (8001e7c <HAL_DMA_Abort_IT+0x3cc>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d045      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a2d      	ldr	r2, [pc, #180]	@ (8001e80 <HAL_DMA_Abort_IT+0x3d0>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d040      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a2b      	ldr	r2, [pc, #172]	@ (8001e84 <HAL_DMA_Abort_IT+0x3d4>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d03b      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a2a      	ldr	r2, [pc, #168]	@ (8001e88 <HAL_DMA_Abort_IT+0x3d8>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d036      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a28      	ldr	r2, [pc, #160]	@ (8001e8c <HAL_DMA_Abort_IT+0x3dc>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d031      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a27      	ldr	r2, [pc, #156]	@ (8001e90 <HAL_DMA_Abort_IT+0x3e0>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d02c      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a25      	ldr	r2, [pc, #148]	@ (8001e94 <HAL_DMA_Abort_IT+0x3e4>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d027      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a24      	ldr	r2, [pc, #144]	@ (8001e98 <HAL_DMA_Abort_IT+0x3e8>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d022      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a22      	ldr	r2, [pc, #136]	@ (8001e9c <HAL_DMA_Abort_IT+0x3ec>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d01d      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a21      	ldr	r2, [pc, #132]	@ (8001ea0 <HAL_DMA_Abort_IT+0x3f0>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d018      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea4 <HAL_DMA_Abort_IT+0x3f4>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d013      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea8 <HAL_DMA_Abort_IT+0x3f8>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d00e      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a1c      	ldr	r2, [pc, #112]	@ (8001eac <HAL_DMA_Abort_IT+0x3fc>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d009      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a1b      	ldr	r2, [pc, #108]	@ (8001eb0 <HAL_DMA_Abort_IT+0x400>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d004      	beq.n	8001e52 <HAL_DMA_Abort_IT+0x3a2>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a19      	ldr	r2, [pc, #100]	@ (8001eb4 <HAL_DMA_Abort_IT+0x404>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d132      	bne.n	8001eb8 <HAL_DMA_Abort_IT+0x408>
 8001e52:	2301      	movs	r3, #1
 8001e54:	e031      	b.n	8001eba <HAL_DMA_Abort_IT+0x40a>
 8001e56:	bf00      	nop
 8001e58:	40020010 	.word	0x40020010
 8001e5c:	40020028 	.word	0x40020028
 8001e60:	40020040 	.word	0x40020040
 8001e64:	40020058 	.word	0x40020058
 8001e68:	40020070 	.word	0x40020070
 8001e6c:	40020088 	.word	0x40020088
 8001e70:	400200a0 	.word	0x400200a0
 8001e74:	400200b8 	.word	0x400200b8
 8001e78:	40020410 	.word	0x40020410
 8001e7c:	40020428 	.word	0x40020428
 8001e80:	40020440 	.word	0x40020440
 8001e84:	40020458 	.word	0x40020458
 8001e88:	40020470 	.word	0x40020470
 8001e8c:	40020488 	.word	0x40020488
 8001e90:	400204a0 	.word	0x400204a0
 8001e94:	400204b8 	.word	0x400204b8
 8001e98:	58025408 	.word	0x58025408
 8001e9c:	5802541c 	.word	0x5802541c
 8001ea0:	58025430 	.word	0x58025430
 8001ea4:	58025444 	.word	0x58025444
 8001ea8:	58025458 	.word	0x58025458
 8001eac:	5802546c 	.word	0x5802546c
 8001eb0:	58025480 	.word	0x58025480
 8001eb4:	58025494 	.word	0x58025494
 8001eb8:	2300      	movs	r3, #0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d028      	beq.n	8001f10 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ecc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed8:	f003 031f 	and.w	r3, r3, #31
 8001edc:	2201      	movs	r2, #1
 8001ede:	409a      	lsls	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001eec:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00c      	beq.n	8001f10 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f04:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001f0e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d003      	beq.n	8001f30 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop

08001f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b089      	sub	sp, #36	@ 0x24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f4a:	4b89      	ldr	r3, [pc, #548]	@ (8002170 <HAL_GPIO_Init+0x234>)
 8001f4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f4e:	e194      	b.n	800227a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	2101      	movs	r1, #1
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 8186 	beq.w	8002274 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 0303 	and.w	r3, r3, #3
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d005      	beq.n	8001f80 <HAL_GPIO_Init+0x44>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d130      	bne.n	8001fe2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	2203      	movs	r2, #3
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43db      	mvns	r3, r3
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	4013      	ands	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	69ba      	ldr	r2, [r7, #24]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	091b      	lsrs	r3, r3, #4
 8001fcc:	f003 0201 	and.w	r2, r3, #1
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	2b03      	cmp	r3, #3
 8001fec:	d017      	beq.n	800201e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43db      	mvns	r3, r3
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	4013      	ands	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d123      	bne.n	8002072 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	08da      	lsrs	r2, r3, #3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3208      	adds	r2, #8
 8002032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002036:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	220f      	movs	r2, #15
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4013      	ands	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	691a      	ldr	r2, [r3, #16]
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	4313      	orrs	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	08da      	lsrs	r2, r3, #3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3208      	adds	r2, #8
 800206c:	69b9      	ldr	r1, [r7, #24]
 800206e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	2203      	movs	r2, #3
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 0203 	and.w	r2, r3, #3
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4313      	orrs	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f000 80e0 	beq.w	8002274 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002174 <HAL_GPIO_Init+0x238>)
 80020b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020ba:	4a2e      	ldr	r2, [pc, #184]	@ (8002174 <HAL_GPIO_Init+0x238>)
 80020bc:	f043 0302 	orr.w	r3, r3, #2
 80020c0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80020c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002174 <HAL_GPIO_Init+0x238>)
 80020c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020d2:	4a29      	ldr	r2, [pc, #164]	@ (8002178 <HAL_GPIO_Init+0x23c>)
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	089b      	lsrs	r3, r3, #2
 80020d8:	3302      	adds	r3, #2
 80020da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	220f      	movs	r2, #15
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a20      	ldr	r2, [pc, #128]	@ (800217c <HAL_GPIO_Init+0x240>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d052      	beq.n	80021a4 <HAL_GPIO_Init+0x268>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a1f      	ldr	r2, [pc, #124]	@ (8002180 <HAL_GPIO_Init+0x244>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d031      	beq.n	800216a <HAL_GPIO_Init+0x22e>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a1e      	ldr	r2, [pc, #120]	@ (8002184 <HAL_GPIO_Init+0x248>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d02b      	beq.n	8002166 <HAL_GPIO_Init+0x22a>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <HAL_GPIO_Init+0x24c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d025      	beq.n	8002162 <HAL_GPIO_Init+0x226>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a1c      	ldr	r2, [pc, #112]	@ (800218c <HAL_GPIO_Init+0x250>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d01f      	beq.n	800215e <HAL_GPIO_Init+0x222>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a1b      	ldr	r2, [pc, #108]	@ (8002190 <HAL_GPIO_Init+0x254>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d019      	beq.n	800215a <HAL_GPIO_Init+0x21e>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a1a      	ldr	r2, [pc, #104]	@ (8002194 <HAL_GPIO_Init+0x258>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d013      	beq.n	8002156 <HAL_GPIO_Init+0x21a>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a19      	ldr	r2, [pc, #100]	@ (8002198 <HAL_GPIO_Init+0x25c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d00d      	beq.n	8002152 <HAL_GPIO_Init+0x216>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a18      	ldr	r2, [pc, #96]	@ (800219c <HAL_GPIO_Init+0x260>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d007      	beq.n	800214e <HAL_GPIO_Init+0x212>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a17      	ldr	r2, [pc, #92]	@ (80021a0 <HAL_GPIO_Init+0x264>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d101      	bne.n	800214a <HAL_GPIO_Init+0x20e>
 8002146:	2309      	movs	r3, #9
 8002148:	e02d      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 800214a:	230a      	movs	r3, #10
 800214c:	e02b      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 800214e:	2308      	movs	r3, #8
 8002150:	e029      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 8002152:	2307      	movs	r3, #7
 8002154:	e027      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 8002156:	2306      	movs	r3, #6
 8002158:	e025      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 800215a:	2305      	movs	r3, #5
 800215c:	e023      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 800215e:	2304      	movs	r3, #4
 8002160:	e021      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 8002162:	2303      	movs	r3, #3
 8002164:	e01f      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 8002166:	2302      	movs	r3, #2
 8002168:	e01d      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 800216a:	2301      	movs	r3, #1
 800216c:	e01b      	b.n	80021a6 <HAL_GPIO_Init+0x26a>
 800216e:	bf00      	nop
 8002170:	58000080 	.word	0x58000080
 8002174:	58024400 	.word	0x58024400
 8002178:	58000400 	.word	0x58000400
 800217c:	58020000 	.word	0x58020000
 8002180:	58020400 	.word	0x58020400
 8002184:	58020800 	.word	0x58020800
 8002188:	58020c00 	.word	0x58020c00
 800218c:	58021000 	.word	0x58021000
 8002190:	58021400 	.word	0x58021400
 8002194:	58021800 	.word	0x58021800
 8002198:	58021c00 	.word	0x58021c00
 800219c:	58022000 	.word	0x58022000
 80021a0:	58022400 	.word	0x58022400
 80021a4:	2300      	movs	r3, #0
 80021a6:	69fa      	ldr	r2, [r7, #28]
 80021a8:	f002 0203 	and.w	r2, r2, #3
 80021ac:	0092      	lsls	r2, r2, #2
 80021ae:	4093      	lsls	r3, r2
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021b6:	4938      	ldr	r1, [pc, #224]	@ (8002298 <HAL_GPIO_Init+0x35c>)
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	089b      	lsrs	r3, r3, #2
 80021bc:	3302      	adds	r3, #2
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	43db      	mvns	r3, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4013      	ands	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80021ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80021f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	43db      	mvns	r3, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4013      	ands	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002218:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	43db      	mvns	r3, r3
 800222a:	69ba      	ldr	r2, [r7, #24]
 800222c:	4013      	ands	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d003      	beq.n	8002244 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	4313      	orrs	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	43db      	mvns	r3, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4013      	ands	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	3301      	adds	r3, #1
 8002278:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa22 f303 	lsr.w	r3, r2, r3
 8002284:	2b00      	cmp	r3, #0
 8002286:	f47f ae63 	bne.w	8001f50 <HAL_GPIO_Init+0x14>
  }
}
 800228a:	bf00      	nop
 800228c:	bf00      	nop
 800228e:	3724      	adds	r7, #36	@ 0x24
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	58000400 	.word	0x58000400

0800229c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	460b      	mov	r3, r1
 80022a6:	807b      	strh	r3, [r7, #2]
 80022a8:	4613      	mov	r3, r2
 80022aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022ac:	787b      	ldrb	r3, [r7, #1]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022b2:	887a      	ldrh	r2, [r7, #2]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80022b8:	e003      	b.n	80022c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80022ba:	887b      	ldrh	r3, [r7, #2]
 80022bc:	041a      	lsls	r2, r3, #16
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	619a      	str	r2, [r3, #24]
}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
	...

080022d0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80022d8:	4b19      	ldr	r3, [pc, #100]	@ (8002340 <HAL_PWREx_ConfigSupply+0x70>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b04      	cmp	r3, #4
 80022e2:	d00a      	beq.n	80022fa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80022e4:	4b16      	ldr	r3, [pc, #88]	@ (8002340 <HAL_PWREx_ConfigSupply+0x70>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d001      	beq.n	80022f6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e01f      	b.n	8002336 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	e01d      	b.n	8002336 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80022fa:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <HAL_PWREx_ConfigSupply+0x70>)
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	f023 0207 	bic.w	r2, r3, #7
 8002302:	490f      	ldr	r1, [pc, #60]	@ (8002340 <HAL_PWREx_ConfigSupply+0x70>)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4313      	orrs	r3, r2
 8002308:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800230a:	f7fe ff13 	bl	8001134 <HAL_GetTick>
 800230e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002310:	e009      	b.n	8002326 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002312:	f7fe ff0f 	bl	8001134 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002320:	d901      	bls.n	8002326 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e007      	b.n	8002336 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002326:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <HAL_PWREx_ConfigSupply+0x70>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800232e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002332:	d1ee      	bne.n	8002312 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	58024800 	.word	0x58024800

08002344 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08c      	sub	sp, #48	@ 0x30
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d102      	bne.n	8002358 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	f000 bc48 	b.w	8002be8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	f000 8088 	beq.w	8002476 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002366:	4b99      	ldr	r3, [pc, #612]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800236e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002370:	4b96      	ldr	r3, [pc, #600]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002374:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002378:	2b10      	cmp	r3, #16
 800237a:	d007      	beq.n	800238c <HAL_RCC_OscConfig+0x48>
 800237c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800237e:	2b18      	cmp	r3, #24
 8002380:	d111      	bne.n	80023a6 <HAL_RCC_OscConfig+0x62>
 8002382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002384:	f003 0303 	and.w	r3, r3, #3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d10c      	bne.n	80023a6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800238c:	4b8f      	ldr	r3, [pc, #572]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d06d      	beq.n	8002474 <HAL_RCC_OscConfig+0x130>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d169      	bne.n	8002474 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	f000 bc21 	b.w	8002be8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ae:	d106      	bne.n	80023be <HAL_RCC_OscConfig+0x7a>
 80023b0:	4b86      	ldr	r3, [pc, #536]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a85      	ldr	r2, [pc, #532]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	e02e      	b.n	800241c <HAL_RCC_OscConfig+0xd8>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10c      	bne.n	80023e0 <HAL_RCC_OscConfig+0x9c>
 80023c6:	4b81      	ldr	r3, [pc, #516]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a80      	ldr	r2, [pc, #512]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	4b7e      	ldr	r3, [pc, #504]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a7d      	ldr	r2, [pc, #500]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	e01d      	b.n	800241c <HAL_RCC_OscConfig+0xd8>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023e8:	d10c      	bne.n	8002404 <HAL_RCC_OscConfig+0xc0>
 80023ea:	4b78      	ldr	r3, [pc, #480]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a77      	ldr	r2, [pc, #476]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	4b75      	ldr	r3, [pc, #468]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a74      	ldr	r2, [pc, #464]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80023fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	e00b      	b.n	800241c <HAL_RCC_OscConfig+0xd8>
 8002404:	4b71      	ldr	r3, [pc, #452]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a70      	ldr	r2, [pc, #448]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 800240a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240e:	6013      	str	r3, [r2, #0]
 8002410:	4b6e      	ldr	r3, [pc, #440]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a6d      	ldr	r2, [pc, #436]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002416:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800241a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d013      	beq.n	800244c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002424:	f7fe fe86 	bl	8001134 <HAL_GetTick>
 8002428:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800242c:	f7fe fe82 	bl	8001134 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b64      	cmp	r3, #100	@ 0x64
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e3d4      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800243e:	4b63      	ldr	r3, [pc, #396]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d0f0      	beq.n	800242c <HAL_RCC_OscConfig+0xe8>
 800244a:	e014      	b.n	8002476 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244c:	f7fe fe72 	bl	8001134 <HAL_GetTick>
 8002450:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002454:	f7fe fe6e 	bl	8001134 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b64      	cmp	r3, #100	@ 0x64
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e3c0      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002466:	4b59      	ldr	r3, [pc, #356]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x110>
 8002472:	e000      	b.n	8002476 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002474:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 80ca 	beq.w	8002618 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002484:	4b51      	ldr	r3, [pc, #324]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800248c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800248e:	4b4f      	ldr	r3, [pc, #316]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002492:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d007      	beq.n	80024aa <HAL_RCC_OscConfig+0x166>
 800249a:	6a3b      	ldr	r3, [r7, #32]
 800249c:	2b18      	cmp	r3, #24
 800249e:	d156      	bne.n	800254e <HAL_RCC_OscConfig+0x20a>
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	f003 0303 	and.w	r3, r3, #3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d151      	bne.n	800254e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024aa:	4b48      	ldr	r3, [pc, #288]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0304 	and.w	r3, r3, #4
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <HAL_RCC_OscConfig+0x17e>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e392      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80024c2:	4b42      	ldr	r3, [pc, #264]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f023 0219 	bic.w	r2, r3, #25
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	493f      	ldr	r1, [pc, #252]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d4:	f7fe fe2e 	bl	8001134 <HAL_GetTick>
 80024d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024dc:	f7fe fe2a 	bl	8001134 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e37c      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024ee:	4b37      	ldr	r3, [pc, #220]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d0f0      	beq.n	80024dc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024fa:	f7fe fe27 	bl	800114c <HAL_GetREVID>
 80024fe:	4603      	mov	r3, r0
 8002500:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002504:	4293      	cmp	r3, r2
 8002506:	d817      	bhi.n	8002538 <HAL_RCC_OscConfig+0x1f4>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	2b40      	cmp	r3, #64	@ 0x40
 800250e:	d108      	bne.n	8002522 <HAL_RCC_OscConfig+0x1de>
 8002510:	4b2e      	ldr	r3, [pc, #184]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002518:	4a2c      	ldr	r2, [pc, #176]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 800251a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800251e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002520:	e07a      	b.n	8002618 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002522:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	031b      	lsls	r3, r3, #12
 8002530:	4926      	ldr	r1, [pc, #152]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002532:	4313      	orrs	r3, r2
 8002534:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002536:	e06f      	b.n	8002618 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002538:	4b24      	ldr	r3, [pc, #144]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	061b      	lsls	r3, r3, #24
 8002546:	4921      	ldr	r1, [pc, #132]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002548:	4313      	orrs	r3, r2
 800254a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800254c:	e064      	b.n	8002618 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d047      	beq.n	80025e6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002556:	4b1d      	ldr	r3, [pc, #116]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f023 0219 	bic.w	r2, r3, #25
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	491a      	ldr	r1, [pc, #104]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002564:	4313      	orrs	r3, r2
 8002566:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002568:	f7fe fde4 	bl	8001134 <HAL_GetTick>
 800256c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002570:	f7fe fde0 	bl	8001134 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e332      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002582:	4b12      	ldr	r3, [pc, #72]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0304 	and.w	r3, r3, #4
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0f0      	beq.n	8002570 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258e:	f7fe fddd 	bl	800114c <HAL_GetREVID>
 8002592:	4603      	mov	r3, r0
 8002594:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002598:	4293      	cmp	r3, r2
 800259a:	d819      	bhi.n	80025d0 <HAL_RCC_OscConfig+0x28c>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	2b40      	cmp	r3, #64	@ 0x40
 80025a2:	d108      	bne.n	80025b6 <HAL_RCC_OscConfig+0x272>
 80025a4:	4b09      	ldr	r3, [pc, #36]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80025ac:	4a07      	ldr	r2, [pc, #28]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80025ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025b2:	6053      	str	r3, [r2, #4]
 80025b4:	e030      	b.n	8002618 <HAL_RCC_OscConfig+0x2d4>
 80025b6:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	031b      	lsls	r3, r3, #12
 80025c4:	4901      	ldr	r1, [pc, #4]	@ (80025cc <HAL_RCC_OscConfig+0x288>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	604b      	str	r3, [r1, #4]
 80025ca:	e025      	b.n	8002618 <HAL_RCC_OscConfig+0x2d4>
 80025cc:	58024400 	.word	0x58024400
 80025d0:	4b9a      	ldr	r3, [pc, #616]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	061b      	lsls	r3, r3, #24
 80025de:	4997      	ldr	r1, [pc, #604]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	604b      	str	r3, [r1, #4]
 80025e4:	e018      	b.n	8002618 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e6:	4b95      	ldr	r3, [pc, #596]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a94      	ldr	r2, [pc, #592]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80025ec:	f023 0301 	bic.w	r3, r3, #1
 80025f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f2:	f7fe fd9f 	bl	8001134 <HAL_GetTick>
 80025f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fa:	f7fe fd9b 	bl	8001134 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e2ed      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800260c:	4b8b      	ldr	r3, [pc, #556]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1f0      	bne.n	80025fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0310 	and.w	r3, r3, #16
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 80a9 	beq.w	8002778 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002626:	4b85      	ldr	r3, [pc, #532]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800262e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002630:	4b82      	ldr	r3, [pc, #520]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002634:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	2b08      	cmp	r3, #8
 800263a:	d007      	beq.n	800264c <HAL_RCC_OscConfig+0x308>
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	2b18      	cmp	r3, #24
 8002640:	d13a      	bne.n	80026b8 <HAL_RCC_OscConfig+0x374>
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	2b01      	cmp	r3, #1
 800264a:	d135      	bne.n	80026b8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800264c:	4b7b      	ldr	r3, [pc, #492]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002654:	2b00      	cmp	r3, #0
 8002656:	d005      	beq.n	8002664 <HAL_RCC_OscConfig+0x320>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	69db      	ldr	r3, [r3, #28]
 800265c:	2b80      	cmp	r3, #128	@ 0x80
 800265e:	d001      	beq.n	8002664 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e2c1      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002664:	f7fe fd72 	bl	800114c <HAL_GetREVID>
 8002668:	4603      	mov	r3, r0
 800266a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800266e:	4293      	cmp	r3, r2
 8002670:	d817      	bhi.n	80026a2 <HAL_RCC_OscConfig+0x35e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	2b20      	cmp	r3, #32
 8002678:	d108      	bne.n	800268c <HAL_RCC_OscConfig+0x348>
 800267a:	4b70      	ldr	r3, [pc, #448]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002682:	4a6e      	ldr	r2, [pc, #440]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002684:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002688:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800268a:	e075      	b.n	8002778 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800268c:	4b6b      	ldr	r3, [pc, #428]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	069b      	lsls	r3, r3, #26
 800269a:	4968      	ldr	r1, [pc, #416]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800269c:	4313      	orrs	r3, r2
 800269e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026a0:	e06a      	b.n	8002778 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026a2:	4b66      	ldr	r3, [pc, #408]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	061b      	lsls	r3, r3, #24
 80026b0:	4962      	ldr	r1, [pc, #392]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026b6:	e05f      	b.n	8002778 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d042      	beq.n	8002746 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80026c0:	4b5e      	ldr	r3, [pc, #376]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a5d      	ldr	r2, [pc, #372]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80026c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026cc:	f7fe fd32 	bl	8001134 <HAL_GetTick>
 80026d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80026d4:	f7fe fd2e 	bl	8001134 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e280      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026e6:	4b55      	ldr	r3, [pc, #340]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0f0      	beq.n	80026d4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026f2:	f7fe fd2b 	bl	800114c <HAL_GetREVID>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d817      	bhi.n	8002730 <HAL_RCC_OscConfig+0x3ec>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	2b20      	cmp	r3, #32
 8002706:	d108      	bne.n	800271a <HAL_RCC_OscConfig+0x3d6>
 8002708:	4b4c      	ldr	r3, [pc, #304]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002710:	4a4a      	ldr	r2, [pc, #296]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002712:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002716:	6053      	str	r3, [r2, #4]
 8002718:	e02e      	b.n	8002778 <HAL_RCC_OscConfig+0x434>
 800271a:	4b48      	ldr	r3, [pc, #288]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a1b      	ldr	r3, [r3, #32]
 8002726:	069b      	lsls	r3, r3, #26
 8002728:	4944      	ldr	r1, [pc, #272]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800272a:	4313      	orrs	r3, r2
 800272c:	604b      	str	r3, [r1, #4]
 800272e:	e023      	b.n	8002778 <HAL_RCC_OscConfig+0x434>
 8002730:	4b42      	ldr	r3, [pc, #264]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	061b      	lsls	r3, r3, #24
 800273e:	493f      	ldr	r1, [pc, #252]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002740:	4313      	orrs	r3, r2
 8002742:	60cb      	str	r3, [r1, #12]
 8002744:	e018      	b.n	8002778 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002746:	4b3d      	ldr	r3, [pc, #244]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a3c      	ldr	r2, [pc, #240]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800274c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002750:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002752:	f7fe fcef 	bl	8001134 <HAL_GetTick>
 8002756:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800275a:	f7fe fceb 	bl	8001134 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e23d      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800276c:	4b33      	ldr	r3, [pc, #204]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1f0      	bne.n	800275a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d036      	beq.n	80027f2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d019      	beq.n	80027c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800278c:	4b2b      	ldr	r3, [pc, #172]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800278e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002790:	4a2a      	ldr	r2, [pc, #168]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002792:	f043 0301 	orr.w	r3, r3, #1
 8002796:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002798:	f7fe fccc 	bl	8001134 <HAL_GetTick>
 800279c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027a0:	f7fe fcc8 	bl	8001134 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e21a      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80027b2:	4b22      	ldr	r3, [pc, #136]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80027b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0f0      	beq.n	80027a0 <HAL_RCC_OscConfig+0x45c>
 80027be:	e018      	b.n	80027f2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027c0:	4b1e      	ldr	r3, [pc, #120]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80027c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027c4:	4a1d      	ldr	r2, [pc, #116]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80027c6:	f023 0301 	bic.w	r3, r3, #1
 80027ca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7fe fcb2 	bl	8001134 <HAL_GetTick>
 80027d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d4:	f7fe fcae 	bl	8001134 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e200      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027e6:	4b15      	ldr	r3, [pc, #84]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 80027e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0320 	and.w	r3, r3, #32
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d039      	beq.n	8002872 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d01c      	beq.n	8002840 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002806:	4b0d      	ldr	r3, [pc, #52]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a0c      	ldr	r2, [pc, #48]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800280c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002810:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002812:	f7fe fc8f 	bl	8001134 <HAL_GetTick>
 8002816:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800281a:	f7fe fc8b 	bl	8001134 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e1dd      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800282c:	4b03      	ldr	r3, [pc, #12]	@ (800283c <HAL_RCC_OscConfig+0x4f8>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0f0      	beq.n	800281a <HAL_RCC_OscConfig+0x4d6>
 8002838:	e01b      	b.n	8002872 <HAL_RCC_OscConfig+0x52e>
 800283a:	bf00      	nop
 800283c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002840:	4b9b      	ldr	r3, [pc, #620]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a9a      	ldr	r2, [pc, #616]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002846:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800284a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800284c:	f7fe fc72 	bl	8001134 <HAL_GetTick>
 8002850:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002854:	f7fe fc6e 	bl	8001134 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e1c0      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002866:	4b92      	ldr	r3, [pc, #584]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f0      	bne.n	8002854 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0304 	and.w	r3, r3, #4
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 8081 	beq.w	8002982 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002880:	4b8c      	ldr	r3, [pc, #560]	@ (8002ab4 <HAL_RCC_OscConfig+0x770>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a8b      	ldr	r2, [pc, #556]	@ (8002ab4 <HAL_RCC_OscConfig+0x770>)
 8002886:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800288a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800288c:	f7fe fc52 	bl	8001134 <HAL_GetTick>
 8002890:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002894:	f7fe fc4e 	bl	8001134 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	@ 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e1a0      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028a6:	4b83      	ldr	r3, [pc, #524]	@ (8002ab4 <HAL_RCC_OscConfig+0x770>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d0f0      	beq.n	8002894 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d106      	bne.n	80028c8 <HAL_RCC_OscConfig+0x584>
 80028ba:	4b7d      	ldr	r3, [pc, #500]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028be:	4a7c      	ldr	r2, [pc, #496]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c6:	e02d      	b.n	8002924 <HAL_RCC_OscConfig+0x5e0>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10c      	bne.n	80028ea <HAL_RCC_OscConfig+0x5a6>
 80028d0:	4b77      	ldr	r3, [pc, #476]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d4:	4a76      	ldr	r2, [pc, #472]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028d6:	f023 0301 	bic.w	r3, r3, #1
 80028da:	6713      	str	r3, [r2, #112]	@ 0x70
 80028dc:	4b74      	ldr	r3, [pc, #464]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e0:	4a73      	ldr	r2, [pc, #460]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028e2:	f023 0304 	bic.w	r3, r3, #4
 80028e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e8:	e01c      	b.n	8002924 <HAL_RCC_OscConfig+0x5e0>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b05      	cmp	r3, #5
 80028f0:	d10c      	bne.n	800290c <HAL_RCC_OscConfig+0x5c8>
 80028f2:	4b6f      	ldr	r3, [pc, #444]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f6:	4a6e      	ldr	r2, [pc, #440]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80028f8:	f043 0304 	orr.w	r3, r3, #4
 80028fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80028fe:	4b6c      	ldr	r3, [pc, #432]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002902:	4a6b      	ldr	r2, [pc, #428]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	6713      	str	r3, [r2, #112]	@ 0x70
 800290a:	e00b      	b.n	8002924 <HAL_RCC_OscConfig+0x5e0>
 800290c:	4b68      	ldr	r3, [pc, #416]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 800290e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002910:	4a67      	ldr	r2, [pc, #412]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002912:	f023 0301 	bic.w	r3, r3, #1
 8002916:	6713      	str	r3, [r2, #112]	@ 0x70
 8002918:	4b65      	ldr	r3, [pc, #404]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 800291a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800291c:	4a64      	ldr	r2, [pc, #400]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 800291e:	f023 0304 	bic.w	r3, r3, #4
 8002922:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d015      	beq.n	8002958 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800292c:	f7fe fc02 	bl	8001134 <HAL_GetTick>
 8002930:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002932:	e00a      	b.n	800294a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002934:	f7fe fbfe 	bl	8001134 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002942:	4293      	cmp	r3, r2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e14e      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800294a:	4b59      	ldr	r3, [pc, #356]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 800294c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0ee      	beq.n	8002934 <HAL_RCC_OscConfig+0x5f0>
 8002956:	e014      	b.n	8002982 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002958:	f7fe fbec 	bl	8001134 <HAL_GetTick>
 800295c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800295e:	e00a      	b.n	8002976 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002960:	f7fe fbe8 	bl	8001134 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296e:	4293      	cmp	r3, r2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e138      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002976:	4b4e      	ldr	r3, [pc, #312]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1ee      	bne.n	8002960 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002986:	2b00      	cmp	r3, #0
 8002988:	f000 812d 	beq.w	8002be6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800298c:	4b48      	ldr	r3, [pc, #288]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002994:	2b18      	cmp	r3, #24
 8002996:	f000 80bd 	beq.w	8002b14 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	2b02      	cmp	r3, #2
 80029a0:	f040 809e 	bne.w	8002ae0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a4:	4b42      	ldr	r3, [pc, #264]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a41      	ldr	r2, [pc, #260]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80029aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b0:	f7fe fbc0 	bl	8001134 <HAL_GetTick>
 80029b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b8:	f7fe fbbc 	bl	8001134 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e10e      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029ca:	4b39      	ldr	r3, [pc, #228]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1f0      	bne.n	80029b8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d6:	4b36      	ldr	r3, [pc, #216]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80029d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029da:	4b37      	ldr	r3, [pc, #220]	@ (8002ab8 <HAL_RCC_OscConfig+0x774>)
 80029dc:	4013      	ands	r3, r2
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80029e6:	0112      	lsls	r2, r2, #4
 80029e8:	430a      	orrs	r2, r1
 80029ea:	4931      	ldr	r1, [pc, #196]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f4:	3b01      	subs	r3, #1
 80029f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029fe:	3b01      	subs	r3, #1
 8002a00:	025b      	lsls	r3, r3, #9
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	431a      	orrs	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	041b      	lsls	r3, r3, #16
 8002a0e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	061b      	lsls	r3, r3, #24
 8002a1c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002a20:	4923      	ldr	r1, [pc, #140]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002a26:	4b22      	ldr	r3, [pc, #136]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2a:	4a21      	ldr	r2, [pc, #132]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a2c:	f023 0301 	bic.w	r3, r3, #1
 8002a30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a32:	4b1f      	ldr	r3, [pc, #124]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a36:	4b21      	ldr	r3, [pc, #132]	@ (8002abc <HAL_RCC_OscConfig+0x778>)
 8002a38:	4013      	ands	r3, r2
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a3e:	00d2      	lsls	r2, r2, #3
 8002a40:	491b      	ldr	r1, [pc, #108]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002a46:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4a:	f023 020c 	bic.w	r2, r3, #12
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	4917      	ldr	r1, [pc, #92]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002a58:	4b15      	ldr	r3, [pc, #84]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a5c:	f023 0202 	bic.w	r2, r3, #2
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a64:	4912      	ldr	r1, [pc, #72]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a6a:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6e:	4a10      	ldr	r2, [pc, #64]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a76:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002a82:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a86:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002a8e:	4b08      	ldr	r3, [pc, #32]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a92:	4a07      	ldr	r2, [pc, #28]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a9a:	4b05      	ldr	r3, [pc, #20]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a04      	ldr	r2, [pc, #16]	@ (8002ab0 <HAL_RCC_OscConfig+0x76c>)
 8002aa0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa6:	f7fe fb45 	bl	8001134 <HAL_GetTick>
 8002aaa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002aac:	e011      	b.n	8002ad2 <HAL_RCC_OscConfig+0x78e>
 8002aae:	bf00      	nop
 8002ab0:	58024400 	.word	0x58024400
 8002ab4:	58024800 	.word	0x58024800
 8002ab8:	fffffc0c 	.word	0xfffffc0c
 8002abc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac0:	f7fe fb38 	bl	8001134 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e08a      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ad2:	4b47      	ldr	r3, [pc, #284]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f0      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x77c>
 8002ade:	e082      	b.n	8002be6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ae0:	4b43      	ldr	r3, [pc, #268]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a42      	ldr	r2, [pc, #264]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002ae6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002aea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aec:	f7fe fb22 	bl	8001134 <HAL_GetTick>
 8002af0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af4:	f7fe fb1e 	bl	8001134 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e070      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b06:	4b3a      	ldr	r3, [pc, #232]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0x7b0>
 8002b12:	e068      	b.n	8002be6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b14:	4b36      	ldr	r3, [pc, #216]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b18:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b1a:	4b35      	ldr	r3, [pc, #212]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d031      	beq.n	8002b8c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	f003 0203 	and.w	r2, r3, #3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d12a      	bne.n	8002b8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	091b      	lsrs	r3, r3, #4
 8002b3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d122      	bne.n	8002b8c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b50:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d11a      	bne.n	8002b8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	0a5b      	lsrs	r3, r3, #9
 8002b5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b62:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d111      	bne.n	8002b8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	0c1b      	lsrs	r3, r3, #16
 8002b6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b74:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d108      	bne.n	8002b8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	0e1b      	lsrs	r3, r3, #24
 8002b7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b86:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d001      	beq.n	8002b90 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e02b      	b.n	8002be8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002b90:	4b17      	ldr	r3, [pc, #92]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b94:	08db      	lsrs	r3, r3, #3
 8002b96:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b9a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d01f      	beq.n	8002be6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002ba6:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002baa:	4a11      	ldr	r2, [pc, #68]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002bac:	f023 0301 	bic.w	r3, r3, #1
 8002bb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002bb2:	f7fe fabf 	bl	8001134 <HAL_GetTick>
 8002bb6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002bb8:	bf00      	nop
 8002bba:	f7fe fabb 	bl	8001134 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d0f9      	beq.n	8002bba <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bca:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf4 <HAL_RCC_OscConfig+0x8b0>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bd2:	00d2      	lsls	r2, r2, #3
 8002bd4:	4906      	ldr	r1, [pc, #24]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002bda:	4b05      	ldr	r3, [pc, #20]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bde:	4a04      	ldr	r2, [pc, #16]	@ (8002bf0 <HAL_RCC_OscConfig+0x8ac>)
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3730      	adds	r7, #48	@ 0x30
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	58024400 	.word	0x58024400
 8002bf4:	ffff0007 	.word	0xffff0007

08002bf8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e19c      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c0c:	4b8a      	ldr	r3, [pc, #552]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 030f 	and.w	r3, r3, #15
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d910      	bls.n	8002c3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1a:	4b87      	ldr	r3, [pc, #540]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f023 020f 	bic.w	r2, r3, #15
 8002c22:	4985      	ldr	r1, [pc, #532]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c2a:	4b83      	ldr	r3, [pc, #524]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 030f 	and.w	r3, r3, #15
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d001      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e184      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d010      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691a      	ldr	r2, [r3, #16]
 8002c4c:	4b7b      	ldr	r3, [pc, #492]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d908      	bls.n	8002c6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c58:	4b78      	ldr	r3, [pc, #480]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	4975      	ldr	r1, [pc, #468]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d010      	beq.n	8002c98 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695a      	ldr	r2, [r3, #20]
 8002c7a:	4b70      	ldr	r3, [pc, #448]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d908      	bls.n	8002c98 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c86:	4b6d      	ldr	r3, [pc, #436]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	496a      	ldr	r1, [pc, #424]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0310 	and.w	r3, r3, #16
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d010      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699a      	ldr	r2, [r3, #24]
 8002ca8:	4b64      	ldr	r3, [pc, #400]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d908      	bls.n	8002cc6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002cb4:	4b61      	ldr	r3, [pc, #388]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	495e      	ldr	r1, [pc, #376]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0320 	and.w	r3, r3, #32
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d010      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69da      	ldr	r2, [r3, #28]
 8002cd6:	4b59      	ldr	r3, [pc, #356]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
 8002cda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d908      	bls.n	8002cf4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ce2:	4b56      	ldr	r3, [pc, #344]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	4953      	ldr	r1, [pc, #332]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d010      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	4b4d      	ldr	r3, [pc, #308]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	f003 030f 	and.w	r3, r3, #15
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d908      	bls.n	8002d22 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d10:	4b4a      	ldr	r3, [pc, #296]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	f023 020f 	bic.w	r2, r3, #15
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	4947      	ldr	r1, [pc, #284]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d055      	beq.n	8002dda <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002d2e:	4b43      	ldr	r3, [pc, #268]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	4940      	ldr	r1, [pc, #256]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d107      	bne.n	8002d58 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002d48:	4b3c      	ldr	r3, [pc, #240]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d121      	bne.n	8002d98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e0f6      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b03      	cmp	r3, #3
 8002d5e:	d107      	bne.n	8002d70 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d60:	4b36      	ldr	r3, [pc, #216]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d115      	bne.n	8002d98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0ea      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d107      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d78:	4b30      	ldr	r3, [pc, #192]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d109      	bne.n	8002d98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0de      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d88:	4b2c      	ldr	r3, [pc, #176]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0304 	and.w	r3, r3, #4
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d101      	bne.n	8002d98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e0d6      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d98:	4b28      	ldr	r3, [pc, #160]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	f023 0207 	bic.w	r2, r3, #7
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	4925      	ldr	r1, [pc, #148]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002daa:	f7fe f9c3 	bl	8001134 <HAL_GetTick>
 8002dae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db0:	e00a      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002db2:	f7fe f9bf 	bl	8001134 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e0be      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d1eb      	bne.n	8002db2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d010      	beq.n	8002e08 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	4b14      	ldr	r3, [pc, #80]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	f003 030f 	and.w	r3, r3, #15
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d208      	bcs.n	8002e08 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df6:	4b11      	ldr	r3, [pc, #68]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	f023 020f 	bic.w	r2, r3, #15
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	490e      	ldr	r1, [pc, #56]	@ (8002e3c <HAL_RCC_ClockConfig+0x244>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e08:	4b0b      	ldr	r3, [pc, #44]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 030f 	and.w	r3, r3, #15
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d214      	bcs.n	8002e40 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e16:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f023 020f 	bic.w	r2, r3, #15
 8002e1e:	4906      	ldr	r1, [pc, #24]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e26:	4b04      	ldr	r3, [pc, #16]	@ (8002e38 <HAL_RCC_ClockConfig+0x240>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 030f 	and.w	r3, r3, #15
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d005      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e086      	b.n	8002f46 <HAL_RCC_ClockConfig+0x34e>
 8002e38:	52002000 	.word	0x52002000
 8002e3c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d010      	beq.n	8002e6e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691a      	ldr	r2, [r3, #16]
 8002e50:	4b3f      	ldr	r3, [pc, #252]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d208      	bcs.n	8002e6e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e5c:	4b3c      	ldr	r3, [pc, #240]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	4939      	ldr	r1, [pc, #228]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d010      	beq.n	8002e9c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	4b34      	ldr	r3, [pc, #208]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d208      	bcs.n	8002e9c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e8a:	4b31      	ldr	r3, [pc, #196]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	492e      	ldr	r1, [pc, #184]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0310 	and.w	r3, r3, #16
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d010      	beq.n	8002eca <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	699a      	ldr	r2, [r3, #24]
 8002eac:	4b28      	ldr	r3, [pc, #160]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d208      	bcs.n	8002eca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002eb8:	4b25      	ldr	r3, [pc, #148]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	4922      	ldr	r1, [pc, #136]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0320 	and.w	r3, r3, #32
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d010      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69da      	ldr	r2, [r3, #28]
 8002eda:	4b1d      	ldr	r3, [pc, #116]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d208      	bcs.n	8002ef8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	4917      	ldr	r1, [pc, #92]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ef8:	f000 f834 	bl	8002f64 <HAL_RCC_GetSysClockFreq>
 8002efc:	4602      	mov	r2, r0
 8002efe:	4b14      	ldr	r3, [pc, #80]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	0a1b      	lsrs	r3, r3, #8
 8002f04:	f003 030f 	and.w	r3, r3, #15
 8002f08:	4912      	ldr	r1, [pc, #72]	@ (8002f54 <HAL_RCC_ClockConfig+0x35c>)
 8002f0a:	5ccb      	ldrb	r3, [r1, r3]
 8002f0c:	f003 031f 	and.w	r3, r3, #31
 8002f10:	fa22 f303 	lsr.w	r3, r2, r3
 8002f14:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f16:	4b0e      	ldr	r3, [pc, #56]	@ (8002f50 <HAL_RCC_ClockConfig+0x358>)
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	f003 030f 	and.w	r3, r3, #15
 8002f1e:	4a0d      	ldr	r2, [pc, #52]	@ (8002f54 <HAL_RCC_ClockConfig+0x35c>)
 8002f20:	5cd3      	ldrb	r3, [r2, r3]
 8002f22:	f003 031f 	and.w	r3, r3, #31
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <HAL_RCC_ClockConfig+0x360>)
 8002f2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f30:	4a0a      	ldr	r2, [pc, #40]	@ (8002f5c <HAL_RCC_ClockConfig+0x364>)
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002f36:	4b0a      	ldr	r3, [pc, #40]	@ (8002f60 <HAL_RCC_ClockConfig+0x368>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe f8b0 	bl	80010a0 <HAL_InitTick>
 8002f40:	4603      	mov	r3, r0
 8002f42:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3718      	adds	r7, #24
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	58024400 	.word	0x58024400
 8002f54:	08007eb4 	.word	0x08007eb4
 8002f58:	2400003c 	.word	0x2400003c
 8002f5c:	24000038 	.word	0x24000038
 8002f60:	24000040 	.word	0x24000040

08002f64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	@ 0x24
 8002f68:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f6a:	4bb3      	ldr	r3, [pc, #716]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f72:	2b18      	cmp	r3, #24
 8002f74:	f200 8155 	bhi.w	8003222 <HAL_RCC_GetSysClockFreq+0x2be>
 8002f78:	a201      	add	r2, pc, #4	@ (adr r2, 8002f80 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7e:	bf00      	nop
 8002f80:	08002fe5 	.word	0x08002fe5
 8002f84:	08003223 	.word	0x08003223
 8002f88:	08003223 	.word	0x08003223
 8002f8c:	08003223 	.word	0x08003223
 8002f90:	08003223 	.word	0x08003223
 8002f94:	08003223 	.word	0x08003223
 8002f98:	08003223 	.word	0x08003223
 8002f9c:	08003223 	.word	0x08003223
 8002fa0:	0800300b 	.word	0x0800300b
 8002fa4:	08003223 	.word	0x08003223
 8002fa8:	08003223 	.word	0x08003223
 8002fac:	08003223 	.word	0x08003223
 8002fb0:	08003223 	.word	0x08003223
 8002fb4:	08003223 	.word	0x08003223
 8002fb8:	08003223 	.word	0x08003223
 8002fbc:	08003223 	.word	0x08003223
 8002fc0:	08003011 	.word	0x08003011
 8002fc4:	08003223 	.word	0x08003223
 8002fc8:	08003223 	.word	0x08003223
 8002fcc:	08003223 	.word	0x08003223
 8002fd0:	08003223 	.word	0x08003223
 8002fd4:	08003223 	.word	0x08003223
 8002fd8:	08003223 	.word	0x08003223
 8002fdc:	08003223 	.word	0x08003223
 8002fe0:	08003017 	.word	0x08003017
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fe4:	4b94      	ldr	r3, [pc, #592]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0320 	and.w	r3, r3, #32
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d009      	beq.n	8003004 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ff0:	4b91      	ldr	r3, [pc, #580]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	08db      	lsrs	r3, r3, #3
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	4a90      	ldr	r2, [pc, #576]	@ (800323c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8003000:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003002:	e111      	b.n	8003228 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003004:	4b8d      	ldr	r3, [pc, #564]	@ (800323c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003006:	61bb      	str	r3, [r7, #24]
      break;
 8003008:	e10e      	b.n	8003228 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800300a:	4b8d      	ldr	r3, [pc, #564]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800300c:	61bb      	str	r3, [r7, #24]
      break;
 800300e:	e10b      	b.n	8003228 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003010:	4b8c      	ldr	r3, [pc, #560]	@ (8003244 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003012:	61bb      	str	r3, [r7, #24]
      break;
 8003014:	e108      	b.n	8003228 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003016:	4b88      	ldr	r3, [pc, #544]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003020:	4b85      	ldr	r3, [pc, #532]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003024:	091b      	lsrs	r3, r3, #4
 8003026:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800302a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800302c:	4b82      	ldr	r3, [pc, #520]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800302e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003036:	4b80      	ldr	r3, [pc, #512]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800303a:	08db      	lsrs	r3, r3, #3
 800303c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	fb02 f303 	mul.w	r3, r2, r3
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 80e1 	beq.w	800321c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	2b02      	cmp	r3, #2
 800305e:	f000 8083 	beq.w	8003168 <HAL_RCC_GetSysClockFreq+0x204>
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2b02      	cmp	r3, #2
 8003066:	f200 80a1 	bhi.w	80031ac <HAL_RCC_GetSysClockFreq+0x248>
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_RCC_GetSysClockFreq+0x114>
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d056      	beq.n	8003124 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003076:	e099      	b.n	80031ac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003078:	4b6f      	ldr	r3, [pc, #444]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0320 	and.w	r3, r3, #32
 8003080:	2b00      	cmp	r3, #0
 8003082:	d02d      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003084:	4b6c      	ldr	r3, [pc, #432]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	08db      	lsrs	r3, r3, #3
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	4a6b      	ldr	r2, [pc, #428]	@ (800323c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003090:	fa22 f303 	lsr.w	r3, r2, r3
 8003094:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	ee07 3a90 	vmov	s15, r3
 800309c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	ee07 3a90 	vmov	s15, r3
 80030a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030ae:	4b62      	ldr	r3, [pc, #392]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b6:	ee07 3a90 	vmov	s15, r3
 80030ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030be:	ed97 6a02 	vldr	s12, [r7, #8]
 80030c2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003248 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030da:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80030de:	e087      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	ee07 3a90 	vmov	s15, r3
 80030e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800324c <HAL_RCC_GetSysClockFreq+0x2e8>
 80030ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030f2:	4b51      	ldr	r3, [pc, #324]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030fa:	ee07 3a90 	vmov	s15, r3
 80030fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003102:	ed97 6a02 	vldr	s12, [r7, #8]
 8003106:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003248 <HAL_RCC_GetSysClockFreq+0x2e4>
 800310a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800310e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003112:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800311a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003122:	e065      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800312e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003250 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003136:	4b40      	ldr	r3, [pc, #256]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800313e:	ee07 3a90 	vmov	s15, r3
 8003142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003146:	ed97 6a02 	vldr	s12, [r7, #8]
 800314a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003248 <HAL_RCC_GetSysClockFreq+0x2e4>
 800314e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003156:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800315a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800315e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003162:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003166:	e043      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	ee07 3a90 	vmov	s15, r3
 800316e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003172:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003254 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800317a:	4b2f      	ldr	r3, [pc, #188]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800317c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003182:	ee07 3a90 	vmov	s15, r3
 8003186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800318a:	ed97 6a02 	vldr	s12, [r7, #8]
 800318e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003248 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800319a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800319e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031aa:	e021      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	ee07 3a90 	vmov	s15, r3
 80031b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003250 <HAL_RCC_GetSysClockFreq+0x2ec>
 80031ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031be:	4b1e      	ldr	r3, [pc, #120]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c6:	ee07 3a90 	vmov	s15, r3
 80031ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80031d2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003248 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031ee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80031f0:	4b11      	ldr	r3, [pc, #68]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f4:	0a5b      	lsrs	r3, r3, #9
 80031f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031fa:	3301      	adds	r3, #1
 80031fc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	ee07 3a90 	vmov	s15, r3
 8003204:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003208:	edd7 6a07 	vldr	s13, [r7, #28]
 800320c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003210:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003214:	ee17 3a90 	vmov	r3, s15
 8003218:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800321a:	e005      	b.n	8003228 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800321c:	2300      	movs	r3, #0
 800321e:	61bb      	str	r3, [r7, #24]
      break;
 8003220:	e002      	b.n	8003228 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003222:	4b07      	ldr	r3, [pc, #28]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003224:	61bb      	str	r3, [r7, #24]
      break;
 8003226:	bf00      	nop
  }

  return sysclockfreq;
 8003228:	69bb      	ldr	r3, [r7, #24]
}
 800322a:	4618      	mov	r0, r3
 800322c:	3724      	adds	r7, #36	@ 0x24
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	58024400 	.word	0x58024400
 800323c:	03d09000 	.word	0x03d09000
 8003240:	003d0900 	.word	0x003d0900
 8003244:	017d7840 	.word	0x017d7840
 8003248:	46000000 	.word	0x46000000
 800324c:	4c742400 	.word	0x4c742400
 8003250:	4a742400 	.word	0x4a742400
 8003254:	4bbebc20 	.word	0x4bbebc20

08003258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800325e:	f7ff fe81 	bl	8002f64 <HAL_RCC_GetSysClockFreq>
 8003262:	4602      	mov	r2, r0
 8003264:	4b10      	ldr	r3, [pc, #64]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003266:	699b      	ldr	r3, [r3, #24]
 8003268:	0a1b      	lsrs	r3, r3, #8
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	490f      	ldr	r1, [pc, #60]	@ (80032ac <HAL_RCC_GetHCLKFreq+0x54>)
 8003270:	5ccb      	ldrb	r3, [r1, r3]
 8003272:	f003 031f 	and.w	r3, r3, #31
 8003276:	fa22 f303 	lsr.w	r3, r2, r3
 800327a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800327c:	4b0a      	ldr	r3, [pc, #40]	@ (80032a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	f003 030f 	and.w	r3, r3, #15
 8003284:	4a09      	ldr	r2, [pc, #36]	@ (80032ac <HAL_RCC_GetHCLKFreq+0x54>)
 8003286:	5cd3      	ldrb	r3, [r2, r3]
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	fa22 f303 	lsr.w	r3, r2, r3
 8003292:	4a07      	ldr	r2, [pc, #28]	@ (80032b0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003294:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003296:	4a07      	ldr	r2, [pc, #28]	@ (80032b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800329c:	4b04      	ldr	r3, [pc, #16]	@ (80032b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800329e:	681b      	ldr	r3, [r3, #0]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	58024400 	.word	0x58024400
 80032ac:	08007eb4 	.word	0x08007eb4
 80032b0:	2400003c 	.word	0x2400003c
 80032b4:	24000038 	.word	0x24000038

080032b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80032bc:	f7ff ffcc 	bl	8003258 <HAL_RCC_GetHCLKFreq>
 80032c0:	4602      	mov	r2, r0
 80032c2:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	091b      	lsrs	r3, r3, #4
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	4904      	ldr	r1, [pc, #16]	@ (80032e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032ce:	5ccb      	ldrb	r3, [r1, r3]
 80032d0:	f003 031f 	and.w	r3, r3, #31
 80032d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80032d8:	4618      	mov	r0, r3
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	58024400 	.word	0x58024400
 80032e0:	08007eb4 	.word	0x08007eb4

080032e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80032e8:	f7ff ffb6 	bl	8003258 <HAL_RCC_GetHCLKFreq>
 80032ec:	4602      	mov	r2, r0
 80032ee:	4b06      	ldr	r3, [pc, #24]	@ (8003308 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	0a1b      	lsrs	r3, r3, #8
 80032f4:	f003 0307 	and.w	r3, r3, #7
 80032f8:	4904      	ldr	r1, [pc, #16]	@ (800330c <HAL_RCC_GetPCLK2Freq+0x28>)
 80032fa:	5ccb      	ldrb	r3, [r1, r3]
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003304:	4618      	mov	r0, r3
 8003306:	bd80      	pop	{r7, pc}
 8003308:	58024400 	.word	0x58024400
 800330c:	08007eb4 	.word	0x08007eb4

08003310 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003314:	b0ca      	sub	sp, #296	@ 0x128
 8003316:	af00      	add	r7, sp, #0
 8003318:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800331c:	2300      	movs	r3, #0
 800331e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003322:	2300      	movs	r3, #0
 8003324:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800332c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003330:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003334:	2500      	movs	r5, #0
 8003336:	ea54 0305 	orrs.w	r3, r4, r5
 800333a:	d049      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800333c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003340:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003342:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003346:	d02f      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003348:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800334c:	d828      	bhi.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800334e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003352:	d01a      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003354:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003358:	d822      	bhi.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800335e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003362:	d007      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003364:	e01c      	b.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003366:	4bb8      	ldr	r3, [pc, #736]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336a:	4ab7      	ldr	r2, [pc, #732]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800336c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003370:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003372:	e01a      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003378:	3308      	adds	r3, #8
 800337a:	2102      	movs	r1, #2
 800337c:	4618      	mov	r0, r3
 800337e:	f001 fc8f 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003382:	4603      	mov	r3, r0
 8003384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003388:	e00f      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800338a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800338e:	3328      	adds	r3, #40	@ 0x28
 8003390:	2102      	movs	r1, #2
 8003392:	4618      	mov	r0, r3
 8003394:	f001 fd36 	bl	8004e04 <RCCEx_PLL3_Config>
 8003398:	4603      	mov	r3, r0
 800339a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800339e:	e004      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033a6:	e000      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80033a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10a      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80033b2:	4ba5      	ldr	r3, [pc, #660]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80033ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033c0:	4aa1      	ldr	r2, [pc, #644]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033c2:	430b      	orrs	r3, r1
 80033c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80033c6:	e003      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80033dc:	f04f 0900 	mov.w	r9, #0
 80033e0:	ea58 0309 	orrs.w	r3, r8, r9
 80033e4:	d047      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80033e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d82a      	bhi.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80033f0:	a201      	add	r2, pc, #4	@ (adr r2, 80033f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80033f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f6:	bf00      	nop
 80033f8:	0800340d 	.word	0x0800340d
 80033fc:	0800341b 	.word	0x0800341b
 8003400:	08003431 	.word	0x08003431
 8003404:	0800344f 	.word	0x0800344f
 8003408:	0800344f 	.word	0x0800344f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800340c:	4b8e      	ldr	r3, [pc, #568]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800340e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003410:	4a8d      	ldr	r2, [pc, #564]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003412:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003416:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003418:	e01a      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800341a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800341e:	3308      	adds	r3, #8
 8003420:	2100      	movs	r1, #0
 8003422:	4618      	mov	r0, r3
 8003424:	f001 fc3c 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003428:	4603      	mov	r3, r0
 800342a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800342e:	e00f      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003434:	3328      	adds	r3, #40	@ 0x28
 8003436:	2100      	movs	r1, #0
 8003438:	4618      	mov	r0, r3
 800343a:	f001 fce3 	bl	8004e04 <RCCEx_PLL3_Config>
 800343e:	4603      	mov	r3, r0
 8003440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003444:	e004      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800344c:	e000      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800344e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003450:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10a      	bne.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003458:	4b7b      	ldr	r3, [pc, #492]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800345a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800345c:	f023 0107 	bic.w	r1, r3, #7
 8003460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003466:	4a78      	ldr	r2, [pc, #480]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003468:	430b      	orrs	r3, r1
 800346a:	6513      	str	r3, [r2, #80]	@ 0x50
 800346c:	e003      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800346e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003482:	f04f 0b00 	mov.w	fp, #0
 8003486:	ea5a 030b 	orrs.w	r3, sl, fp
 800348a:	d04c      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800348c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003492:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003496:	d030      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003498:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800349c:	d829      	bhi.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800349e:	2bc0      	cmp	r3, #192	@ 0xc0
 80034a0:	d02d      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80034a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80034a4:	d825      	bhi.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80034a6:	2b80      	cmp	r3, #128	@ 0x80
 80034a8:	d018      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80034aa:	2b80      	cmp	r3, #128	@ 0x80
 80034ac:	d821      	bhi.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d002      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80034b2:	2b40      	cmp	r3, #64	@ 0x40
 80034b4:	d007      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80034b6:	e01c      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034b8:	4b63      	ldr	r3, [pc, #396]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034bc:	4a62      	ldr	r2, [pc, #392]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80034c4:	e01c      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ca:	3308      	adds	r3, #8
 80034cc:	2100      	movs	r1, #0
 80034ce:	4618      	mov	r0, r3
 80034d0:	f001 fbe6 	bl	8004ca0 <RCCEx_PLL2_Config>
 80034d4:	4603      	mov	r3, r0
 80034d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80034da:	e011      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e0:	3328      	adds	r3, #40	@ 0x28
 80034e2:	2100      	movs	r1, #0
 80034e4:	4618      	mov	r0, r3
 80034e6:	f001 fc8d 	bl	8004e04 <RCCEx_PLL3_Config>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80034f0:	e006      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034f8:	e002      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80034fa:	bf00      	nop
 80034fc:	e000      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80034fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003500:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10a      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003508:	4b4f      	ldr	r3, [pc, #316]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800350a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800350c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003516:	4a4c      	ldr	r2, [pc, #304]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003518:	430b      	orrs	r3, r1
 800351a:	6513      	str	r3, [r2, #80]	@ 0x50
 800351c:	e003      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800351e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003522:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003532:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003536:	2300      	movs	r3, #0
 8003538:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800353c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003540:	460b      	mov	r3, r1
 8003542:	4313      	orrs	r3, r2
 8003544:	d053      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800354e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003552:	d035      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003554:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003558:	d82e      	bhi.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800355a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800355e:	d031      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003560:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003564:	d828      	bhi.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003566:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800356a:	d01a      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800356c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003570:	d822      	bhi.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003576:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800357a:	d007      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800357c:	e01c      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800357e:	4b32      	ldr	r3, [pc, #200]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003582:	4a31      	ldr	r2, [pc, #196]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003588:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800358a:	e01c      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800358c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003590:	3308      	adds	r3, #8
 8003592:	2100      	movs	r1, #0
 8003594:	4618      	mov	r0, r3
 8003596:	f001 fb83 	bl	8004ca0 <RCCEx_PLL2_Config>
 800359a:	4603      	mov	r3, r0
 800359c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80035a0:	e011      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a6:	3328      	adds	r3, #40	@ 0x28
 80035a8:	2100      	movs	r1, #0
 80035aa:	4618      	mov	r0, r3
 80035ac:	f001 fc2a 	bl	8004e04 <RCCEx_PLL3_Config>
 80035b0:	4603      	mov	r3, r0
 80035b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035b6:	e006      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035be:	e002      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80035c0:	bf00      	nop
 80035c2:	e000      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80035c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10b      	bne.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80035ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80035d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80035de:	4a1a      	ldr	r2, [pc, #104]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035e0:	430b      	orrs	r3, r1
 80035e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80035e4:	e003      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80035ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80035fa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80035fe:	2300      	movs	r3, #0
 8003600:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003604:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003608:	460b      	mov	r3, r1
 800360a:	4313      	orrs	r3, r2
 800360c:	d056      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800360e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003612:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003616:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800361a:	d038      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800361c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003620:	d831      	bhi.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003622:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003626:	d034      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003628:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800362c:	d82b      	bhi.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800362e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003632:	d01d      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003634:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003638:	d825      	bhi.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800363a:	2b00      	cmp	r3, #0
 800363c:	d006      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800363e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003642:	d00a      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003644:	e01f      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003646:	bf00      	nop
 8003648:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800364c:	4ba2      	ldr	r3, [pc, #648]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800364e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003650:	4aa1      	ldr	r2, [pc, #644]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003652:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003656:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003658:	e01c      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800365a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800365e:	3308      	adds	r3, #8
 8003660:	2100      	movs	r1, #0
 8003662:	4618      	mov	r0, r3
 8003664:	f001 fb1c 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003668:	4603      	mov	r3, r0
 800366a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800366e:	e011      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003674:	3328      	adds	r3, #40	@ 0x28
 8003676:	2100      	movs	r1, #0
 8003678:	4618      	mov	r0, r3
 800367a:	f001 fbc3 	bl	8004e04 <RCCEx_PLL3_Config>
 800367e:	4603      	mov	r3, r0
 8003680:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003684:	e006      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800368c:	e002      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800368e:	bf00      	nop
 8003690:	e000      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10b      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800369c:	4b8e      	ldr	r3, [pc, #568]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800369e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80036a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80036ac:	4a8a      	ldr	r2, [pc, #552]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036ae:	430b      	orrs	r3, r1
 80036b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80036b2:	e003      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80036bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80036c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80036cc:	2300      	movs	r3, #0
 80036ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80036d2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80036d6:	460b      	mov	r3, r1
 80036d8:	4313      	orrs	r3, r2
 80036da:	d03a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80036dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036e2:	2b30      	cmp	r3, #48	@ 0x30
 80036e4:	d01f      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80036e6:	2b30      	cmp	r3, #48	@ 0x30
 80036e8:	d819      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	d00c      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80036ee:	2b20      	cmp	r3, #32
 80036f0:	d815      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d019      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80036f6:	2b10      	cmp	r3, #16
 80036f8:	d111      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036fa:	4b77      	ldr	r3, [pc, #476]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fe:	4a76      	ldr	r2, [pc, #472]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003704:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003706:	e011      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370c:	3308      	adds	r3, #8
 800370e:	2102      	movs	r1, #2
 8003710:	4618      	mov	r0, r3
 8003712:	f001 fac5 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003716:	4603      	mov	r3, r0
 8003718:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800371c:	e006      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003724:	e002      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003726:	bf00      	nop
 8003728:	e000      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800372a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800372c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10a      	bne.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003734:	4b68      	ldr	r3, [pc, #416]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003736:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003738:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800373c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003742:	4a65      	ldr	r2, [pc, #404]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003744:	430b      	orrs	r3, r1
 8003746:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003748:	e003      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800374a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800374e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800375e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003762:	2300      	movs	r3, #0
 8003764:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003768:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800376c:	460b      	mov	r3, r1
 800376e:	4313      	orrs	r3, r2
 8003770:	d051      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003778:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800377c:	d035      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800377e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003782:	d82e      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003784:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003788:	d031      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800378a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800378e:	d828      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003790:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003794:	d01a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003796:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800379a:	d822      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80037a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037a4:	d007      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80037a6:	e01c      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037a8:	4b4b      	ldr	r3, [pc, #300]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ac:	4a4a      	ldr	r2, [pc, #296]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037b4:	e01c      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ba:	3308      	adds	r3, #8
 80037bc:	2100      	movs	r1, #0
 80037be:	4618      	mov	r0, r3
 80037c0:	f001 fa6e 	bl	8004ca0 <RCCEx_PLL2_Config>
 80037c4:	4603      	mov	r3, r0
 80037c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037ca:	e011      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d0:	3328      	adds	r3, #40	@ 0x28
 80037d2:	2100      	movs	r1, #0
 80037d4:	4618      	mov	r0, r3
 80037d6:	f001 fb15 	bl	8004e04 <RCCEx_PLL3_Config>
 80037da:	4603      	mov	r3, r0
 80037dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037e0:	e006      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037e8:	e002      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80037ea:	bf00      	nop
 80037ec:	e000      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80037ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80037f8:	4b37      	ldr	r3, [pc, #220]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037fc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003806:	4a34      	ldr	r2, [pc, #208]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003808:	430b      	orrs	r3, r1
 800380a:	6513      	str	r3, [r2, #80]	@ 0x50
 800380c:	e003      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800380e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003812:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003822:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003826:	2300      	movs	r3, #0
 8003828:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800382c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003830:	460b      	mov	r3, r1
 8003832:	4313      	orrs	r3, r2
 8003834:	d056      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800383a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800383c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003840:	d033      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003842:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003846:	d82c      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003848:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800384c:	d02f      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800384e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003852:	d826      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003854:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003858:	d02b      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800385a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800385e:	d820      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003860:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003864:	d012      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003866:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800386a:	d81a      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800386c:	2b00      	cmp	r3, #0
 800386e:	d022      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003874:	d115      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	3308      	adds	r3, #8
 800387c:	2101      	movs	r1, #1
 800387e:	4618      	mov	r0, r3
 8003880:	f001 fa0e 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003884:	4603      	mov	r3, r0
 8003886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800388a:	e015      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800388c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003890:	3328      	adds	r3, #40	@ 0x28
 8003892:	2101      	movs	r1, #1
 8003894:	4618      	mov	r0, r3
 8003896:	f001 fab5 	bl	8004e04 <RCCEx_PLL3_Config>
 800389a:	4603      	mov	r3, r0
 800389c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038a0:	e00a      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038a8:	e006      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038aa:	bf00      	nop
 80038ac:	e004      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038ae:	bf00      	nop
 80038b0:	e002      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038b2:	bf00      	nop
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10d      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80038c0:	4b05      	ldr	r3, [pc, #20]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038c4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80038c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038ce:	4a02      	ldr	r2, [pc, #8]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038d0:	430b      	orrs	r3, r1
 80038d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80038d4:	e006      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80038d6:	bf00      	nop
 80038d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80038e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ec:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80038f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80038f4:	2300      	movs	r3, #0
 80038f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80038fa:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80038fe:	460b      	mov	r3, r1
 8003900:	4313      	orrs	r3, r2
 8003902:	d055      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003908:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800390c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003910:	d033      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003912:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003916:	d82c      	bhi.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800391c:	d02f      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800391e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003922:	d826      	bhi.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003924:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003928:	d02b      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800392a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800392e:	d820      	bhi.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003930:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003934:	d012      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003936:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800393a:	d81a      	bhi.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800393c:	2b00      	cmp	r3, #0
 800393e:	d022      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003944:	d115      	bne.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800394a:	3308      	adds	r3, #8
 800394c:	2101      	movs	r1, #1
 800394e:	4618      	mov	r0, r3
 8003950:	f001 f9a6 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003954:	4603      	mov	r3, r0
 8003956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800395a:	e015      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800395c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003960:	3328      	adds	r3, #40	@ 0x28
 8003962:	2101      	movs	r1, #1
 8003964:	4618      	mov	r0, r3
 8003966:	f001 fa4d 	bl	8004e04 <RCCEx_PLL3_Config>
 800396a:	4603      	mov	r3, r0
 800396c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003970:	e00a      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003978:	e006      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800397a:	bf00      	nop
 800397c:	e004      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800397e:	bf00      	nop
 8003980:	e002      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003982:	bf00      	nop
 8003984:	e000      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003986:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003988:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10b      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003990:	4ba3      	ldr	r3, [pc, #652]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003994:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80039a0:	4a9f      	ldr	r2, [pc, #636]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039a2:	430b      	orrs	r3, r1
 80039a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80039a6:	e003      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80039bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80039c0:	2300      	movs	r3, #0
 80039c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80039c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80039ca:	460b      	mov	r3, r1
 80039cc:	4313      	orrs	r3, r2
 80039ce:	d037      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80039d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039da:	d00e      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80039dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039e0:	d816      	bhi.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d018      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80039e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ea:	d111      	bne.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039ec:	4b8c      	ldr	r3, [pc, #560]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f0:	4a8b      	ldr	r2, [pc, #556]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80039f8:	e00f      	b.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fe:	3308      	adds	r3, #8
 8003a00:	2101      	movs	r1, #1
 8003a02:	4618      	mov	r0, r3
 8003a04:	f001 f94c 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a0e:	e004      	b.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a16:	e000      	b.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003a18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10a      	bne.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a22:	4b7f      	ldr	r3, [pc, #508]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a26:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a30:	4a7b      	ldr	r2, [pc, #492]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a32:	430b      	orrs	r3, r1
 8003a34:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a36:	e003      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a48:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a50:	2300      	movs	r3, #0
 8003a52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003a56:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	d039      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a66:	2b03      	cmp	r3, #3
 8003a68:	d81c      	bhi.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a70 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a70:	08003aad 	.word	0x08003aad
 8003a74:	08003a81 	.word	0x08003a81
 8003a78:	08003a8f 	.word	0x08003a8f
 8003a7c:	08003aad 	.word	0x08003aad
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a80:	4b67      	ldr	r3, [pc, #412]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a84:	4a66      	ldr	r2, [pc, #408]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003a8c:	e00f      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a92:	3308      	adds	r3, #8
 8003a94:	2102      	movs	r1, #2
 8003a96:	4618      	mov	r0, r3
 8003a98:	f001 f902 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003aa2:	e004      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003aaa:	e000      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003aac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10a      	bne.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ab6:	4b5a      	ldr	r3, [pc, #360]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aba:	f023 0103 	bic.w	r1, r3, #3
 8003abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ac4:	4a56      	ldr	r2, [pc, #344]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ac6:	430b      	orrs	r3, r1
 8003ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aca:	e003      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003acc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003adc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003ae0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003aea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003aee:	460b      	mov	r3, r1
 8003af0:	4313      	orrs	r3, r2
 8003af2:	f000 809f 	beq.w	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003af6:	4b4b      	ldr	r3, [pc, #300]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a4a      	ldr	r2, [pc, #296]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b02:	f7fd fb17 	bl	8001134 <HAL_GetTick>
 8003b06:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b0a:	e00b      	b.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0c:	f7fd fb12 	bl	8001134 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b64      	cmp	r3, #100	@ 0x64
 8003b1a:	d903      	bls.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b22:	e005      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b24:	4b3f      	ldr	r3, [pc, #252]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0ed      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d179      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003b38:	4b39      	ldr	r3, [pc, #228]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b44:	4053      	eors	r3, r2
 8003b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d015      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b4e:	4b34      	ldr	r3, [pc, #208]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b56:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b5a:	4b31      	ldr	r3, [pc, #196]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b5e:	4a30      	ldr	r2, [pc, #192]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b64:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b66:	4b2e      	ldr	r3, [pc, #184]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6a:	4a2d      	ldr	r2, [pc, #180]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b70:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b72:	4a2b      	ldr	r2, [pc, #172]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b74:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003b78:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b86:	d118      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b88:	f7fd fad4 	bl	8001134 <HAL_GetTick>
 8003b8c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b90:	e00d      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b92:	f7fd facf 	bl	8001134 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b9c:	1ad2      	subs	r2, r2, r3
 8003b9e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d903      	bls.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003bac:	e005      	b.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bae:	4b1c      	ldr	r3, [pc, #112]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0eb      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003bba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d129      	bne.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003bca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bd2:	d10e      	bne.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003bd4:	4b12      	ldr	r3, [pc, #72]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003be4:	091a      	lsrs	r2, r3, #4
 8003be6:	4b10      	ldr	r3, [pc, #64]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003be8:	4013      	ands	r3, r2
 8003bea:	4a0d      	ldr	r2, [pc, #52]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bec:	430b      	orrs	r3, r1
 8003bee:	6113      	str	r3, [r2, #16]
 8003bf0:	e005      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bf8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003bfc:	6113      	str	r3, [r2, #16]
 8003bfe:	4b08      	ldr	r3, [pc, #32]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c00:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c0e:	4a04      	ldr	r2, [pc, #16]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c10:	430b      	orrs	r3, r1
 8003c12:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c14:	e00e      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003c1e:	e009      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003c20:	58024400 	.word	0x58024400
 8003c24:	58024800 	.word	0x58024800
 8003c28:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c3c:	f002 0301 	and.w	r3, r2, #1
 8003c40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c44:	2300      	movs	r3, #0
 8003c46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c4a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4313      	orrs	r3, r2
 8003c52:	f000 8089 	beq.w	8003d68 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c5c:	2b28      	cmp	r3, #40	@ 0x28
 8003c5e:	d86b      	bhi.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003c60:	a201      	add	r2, pc, #4	@ (adr r2, 8003c68 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c66:	bf00      	nop
 8003c68:	08003d41 	.word	0x08003d41
 8003c6c:	08003d39 	.word	0x08003d39
 8003c70:	08003d39 	.word	0x08003d39
 8003c74:	08003d39 	.word	0x08003d39
 8003c78:	08003d39 	.word	0x08003d39
 8003c7c:	08003d39 	.word	0x08003d39
 8003c80:	08003d39 	.word	0x08003d39
 8003c84:	08003d39 	.word	0x08003d39
 8003c88:	08003d0d 	.word	0x08003d0d
 8003c8c:	08003d39 	.word	0x08003d39
 8003c90:	08003d39 	.word	0x08003d39
 8003c94:	08003d39 	.word	0x08003d39
 8003c98:	08003d39 	.word	0x08003d39
 8003c9c:	08003d39 	.word	0x08003d39
 8003ca0:	08003d39 	.word	0x08003d39
 8003ca4:	08003d39 	.word	0x08003d39
 8003ca8:	08003d23 	.word	0x08003d23
 8003cac:	08003d39 	.word	0x08003d39
 8003cb0:	08003d39 	.word	0x08003d39
 8003cb4:	08003d39 	.word	0x08003d39
 8003cb8:	08003d39 	.word	0x08003d39
 8003cbc:	08003d39 	.word	0x08003d39
 8003cc0:	08003d39 	.word	0x08003d39
 8003cc4:	08003d39 	.word	0x08003d39
 8003cc8:	08003d41 	.word	0x08003d41
 8003ccc:	08003d39 	.word	0x08003d39
 8003cd0:	08003d39 	.word	0x08003d39
 8003cd4:	08003d39 	.word	0x08003d39
 8003cd8:	08003d39 	.word	0x08003d39
 8003cdc:	08003d39 	.word	0x08003d39
 8003ce0:	08003d39 	.word	0x08003d39
 8003ce4:	08003d39 	.word	0x08003d39
 8003ce8:	08003d41 	.word	0x08003d41
 8003cec:	08003d39 	.word	0x08003d39
 8003cf0:	08003d39 	.word	0x08003d39
 8003cf4:	08003d39 	.word	0x08003d39
 8003cf8:	08003d39 	.word	0x08003d39
 8003cfc:	08003d39 	.word	0x08003d39
 8003d00:	08003d39 	.word	0x08003d39
 8003d04:	08003d39 	.word	0x08003d39
 8003d08:	08003d41 	.word	0x08003d41
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d10:	3308      	adds	r3, #8
 8003d12:	2101      	movs	r1, #1
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 ffc3 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d20:	e00f      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d26:	3328      	adds	r3, #40	@ 0x28
 8003d28:	2101      	movs	r1, #1
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f001 f86a 	bl	8004e04 <RCCEx_PLL3_Config>
 8003d30:	4603      	mov	r3, r0
 8003d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d36:	e004      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d3e:	e000      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10a      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003d4a:	4bbf      	ldr	r3, [pc, #764]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d58:	4abb      	ldr	r2, [pc, #748]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d5a:	430b      	orrs	r3, r1
 8003d5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d5e:	e003      	b.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	f002 0302 	and.w	r3, r2, #2
 8003d74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003d7e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003d82:	460b      	mov	r3, r1
 8003d84:	4313      	orrs	r3, r2
 8003d86:	d041      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d8e:	2b05      	cmp	r3, #5
 8003d90:	d824      	bhi.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003d92:	a201      	add	r2, pc, #4	@ (adr r2, 8003d98 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d98:	08003de5 	.word	0x08003de5
 8003d9c:	08003db1 	.word	0x08003db1
 8003da0:	08003dc7 	.word	0x08003dc7
 8003da4:	08003de5 	.word	0x08003de5
 8003da8:	08003de5 	.word	0x08003de5
 8003dac:	08003de5 	.word	0x08003de5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db4:	3308      	adds	r3, #8
 8003db6:	2101      	movs	r1, #1
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 ff71 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003dc4:	e00f      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dca:	3328      	adds	r3, #40	@ 0x28
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f001 f818 	bl	8004e04 <RCCEx_PLL3_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003dda:	e004      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003de2:	e000      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10a      	bne.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003dee:	4b96      	ldr	r3, [pc, #600]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df2:	f023 0107 	bic.w	r1, r3, #7
 8003df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dfc:	4a92      	ldr	r2, [pc, #584]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dfe:	430b      	orrs	r3, r1
 8003e00:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e02:	e003      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	f002 0304 	and.w	r3, r2, #4
 8003e18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e22:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003e26:	460b      	mov	r3, r1
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	d044      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e34:	2b05      	cmp	r3, #5
 8003e36:	d825      	bhi.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003e38:	a201      	add	r2, pc, #4	@ (adr r2, 8003e40 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3e:	bf00      	nop
 8003e40:	08003e8d 	.word	0x08003e8d
 8003e44:	08003e59 	.word	0x08003e59
 8003e48:	08003e6f 	.word	0x08003e6f
 8003e4c:	08003e8d 	.word	0x08003e8d
 8003e50:	08003e8d 	.word	0x08003e8d
 8003e54:	08003e8d 	.word	0x08003e8d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5c:	3308      	adds	r3, #8
 8003e5e:	2101      	movs	r1, #1
 8003e60:	4618      	mov	r0, r3
 8003e62:	f000 ff1d 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e6c:	e00f      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e72:	3328      	adds	r3, #40	@ 0x28
 8003e74:	2101      	movs	r1, #1
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 ffc4 	bl	8004e04 <RCCEx_PLL3_Config>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e82:	e004      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e8a:	e000      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003e8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10b      	bne.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e96:	4b6c      	ldr	r3, [pc, #432]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e9a:	f023 0107 	bic.w	r1, r3, #7
 8003e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ea6:	4a68      	ldr	r2, [pc, #416]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ea8:	430b      	orrs	r3, r1
 8003eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003eac:	e003      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebe:	f002 0320 	and.w	r3, r2, #32
 8003ec2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ecc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	d055      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ede:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ee2:	d033      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003ee4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ee8:	d82c      	bhi.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eee:	d02f      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ef4:	d826      	bhi.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ef6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003efa:	d02b      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003efc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f00:	d820      	bhi.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f06:	d012      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003f08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f0c:	d81a      	bhi.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d022      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003f12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f16:	d115      	bne.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1c:	3308      	adds	r3, #8
 8003f1e:	2100      	movs	r1, #0
 8003f20:	4618      	mov	r0, r3
 8003f22:	f000 febd 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003f26:	4603      	mov	r3, r0
 8003f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f2c:	e015      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f32:	3328      	adds	r3, #40	@ 0x28
 8003f34:	2102      	movs	r1, #2
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 ff64 	bl	8004e04 <RCCEx_PLL3_Config>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f42:	e00a      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f4a:	e006      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f4c:	bf00      	nop
 8003f4e:	e004      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f50:	bf00      	nop
 8003f52:	e002      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f54:	bf00      	nop
 8003f56:	e000      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10b      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f62:	4b39      	ldr	r3, [pc, #228]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f66:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f72:	4a35      	ldr	r2, [pc, #212]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f74:	430b      	orrs	r3, r1
 8003f76:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f78:	e003      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f92:	2300      	movs	r3, #0
 8003f94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003f98:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	d058      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003faa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003fae:	d033      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003fb0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003fb4:	d82c      	bhi.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fba:	d02f      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fc0:	d826      	bhi.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003fc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fc6:	d02b      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003fc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fcc:	d820      	bhi.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003fce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fd2:	d012      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003fd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fd8:	d81a      	bhi.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d022      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe2:	d115      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe8:	3308      	adds	r3, #8
 8003fea:	2100      	movs	r1, #0
 8003fec:	4618      	mov	r0, r3
 8003fee:	f000 fe57 	bl	8004ca0 <RCCEx_PLL2_Config>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003ff8:	e015      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffe:	3328      	adds	r3, #40	@ 0x28
 8004000:	2102      	movs	r1, #2
 8004002:	4618      	mov	r0, r3
 8004004:	f000 fefe 	bl	8004e04 <RCCEx_PLL3_Config>
 8004008:	4603      	mov	r3, r0
 800400a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800400e:	e00a      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004016:	e006      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004018:	bf00      	nop
 800401a:	e004      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800401c:	bf00      	nop
 800401e:	e002      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004020:	bf00      	nop
 8004022:	e000      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004024:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10e      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800402e:	4b06      	ldr	r3, [pc, #24]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004032:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800403e:	4a02      	ldr	r2, [pc, #8]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004040:	430b      	orrs	r3, r1
 8004042:	6593      	str	r3, [r2, #88]	@ 0x58
 8004044:	e006      	b.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004046:	bf00      	nop
 8004048:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800404c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004050:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004060:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004064:	2300      	movs	r3, #0
 8004066:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800406a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800406e:	460b      	mov	r3, r1
 8004070:	4313      	orrs	r3, r2
 8004072:	d055      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004078:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800407c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004080:	d033      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004082:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004086:	d82c      	bhi.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004088:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800408c:	d02f      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800408e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004092:	d826      	bhi.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004094:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004098:	d02b      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800409a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800409e:	d820      	bhi.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80040a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040a4:	d012      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80040a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040aa:	d81a      	bhi.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d022      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80040b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040b4:	d115      	bne.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ba:	3308      	adds	r3, #8
 80040bc:	2100      	movs	r1, #0
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 fdee 	bl	8004ca0 <RCCEx_PLL2_Config>
 80040c4:	4603      	mov	r3, r0
 80040c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040ca:	e015      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d0:	3328      	adds	r3, #40	@ 0x28
 80040d2:	2102      	movs	r1, #2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 fe95 	bl	8004e04 <RCCEx_PLL3_Config>
 80040da:	4603      	mov	r3, r0
 80040dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040e0:	e00a      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040e8:	e006      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040ea:	bf00      	nop
 80040ec:	e004      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040ee:	bf00      	nop
 80040f0:	e002      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040f2:	bf00      	nop
 80040f4:	e000      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80040f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10b      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004100:	4ba1      	ldr	r3, [pc, #644]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004104:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004110:	4a9d      	ldr	r2, [pc, #628]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004112:	430b      	orrs	r3, r1
 8004114:	6593      	str	r3, [r2, #88]	@ 0x58
 8004116:	e003      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004118:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800411c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004128:	f002 0308 	and.w	r3, r2, #8
 800412c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004130:	2300      	movs	r3, #0
 8004132:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004136:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800413a:	460b      	mov	r3, r1
 800413c:	4313      	orrs	r3, r2
 800413e:	d01e      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004144:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800414c:	d10c      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800414e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004152:	3328      	adds	r3, #40	@ 0x28
 8004154:	2102      	movs	r1, #2
 8004156:	4618      	mov	r0, r3
 8004158:	f000 fe54 	bl	8004e04 <RCCEx_PLL3_Config>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d002      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004168:	4b87      	ldr	r3, [pc, #540]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800416a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004174:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004178:	4a83      	ldr	r2, [pc, #524]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800417a:	430b      	orrs	r3, r1
 800417c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004186:	f002 0310 	and.w	r3, r2, #16
 800418a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800418e:	2300      	movs	r3, #0
 8004190:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004194:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004198:	460b      	mov	r3, r1
 800419a:	4313      	orrs	r3, r2
 800419c:	d01e      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800419e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041aa:	d10c      	bne.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80041ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b0:	3328      	adds	r3, #40	@ 0x28
 80041b2:	2102      	movs	r1, #2
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 fe25 	bl	8004e04 <RCCEx_PLL3_Config>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d002      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041c6:	4b70      	ldr	r3, [pc, #448]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041d6:	4a6c      	ldr	r2, [pc, #432]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041d8:	430b      	orrs	r3, r1
 80041da:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80041e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041ec:	2300      	movs	r3, #0
 80041ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041f2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80041f6:	460b      	mov	r3, r1
 80041f8:	4313      	orrs	r3, r2
 80041fa:	d03e      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80041fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004200:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004204:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004208:	d022      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800420a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800420e:	d81b      	bhi.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004218:	d00b      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800421a:	e015      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800421c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004220:	3308      	adds	r3, #8
 8004222:	2100      	movs	r1, #0
 8004224:	4618      	mov	r0, r3
 8004226:	f000 fd3b 	bl	8004ca0 <RCCEx_PLL2_Config>
 800422a:	4603      	mov	r3, r0
 800422c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004230:	e00f      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004236:	3328      	adds	r3, #40	@ 0x28
 8004238:	2102      	movs	r1, #2
 800423a:	4618      	mov	r0, r3
 800423c:	f000 fde2 	bl	8004e04 <RCCEx_PLL3_Config>
 8004240:	4603      	mov	r3, r0
 8004242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004246:	e004      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800424e:	e000      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10b      	bne.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800425a:	4b4b      	ldr	r3, [pc, #300]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800425c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004266:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800426a:	4a47      	ldr	r2, [pc, #284]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800426c:	430b      	orrs	r3, r1
 800426e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004270:	e003      	b.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004276:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800427a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004282:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004286:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004288:	2300      	movs	r3, #0
 800428a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800428c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004290:	460b      	mov	r3, r1
 8004292:	4313      	orrs	r3, r2
 8004294:	d03b      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042a2:	d01f      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80042a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042a8:	d818      	bhi.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80042aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ae:	d003      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80042b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042b4:	d007      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80042b6:	e011      	b.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042b8:	4b33      	ldr	r3, [pc, #204]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042bc:	4a32      	ldr	r2, [pc, #200]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80042c4:	e00f      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	3328      	adds	r3, #40	@ 0x28
 80042cc:	2101      	movs	r1, #1
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 fd98 	bl	8004e04 <RCCEx_PLL3_Config>
 80042d4:	4603      	mov	r3, r0
 80042d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80042da:	e004      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042e2:	e000      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80042e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10b      	bne.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042ee:	4b26      	ldr	r3, [pc, #152]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80042f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042fe:	4a22      	ldr	r2, [pc, #136]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004300:	430b      	orrs	r3, r1
 8004302:	6553      	str	r3, [r2, #84]	@ 0x54
 8004304:	e003      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800430a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004316:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800431a:	673b      	str	r3, [r7, #112]	@ 0x70
 800431c:	2300      	movs	r3, #0
 800431e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004320:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004324:	460b      	mov	r3, r1
 8004326:	4313      	orrs	r3, r2
 8004328:	d034      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800432a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004330:	2b00      	cmp	r3, #0
 8004332:	d003      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004338:	d007      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800433a:	e011      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800433c:	4b12      	ldr	r3, [pc, #72]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800433e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004340:	4a11      	ldr	r2, [pc, #68]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004346:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004348:	e00e      	b.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800434a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434e:	3308      	adds	r3, #8
 8004350:	2102      	movs	r1, #2
 8004352:	4618      	mov	r0, r3
 8004354:	f000 fca4 	bl	8004ca0 <RCCEx_PLL2_Config>
 8004358:	4603      	mov	r3, r0
 800435a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800435e:	e003      	b.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004366:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800436c:	2b00      	cmp	r3, #0
 800436e:	d10d      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004370:	4b05      	ldr	r3, [pc, #20]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004374:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800437e:	4a02      	ldr	r2, [pc, #8]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004380:	430b      	orrs	r3, r1
 8004382:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004384:	e006      	b.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004386:	bf00      	nop
 8004388:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800438c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004390:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80043a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043a2:	2300      	movs	r3, #0
 80043a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043a6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80043aa:	460b      	mov	r3, r1
 80043ac:	4313      	orrs	r3, r2
 80043ae:	d00c      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	3328      	adds	r3, #40	@ 0x28
 80043b6:	2102      	movs	r1, #2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fd23 	bl	8004e04 <RCCEx_PLL3_Config>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d002      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80043d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80043d8:	2300      	movs	r3, #0
 80043da:	667b      	str	r3, [r7, #100]	@ 0x64
 80043dc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80043e0:	460b      	mov	r3, r1
 80043e2:	4313      	orrs	r3, r2
 80043e4:	d038      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043f2:	d018      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80043f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043f8:	d811      	bhi.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80043fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043fe:	d014      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004404:	d80b      	bhi.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004406:	2b00      	cmp	r3, #0
 8004408:	d011      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800440a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800440e:	d106      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004410:	4bc3      	ldr	r3, [pc, #780]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004414:	4ac2      	ldr	r2, [pc, #776]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800441a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800441c:	e008      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004424:	e004      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004426:	bf00      	nop
 8004428:	e002      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800442a:	bf00      	nop
 800442c:	e000      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800442e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10b      	bne.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004438:	4bb9      	ldr	r3, [pc, #740]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800443a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800443c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004448:	4ab5      	ldr	r2, [pc, #724]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800444a:	430b      	orrs	r3, r1
 800444c:	6553      	str	r3, [r2, #84]	@ 0x54
 800444e:	e003      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004450:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004454:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004460:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004464:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004466:	2300      	movs	r3, #0
 8004468:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800446a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800446e:	460b      	mov	r3, r1
 8004470:	4313      	orrs	r3, r2
 8004472:	d009      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004474:	4baa      	ldr	r3, [pc, #680]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004478:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004482:	4aa7      	ldr	r2, [pc, #668]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004484:	430b      	orrs	r3, r1
 8004486:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004490:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004494:	653b      	str	r3, [r7, #80]	@ 0x50
 8004496:	2300      	movs	r3, #0
 8004498:	657b      	str	r3, [r7, #84]	@ 0x54
 800449a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800449e:	460b      	mov	r3, r1
 80044a0:	4313      	orrs	r3, r2
 80044a2:	d00a      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80044a4:	4b9e      	ldr	r3, [pc, #632]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80044b4:	4a9a      	ldr	r2, [pc, #616]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044b6:	430b      	orrs	r3, r1
 80044b8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80044c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044c8:	2300      	movs	r3, #0
 80044ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044cc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80044d0:	460b      	mov	r3, r1
 80044d2:	4313      	orrs	r3, r2
 80044d4:	d009      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044d6:	4b92      	ldr	r3, [pc, #584]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044da:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e4:	4a8e      	ldr	r2, [pc, #568]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044e6:	430b      	orrs	r3, r1
 80044e8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80044ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80044f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80044f8:	2300      	movs	r3, #0
 80044fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80044fc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004500:	460b      	mov	r3, r1
 8004502:	4313      	orrs	r3, r2
 8004504:	d00e      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004506:	4b86      	ldr	r3, [pc, #536]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	4a85      	ldr	r2, [pc, #532]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800450c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004510:	6113      	str	r3, [r2, #16]
 8004512:	4b83      	ldr	r3, [pc, #524]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004514:	6919      	ldr	r1, [r3, #16]
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800451e:	4a80      	ldr	r2, [pc, #512]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004520:	430b      	orrs	r3, r1
 8004522:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004530:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004532:	2300      	movs	r3, #0
 8004534:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004536:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800453a:	460b      	mov	r3, r1
 800453c:	4313      	orrs	r3, r2
 800453e:	d009      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004540:	4b77      	ldr	r3, [pc, #476]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004544:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800454e:	4a74      	ldr	r2, [pc, #464]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004550:	430b      	orrs	r3, r1
 8004552:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004560:	633b      	str	r3, [r7, #48]	@ 0x30
 8004562:	2300      	movs	r3, #0
 8004564:	637b      	str	r3, [r7, #52]	@ 0x34
 8004566:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800456a:	460b      	mov	r3, r1
 800456c:	4313      	orrs	r3, r2
 800456e:	d00a      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004570:	4b6b      	ldr	r3, [pc, #428]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004574:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004580:	4a67      	ldr	r2, [pc, #412]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004582:	430b      	orrs	r3, r1
 8004584:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800458e:	2100      	movs	r1, #0
 8004590:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004598:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800459c:	460b      	mov	r3, r1
 800459e:	4313      	orrs	r3, r2
 80045a0:	d011      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a6:	3308      	adds	r3, #8
 80045a8:	2100      	movs	r1, #0
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 fb78 	bl	8004ca0 <RCCEx_PLL2_Config>
 80045b0:	4603      	mov	r3, r0
 80045b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80045b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ce:	2100      	movs	r1, #0
 80045d0:	6239      	str	r1, [r7, #32]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045d8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80045dc:	460b      	mov	r3, r1
 80045de:	4313      	orrs	r3, r2
 80045e0:	d011      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e6:	3308      	adds	r3, #8
 80045e8:	2101      	movs	r1, #1
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fb58 	bl	8004ca0 <RCCEx_PLL2_Config>
 80045f0:	4603      	mov	r3, r0
 80045f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80045f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004602:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460e:	2100      	movs	r1, #0
 8004610:	61b9      	str	r1, [r7, #24]
 8004612:	f003 0304 	and.w	r3, r3, #4
 8004616:	61fb      	str	r3, [r7, #28]
 8004618:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800461c:	460b      	mov	r3, r1
 800461e:	4313      	orrs	r3, r2
 8004620:	d011      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004626:	3308      	adds	r3, #8
 8004628:	2102      	movs	r1, #2
 800462a:	4618      	mov	r0, r3
 800462c:	f000 fb38 	bl	8004ca0 <RCCEx_PLL2_Config>
 8004630:	4603      	mov	r3, r0
 8004632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004636:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800463e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464e:	2100      	movs	r1, #0
 8004650:	6139      	str	r1, [r7, #16]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800465c:	460b      	mov	r3, r1
 800465e:	4313      	orrs	r3, r2
 8004660:	d011      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004666:	3328      	adds	r3, #40	@ 0x28
 8004668:	2100      	movs	r1, #0
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fbca 	bl	8004e04 <RCCEx_PLL3_Config>
 8004670:	4603      	mov	r3, r0
 8004672:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	2100      	movs	r1, #0
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	f003 0310 	and.w	r3, r3, #16
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800469c:	460b      	mov	r3, r1
 800469e:	4313      	orrs	r3, r2
 80046a0:	d011      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a6:	3328      	adds	r3, #40	@ 0x28
 80046a8:	2101      	movs	r1, #1
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fbaa 	bl	8004e04 <RCCEx_PLL3_Config>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80046c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ce:	2100      	movs	r1, #0
 80046d0:	6039      	str	r1, [r7, #0]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	607b      	str	r3, [r7, #4]
 80046d8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046dc:	460b      	mov	r3, r1
 80046de:	4313      	orrs	r3, r2
 80046e0:	d011      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e6:	3328      	adds	r3, #40	@ 0x28
 80046e8:	2102      	movs	r1, #2
 80046ea:	4618      	mov	r0, r3
 80046ec:	f000 fb8a 	bl	8004e04 <RCCEx_PLL3_Config>
 80046f0:	4603      	mov	r3, r0
 80046f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004702:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004706:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	e000      	b.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
}
 8004714:	4618      	mov	r0, r3
 8004716:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800471a:	46bd      	mov	sp, r7
 800471c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004720:	58024400 	.word	0x58024400

08004724 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004728:	f7fe fd96 	bl	8003258 <HAL_RCC_GetHCLKFreq>
 800472c:	4602      	mov	r2, r0
 800472e:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	4904      	ldr	r1, [pc, #16]	@ (800474c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800473a:	5ccb      	ldrb	r3, [r1, r3]
 800473c:	f003 031f 	and.w	r3, r3, #31
 8004740:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004744:	4618      	mov	r0, r3
 8004746:	bd80      	pop	{r7, pc}
 8004748:	58024400 	.word	0x58024400
 800474c:	08007eb4 	.word	0x08007eb4

08004750 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004750:	b480      	push	{r7}
 8004752:	b089      	sub	sp, #36	@ 0x24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004758:	4ba1      	ldr	r3, [pc, #644]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004762:	4b9f      	ldr	r3, [pc, #636]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004766:	0b1b      	lsrs	r3, r3, #12
 8004768:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800476c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800476e:	4b9c      	ldr	r3, [pc, #624]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004772:	091b      	lsrs	r3, r3, #4
 8004774:	f003 0301 	and.w	r3, r3, #1
 8004778:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800477a:	4b99      	ldr	r3, [pc, #612]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800477c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477e:	08db      	lsrs	r3, r3, #3
 8004780:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	fb02 f303 	mul.w	r3, r2, r3
 800478a:	ee07 3a90 	vmov	s15, r3
 800478e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004792:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	2b00      	cmp	r3, #0
 800479a:	f000 8111 	beq.w	80049c0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	f000 8083 	beq.w	80048ac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	f200 80a1 	bhi.w	80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d056      	beq.n	8004868 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80047ba:	e099      	b.n	80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047bc:	4b88      	ldr	r3, [pc, #544]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0320 	and.w	r3, r3, #32
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d02d      	beq.n	8004824 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047c8:	4b85      	ldr	r3, [pc, #532]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	08db      	lsrs	r3, r3, #3
 80047ce:	f003 0303 	and.w	r3, r3, #3
 80047d2:	4a84      	ldr	r2, [pc, #528]	@ (80049e4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80047d4:	fa22 f303 	lsr.w	r3, r2, r3
 80047d8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	ee07 3a90 	vmov	s15, r3
 80047e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	ee07 3a90 	vmov	s15, r3
 80047ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047f2:	4b7b      	ldr	r3, [pc, #492]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047fa:	ee07 3a90 	vmov	s15, r3
 80047fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004802:	ed97 6a03 	vldr	s12, [r7, #12]
 8004806:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800480a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800480e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004812:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800481a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800481e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004822:	e087      	b.n	8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	ee07 3a90 	vmov	s15, r3
 800482a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800482e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80049ec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004836:	4b6a      	ldr	r3, [pc, #424]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800483e:	ee07 3a90 	vmov	s15, r3
 8004842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004846:	ed97 6a03 	vldr	s12, [r7, #12]
 800484a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800484e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004856:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800485a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800485e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004862:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004866:	e065      	b.n	8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	ee07 3a90 	vmov	s15, r3
 800486e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004872:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80049f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800487a:	4b59      	ldr	r3, [pc, #356]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800487c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004882:	ee07 3a90 	vmov	s15, r3
 8004886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800488a:	ed97 6a03 	vldr	s12, [r7, #12]
 800488e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800489a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800489e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048aa:	e043      	b.n	8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	ee07 3a90 	vmov	s15, r3
 80048b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80049f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80048ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048be:	4b48      	ldr	r3, [pc, #288]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048c6:	ee07 3a90 	vmov	s15, r3
 80048ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80048d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048ee:	e021      	b.n	8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	ee07 3a90 	vmov	s15, r3
 80048f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80049f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80048fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004902:	4b37      	ldr	r3, [pc, #220]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004912:	ed97 6a03 	vldr	s12, [r7, #12]
 8004916:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800491a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800491e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800492a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800492e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004932:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004934:	4b2a      	ldr	r3, [pc, #168]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004938:	0a5b      	lsrs	r3, r3, #9
 800493a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004946:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800494a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800494e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004952:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004956:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800495a:	ee17 2a90 	vmov	r2, s15
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004962:	4b1f      	ldr	r3, [pc, #124]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004966:	0c1b      	lsrs	r3, r3, #16
 8004968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800496c:	ee07 3a90 	vmov	s15, r3
 8004970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004974:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004978:	ee37 7a87 	vadd.f32	s14, s15, s14
 800497c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004988:	ee17 2a90 	vmov	r2, s15
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004990:	4b13      	ldr	r3, [pc, #76]	@ (80049e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004994:	0e1b      	lsrs	r3, r3, #24
 8004996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800499a:	ee07 3a90 	vmov	s15, r3
 800499e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80049ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049b6:	ee17 2a90 	vmov	r2, s15
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80049be:	e008      	b.n	80049d2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	609a      	str	r2, [r3, #8]
}
 80049d2:	bf00      	nop
 80049d4:	3724      	adds	r7, #36	@ 0x24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	58024400 	.word	0x58024400
 80049e4:	03d09000 	.word	0x03d09000
 80049e8:	46000000 	.word	0x46000000
 80049ec:	4c742400 	.word	0x4c742400
 80049f0:	4a742400 	.word	0x4a742400
 80049f4:	4bbebc20 	.word	0x4bbebc20

080049f8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b089      	sub	sp, #36	@ 0x24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a00:	4ba1      	ldr	r3, [pc, #644]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004a0a:	4b9f      	ldr	r3, [pc, #636]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0e:	0d1b      	lsrs	r3, r3, #20
 8004a10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a14:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a16:	4b9c      	ldr	r3, [pc, #624]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1a:	0a1b      	lsrs	r3, r3, #8
 8004a1c:	f003 0301 	and.w	r3, r3, #1
 8004a20:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004a22:	4b99      	ldr	r3, [pc, #612]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a26:	08db      	lsrs	r3, r3, #3
 8004a28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	fb02 f303 	mul.w	r3, r2, r3
 8004a32:	ee07 3a90 	vmov	s15, r3
 8004a36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a3a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 8111 	beq.w	8004c68 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	f000 8083 	beq.w	8004b54 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	f200 80a1 	bhi.w	8004b98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d056      	beq.n	8004b10 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004a62:	e099      	b.n	8004b98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a64:	4b88      	ldr	r3, [pc, #544]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0320 	and.w	r3, r3, #32
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d02d      	beq.n	8004acc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a70:	4b85      	ldr	r3, [pc, #532]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	08db      	lsrs	r3, r3, #3
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	4a84      	ldr	r2, [pc, #528]	@ (8004c8c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a80:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	ee07 3a90 	vmov	s15, r3
 8004a88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	ee07 3a90 	vmov	s15, r3
 8004a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a9a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004aca:	e087      	b.n	8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	ee07 3a90 	vmov	s15, r3
 8004ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004c94 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ade:	4b6a      	ldr	r3, [pc, #424]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8004af2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b0e:	e065      	b.n	8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004c98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b22:	4b59      	ldr	r3, [pc, #356]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b32:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b36:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b52:	e043      	b.n	8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	ee07 3a90 	vmov	s15, r3
 8004b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b5e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004c9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004b62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b66:	4b48      	ldr	r3, [pc, #288]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b6e:	ee07 3a90 	vmov	s15, r3
 8004b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b76:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b7a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b96:	e021      	b.n	8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004c98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004ba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004baa:	4b37      	ldr	r3, [pc, #220]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb2:	ee07 3a90 	vmov	s15, r3
 8004bb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bba:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bbe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bda:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004bdc:	4b2a      	ldr	r3, [pc, #168]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be0:	0a5b      	lsrs	r3, r3, #9
 8004be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004be6:	ee07 3a90 	vmov	s15, r3
 8004bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004bf6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c02:	ee17 2a90 	vmov	r2, s15
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0e:	0c1b      	lsrs	r3, r3, #16
 8004c10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c14:	ee07 3a90 	vmov	s15, r3
 8004c18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c24:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c30:	ee17 2a90 	vmov	r2, s15
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004c38:	4b13      	ldr	r3, [pc, #76]	@ (8004c88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3c:	0e1b      	lsrs	r3, r3, #24
 8004c3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c42:	ee07 3a90 	vmov	s15, r3
 8004c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c52:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c5e:	ee17 2a90 	vmov	r2, s15
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004c66:	e008      	b.n	8004c7a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	609a      	str	r2, [r3, #8]
}
 8004c7a:	bf00      	nop
 8004c7c:	3724      	adds	r7, #36	@ 0x24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	58024400 	.word	0x58024400
 8004c8c:	03d09000 	.word	0x03d09000
 8004c90:	46000000 	.word	0x46000000
 8004c94:	4c742400 	.word	0x4c742400
 8004c98:	4a742400 	.word	0x4a742400
 8004c9c:	4bbebc20 	.word	0x4bbebc20

08004ca0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004cae:	4b53      	ldr	r3, [pc, #332]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb2:	f003 0303 	and.w	r3, r3, #3
 8004cb6:	2b03      	cmp	r3, #3
 8004cb8:	d101      	bne.n	8004cbe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e099      	b.n	8004df2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004cbe:	4b4f      	ldr	r3, [pc, #316]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a4e      	ldr	r2, [pc, #312]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004cc4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004cc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cca:	f7fc fa33 	bl	8001134 <HAL_GetTick>
 8004cce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004cd0:	e008      	b.n	8004ce4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cd2:	f7fc fa2f 	bl	8001134 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e086      	b.n	8004df2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ce4:	4b45      	ldr	r3, [pc, #276]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1f0      	bne.n	8004cd2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004cf0:	4b42      	ldr	r3, [pc, #264]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	031b      	lsls	r3, r3, #12
 8004cfe:	493f      	ldr	r1, [pc, #252]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	3b01      	subs	r3, #1
 8004d14:	025b      	lsls	r3, r3, #9
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	431a      	orrs	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	041b      	lsls	r3, r3, #16
 8004d22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d26:	431a      	orrs	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	061b      	lsls	r3, r3, #24
 8004d30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d34:	4931      	ldr	r1, [pc, #196]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004d3a:	4b30      	ldr	r3, [pc, #192]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	492d      	ldr	r1, [pc, #180]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d50:	f023 0220 	bic.w	r2, r3, #32
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	4928      	ldr	r1, [pc, #160]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004d5e:	4b27      	ldr	r3, [pc, #156]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d62:	4a26      	ldr	r2, [pc, #152]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d64:	f023 0310 	bic.w	r3, r3, #16
 8004d68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004d6a:	4b24      	ldr	r3, [pc, #144]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d6e:	4b24      	ldr	r3, [pc, #144]	@ (8004e00 <RCCEx_PLL2_Config+0x160>)
 8004d70:	4013      	ands	r3, r2
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	69d2      	ldr	r2, [r2, #28]
 8004d76:	00d2      	lsls	r2, r2, #3
 8004d78:	4920      	ldr	r1, [pc, #128]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d82:	4a1e      	ldr	r2, [pc, #120]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d84:	f043 0310 	orr.w	r3, r3, #16
 8004d88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d106      	bne.n	8004d9e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004d90:	4b1a      	ldr	r3, [pc, #104]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d94:	4a19      	ldr	r2, [pc, #100]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004d96:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004d9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d9c:	e00f      	b.n	8004dbe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d106      	bne.n	8004db2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004da4:	4b15      	ldr	r3, [pc, #84]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da8:	4a14      	ldr	r2, [pc, #80]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004daa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004db0:	e005      	b.n	8004dbe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004db2:	4b12      	ldr	r3, [pc, #72]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db6:	4a11      	ldr	r2, [pc, #68]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004db8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004dc4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004dc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dca:	f7fc f9b3 	bl	8001134 <HAL_GetTick>
 8004dce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004dd0:	e008      	b.n	8004de4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dd2:	f7fc f9af 	bl	8001134 <HAL_GetTick>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d901      	bls.n	8004de4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e006      	b.n	8004df2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004de4:	4b05      	ldr	r3, [pc, #20]	@ (8004dfc <RCCEx_PLL2_Config+0x15c>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d0f0      	beq.n	8004dd2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	58024400 	.word	0x58024400
 8004e00:	ffff0007 	.word	0xffff0007

08004e04 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e12:	4b53      	ldr	r3, [pc, #332]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	2b03      	cmp	r3, #3
 8004e1c:	d101      	bne.n	8004e22 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e099      	b.n	8004f56 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e22:	4b4f      	ldr	r3, [pc, #316]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a4e      	ldr	r2, [pc, #312]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004e28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e2e:	f7fc f981 	bl	8001134 <HAL_GetTick>
 8004e32:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e34:	e008      	b.n	8004e48 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e36:	f7fc f97d 	bl	8001134 <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d901      	bls.n	8004e48 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e086      	b.n	8004f56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e48:	4b45      	ldr	r3, [pc, #276]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1f0      	bne.n	8004e36 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004e54:	4b42      	ldr	r3, [pc, #264]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e58:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	051b      	lsls	r3, r3, #20
 8004e62:	493f      	ldr	r1, [pc, #252]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	3b01      	subs	r3, #1
 8004e78:	025b      	lsls	r3, r3, #9
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	3b01      	subs	r3, #1
 8004e84:	041b      	lsls	r3, r3, #16
 8004e86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	3b01      	subs	r3, #1
 8004e92:	061b      	lsls	r3, r3, #24
 8004e94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e98:	4931      	ldr	r1, [pc, #196]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004e9e:	4b30      	ldr	r3, [pc, #192]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	492d      	ldr	r1, [pc, #180]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	699b      	ldr	r3, [r3, #24]
 8004ebc:	4928      	ldr	r1, [pc, #160]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004ec2:	4b27      	ldr	r3, [pc, #156]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec6:	4a26      	ldr	r2, [pc, #152]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ec8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004ece:	4b24      	ldr	r3, [pc, #144]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ed0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ed2:	4b24      	ldr	r3, [pc, #144]	@ (8004f64 <RCCEx_PLL3_Config+0x160>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	69d2      	ldr	r2, [r2, #28]
 8004eda:	00d2      	lsls	r2, r2, #3
 8004edc:	4920      	ldr	r1, [pc, #128]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004ee2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ee8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d106      	bne.n	8004f02 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef8:	4a19      	ldr	r2, [pc, #100]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004efa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004efe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f00:	e00f      	b.n	8004f22 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d106      	bne.n	8004f16 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f08:	4b15      	ldr	r3, [pc, #84]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0c:	4a14      	ldr	r2, [pc, #80]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004f0e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f12:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f14:	e005      	b.n	8004f22 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f16:	4b12      	ldr	r3, [pc, #72]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1a:	4a11      	ldr	r2, [pc, #68]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004f1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f20:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f22:	4b0f      	ldr	r3, [pc, #60]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a0e      	ldr	r2, [pc, #56]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f2e:	f7fc f901 	bl	8001134 <HAL_GetTick>
 8004f32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f34:	e008      	b.n	8004f48 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f36:	f7fc f8fd 	bl	8001134 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d901      	bls.n	8004f48 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e006      	b.n	8004f56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f48:	4b05      	ldr	r3, [pc, #20]	@ (8004f60 <RCCEx_PLL3_Config+0x15c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d0f0      	beq.n	8004f36 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	58024400 	.word	0x58024400
 8004f64:	ffff0007 	.word	0xffff0007

08004f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e049      	b.n	800500e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d106      	bne.n	8004f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fb fe8a 	bl	8000ca8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f000 f9de 	bl	8005368 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3708      	adds	r7, #8
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
	...

08005018 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	d001      	beq.n	8005030 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e054      	b.n	80050da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2202      	movs	r2, #2
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68da      	ldr	r2, [r3, #12]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f042 0201 	orr.w	r2, r2, #1
 8005046:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a26      	ldr	r2, [pc, #152]	@ (80050e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d022      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505a:	d01d      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a22      	ldr	r2, [pc, #136]	@ (80050ec <HAL_TIM_Base_Start_IT+0xd4>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d018      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a21      	ldr	r2, [pc, #132]	@ (80050f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d013      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a1f      	ldr	r2, [pc, #124]	@ (80050f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d00e      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a1e      	ldr	r2, [pc, #120]	@ (80050f8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d009      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a1c      	ldr	r2, [pc, #112]	@ (80050fc <HAL_TIM_Base_Start_IT+0xe4>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d004      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1b      	ldr	r2, [pc, #108]	@ (8005100 <HAL_TIM_Base_Start_IT+0xe8>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d115      	bne.n	80050c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	4b19      	ldr	r3, [pc, #100]	@ (8005104 <HAL_TIM_Base_Start_IT+0xec>)
 80050a0:	4013      	ands	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2b06      	cmp	r3, #6
 80050a8:	d015      	beq.n	80050d6 <HAL_TIM_Base_Start_IT+0xbe>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050b0:	d011      	beq.n	80050d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 0201 	orr.w	r2, r2, #1
 80050c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050c2:	e008      	b.n	80050d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0201 	orr.w	r2, r2, #1
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	e000      	b.n	80050d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	40010000 	.word	0x40010000
 80050ec:	40000400 	.word	0x40000400
 80050f0:	40000800 	.word	0x40000800
 80050f4:	40000c00 	.word	0x40000c00
 80050f8:	40010400 	.word	0x40010400
 80050fc:	40001800 	.word	0x40001800
 8005100:	40014000 	.word	0x40014000
 8005104:	00010007 	.word	0x00010007

08005108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d020      	beq.n	800516c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01b      	beq.n	800516c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0202 	mvn.w	r2, #2
 800513c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f8e9 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 8005158:	e005      	b.n	8005166 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f8db 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 f8ec 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	d020      	beq.n	80051b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f003 0304 	and.w	r3, r3, #4
 800517c:	2b00      	cmp	r3, #0
 800517e:	d01b      	beq.n	80051b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f06f 0204 	mvn.w	r2, #4
 8005188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2202      	movs	r2, #2
 800518e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f8c3 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 80051a4:	e005      	b.n	80051b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 f8b5 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f000 f8c6 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d020      	beq.n	8005204 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f003 0308 	and.w	r3, r3, #8
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d01b      	beq.n	8005204 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f06f 0208 	mvn.w	r2, #8
 80051d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2204      	movs	r2, #4
 80051da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	69db      	ldr	r3, [r3, #28]
 80051e2:	f003 0303 	and.w	r3, r3, #3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d003      	beq.n	80051f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f89d 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 80051f0:	e005      	b.n	80051fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 f88f 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f8a0 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f003 0310 	and.w	r3, r3, #16
 800520a:	2b00      	cmp	r3, #0
 800520c:	d020      	beq.n	8005250 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f003 0310 	and.w	r3, r3, #16
 8005214:	2b00      	cmp	r3, #0
 8005216:	d01b      	beq.n	8005250 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f06f 0210 	mvn.w	r2, #16
 8005220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2208      	movs	r2, #8
 8005226:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 f877 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 800523c:	e005      	b.n	800524a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f869 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f87a 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00c      	beq.n	8005274 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d007      	beq.n	8005274 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f06f 0201 	mvn.w	r2, #1
 800526c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fb f9f2 	bl	8000658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800527a:	2b00      	cmp	r3, #0
 800527c:	d104      	bne.n	8005288 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00c      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800528e:	2b00      	cmp	r3, #0
 8005290:	d007      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800529a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f90d 	bl	80054bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00c      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80052be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 f905 	bl	80054d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00c      	beq.n	80052ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d007      	beq.n	80052ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80052e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f834 	bl	8005352 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00c      	beq.n	800530e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f06f 0220 	mvn.w	r2, #32
 8005306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 f8cd 	bl	80054a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800530e:	bf00      	nop
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}

08005316 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800531e:	bf00      	nop
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a43      	ldr	r2, [pc, #268]	@ (8005488 <TIM_Base_SetConfig+0x120>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d013      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005386:	d00f      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a40      	ldr	r2, [pc, #256]	@ (800548c <TIM_Base_SetConfig+0x124>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d00b      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a3f      	ldr	r2, [pc, #252]	@ (8005490 <TIM_Base_SetConfig+0x128>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d007      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a3e      	ldr	r2, [pc, #248]	@ (8005494 <TIM_Base_SetConfig+0x12c>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d003      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a3d      	ldr	r2, [pc, #244]	@ (8005498 <TIM_Base_SetConfig+0x130>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d108      	bne.n	80053ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a32      	ldr	r2, [pc, #200]	@ (8005488 <TIM_Base_SetConfig+0x120>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d01f      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053c8:	d01b      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a2f      	ldr	r2, [pc, #188]	@ (800548c <TIM_Base_SetConfig+0x124>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d017      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a2e      	ldr	r2, [pc, #184]	@ (8005490 <TIM_Base_SetConfig+0x128>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d013      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a2d      	ldr	r2, [pc, #180]	@ (8005494 <TIM_Base_SetConfig+0x12c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d00f      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a2c      	ldr	r2, [pc, #176]	@ (8005498 <TIM_Base_SetConfig+0x130>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d00b      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a2b      	ldr	r2, [pc, #172]	@ (800549c <TIM_Base_SetConfig+0x134>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d007      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a2a      	ldr	r2, [pc, #168]	@ (80054a0 <TIM_Base_SetConfig+0x138>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d003      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a29      	ldr	r2, [pc, #164]	@ (80054a4 <TIM_Base_SetConfig+0x13c>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d108      	bne.n	8005414 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4313      	orrs	r3, r2
 8005412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a14      	ldr	r2, [pc, #80]	@ (8005488 <TIM_Base_SetConfig+0x120>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d00f      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a16      	ldr	r2, [pc, #88]	@ (8005498 <TIM_Base_SetConfig+0x130>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d00b      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a15      	ldr	r2, [pc, #84]	@ (800549c <TIM_Base_SetConfig+0x134>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d007      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a14      	ldr	r2, [pc, #80]	@ (80054a0 <TIM_Base_SetConfig+0x138>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d003      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a13      	ldr	r2, [pc, #76]	@ (80054a4 <TIM_Base_SetConfig+0x13c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d103      	bne.n	8005462 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	691a      	ldr	r2, [r3, #16]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f043 0204 	orr.w	r2, r3, #4
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	601a      	str	r2, [r3, #0]
}
 800547a:	bf00      	nop
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	40010000 	.word	0x40010000
 800548c:	40000400 	.word	0x40000400
 8005490:	40000800 	.word	0x40000800
 8005494:	40000c00 	.word	0x40000c00
 8005498:	40010400 	.word	0x40010400
 800549c:	40014000 	.word	0x40014000
 80054a0:	40014400 	.word	0x40014400
 80054a4:	40014800 	.word	0x40014800

080054a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054c4:	bf00      	nop
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e042      	b.n	800557c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d106      	bne.n	800550e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7fb fbf5 	bl	8000cf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2224      	movs	r2, #36	@ 0x24
 8005512:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f022 0201 	bic.w	r2, r2, #1
 8005524:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552a:	2b00      	cmp	r3, #0
 800552c:	d002      	beq.n	8005534 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f001 fa60 	bl	80069f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 fcf5 	bl	8005f24 <UART_SetConfig>
 800553a:	4603      	mov	r3, r0
 800553c:	2b01      	cmp	r3, #1
 800553e:	d101      	bne.n	8005544 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e01b      	b.n	800557c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685a      	ldr	r2, [r3, #4]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005552:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005562:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f042 0201 	orr.w	r2, r2, #1
 8005572:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f001 fadf 	bl	8006b38 <UART_CheckIdleState>
 800557a:	4603      	mov	r3, r0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3708      	adds	r7, #8
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b08a      	sub	sp, #40	@ 0x28
 8005588:	af02      	add	r7, sp, #8
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	603b      	str	r3, [r7, #0]
 8005590:	4613      	mov	r3, r2
 8005592:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559a:	2b20      	cmp	r3, #32
 800559c:	d17b      	bne.n	8005696 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <HAL_UART_Transmit+0x26>
 80055a4:	88fb      	ldrh	r3, [r7, #6]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e074      	b.n	8005698 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2221      	movs	r2, #33	@ 0x21
 80055ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055be:	f7fb fdb9 	bl	8001134 <HAL_GetTick>
 80055c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	88fa      	ldrh	r2, [r7, #6]
 80055c8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	88fa      	ldrh	r2, [r7, #6]
 80055d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055dc:	d108      	bne.n	80055f0 <HAL_UART_Transmit+0x6c>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d104      	bne.n	80055f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	61bb      	str	r3, [r7, #24]
 80055ee:	e003      	b.n	80055f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055f4:	2300      	movs	r3, #0
 80055f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80055f8:	e030      	b.n	800565c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	2200      	movs	r2, #0
 8005602:	2180      	movs	r1, #128	@ 0x80
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f001 fb41 	bl	8006c8c <UART_WaitOnFlagUntilTimeout>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	d005      	beq.n	800561c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2220      	movs	r2, #32
 8005614:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	e03d      	b.n	8005698 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10b      	bne.n	800563a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	881b      	ldrh	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005630:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	3302      	adds	r3, #2
 8005636:	61bb      	str	r3, [r7, #24]
 8005638:	e007      	b.n	800564a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	781a      	ldrb	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	3301      	adds	r3, #1
 8005648:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005650:	b29b      	uxth	r3, r3
 8005652:	3b01      	subs	r3, #1
 8005654:	b29a      	uxth	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005662:	b29b      	uxth	r3, r3
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1c8      	bne.n	80055fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	9300      	str	r3, [sp, #0]
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	2200      	movs	r2, #0
 8005670:	2140      	movs	r1, #64	@ 0x40
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f001 fb0a 	bl	8006c8c <UART_WaitOnFlagUntilTimeout>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d005      	beq.n	800568a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2220      	movs	r2, #32
 8005682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e006      	b.n	8005698 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2220      	movs	r2, #32
 800568e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	e000      	b.n	8005698 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005696:	2302      	movs	r3, #2
  }
}
 8005698:	4618      	mov	r0, r3
 800569a:	3720      	adds	r7, #32
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b08a      	sub	sp, #40	@ 0x28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	4613      	mov	r3, r2
 80056ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056b4:	2b20      	cmp	r3, #32
 80056b6:	d137      	bne.n	8005728 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d002      	beq.n	80056c4 <HAL_UART_Receive_IT+0x24>
 80056be:	88fb      	ldrh	r3, [r7, #6]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e030      	b.n	800572a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a18      	ldr	r2, [pc, #96]	@ (8005734 <HAL_UART_Receive_IT+0x94>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d01f      	beq.n	8005718 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d018      	beq.n	8005718 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	e853 3f00 	ldrex	r3, [r3]
 80056f2:	613b      	str	r3, [r7, #16]
   return(result);
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	461a      	mov	r2, r3
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	623b      	str	r3, [r7, #32]
 8005706:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005708:	69f9      	ldr	r1, [r7, #28]
 800570a:	6a3a      	ldr	r2, [r7, #32]
 800570c:	e841 2300 	strex	r3, r2, [r1]
 8005710:	61bb      	str	r3, [r7, #24]
   return(result);
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1e6      	bne.n	80056e6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005718:	88fb      	ldrh	r3, [r7, #6]
 800571a:	461a      	mov	r2, r3
 800571c:	68b9      	ldr	r1, [r7, #8]
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f001 fb22 	bl	8006d68 <UART_Start_Receive_IT>
 8005724:	4603      	mov	r3, r0
 8005726:	e000      	b.n	800572a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005728:	2302      	movs	r3, #2
  }
}
 800572a:	4618      	mov	r0, r3
 800572c:	3728      	adds	r7, #40	@ 0x28
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	58000c00 	.word	0x58000c00

08005738 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b0ba      	sub	sp, #232	@ 0xe8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	69db      	ldr	r3, [r3, #28]
 8005746:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800575e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005762:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005766:	4013      	ands	r3, r2
 8005768:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800576c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005770:	2b00      	cmp	r3, #0
 8005772:	d11b      	bne.n	80057ac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005778:	f003 0320 	and.w	r3, r3, #32
 800577c:	2b00      	cmp	r3, #0
 800577e:	d015      	beq.n	80057ac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005784:	f003 0320 	and.w	r3, r3, #32
 8005788:	2b00      	cmp	r3, #0
 800578a:	d105      	bne.n	8005798 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800578c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005790:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d009      	beq.n	80057ac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 8393 	beq.w	8005ec8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	4798      	blx	r3
      }
      return;
 80057aa:	e38d      	b.n	8005ec8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80057ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 8123 	beq.w	80059fc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80057b6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80057ba:	4b8d      	ldr	r3, [pc, #564]	@ (80059f0 <HAL_UART_IRQHandler+0x2b8>)
 80057bc:	4013      	ands	r3, r2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d106      	bne.n	80057d0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80057c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80057c6:	4b8b      	ldr	r3, [pc, #556]	@ (80059f4 <HAL_UART_IRQHandler+0x2bc>)
 80057c8:	4013      	ands	r3, r2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f000 8116 	beq.w	80059fc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80057d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d011      	beq.n	8005800 <HAL_UART_IRQHandler+0xc8>
 80057dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00b      	beq.n	8005800 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2201      	movs	r2, #1
 80057ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057f6:	f043 0201 	orr.w	r2, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d011      	beq.n	8005830 <HAL_UART_IRQHandler+0xf8>
 800580c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00b      	beq.n	8005830 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2202      	movs	r2, #2
 800581e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005826:	f043 0204 	orr.w	r2, r3, #4
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005834:	f003 0304 	and.w	r3, r3, #4
 8005838:	2b00      	cmp	r3, #0
 800583a:	d011      	beq.n	8005860 <HAL_UART_IRQHandler+0x128>
 800583c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	2b00      	cmp	r3, #0
 8005846:	d00b      	beq.n	8005860 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2204      	movs	r2, #4
 800584e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005856:	f043 0202 	orr.w	r2, r3, #2
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005864:	f003 0308 	and.w	r3, r3, #8
 8005868:	2b00      	cmp	r3, #0
 800586a:	d017      	beq.n	800589c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800586c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b00      	cmp	r3, #0
 8005876:	d105      	bne.n	8005884 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005878:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800587c:	4b5c      	ldr	r3, [pc, #368]	@ (80059f0 <HAL_UART_IRQHandler+0x2b8>)
 800587e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00b      	beq.n	800589c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2208      	movs	r2, #8
 800588a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005892:	f043 0208 	orr.w	r2, r3, #8
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800589c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d012      	beq.n	80058ce <HAL_UART_IRQHandler+0x196>
 80058a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00c      	beq.n	80058ce <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058c4:	f043 0220 	orr.w	r2, r3, #32
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f000 82f9 	beq.w	8005ecc <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80058da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058de:	f003 0320 	and.w	r3, r3, #32
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d013      	beq.n	800590e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80058e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058ea:	f003 0320 	and.w	r3, r3, #32
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d105      	bne.n	80058fe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80058f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d007      	beq.n	800590e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005914:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005922:	2b40      	cmp	r3, #64	@ 0x40
 8005924:	d005      	beq.n	8005932 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800592a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800592e:	2b00      	cmp	r3, #0
 8005930:	d054      	beq.n	80059dc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f001 fb3a 	bl	8006fac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005942:	2b40      	cmp	r3, #64	@ 0x40
 8005944:	d146      	bne.n	80059d4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	3308      	adds	r3, #8
 800594c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005954:	e853 3f00 	ldrex	r3, [r3]
 8005958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800595c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	3308      	adds	r3, #8
 800596e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005972:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005976:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800597e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005982:	e841 2300 	strex	r3, r2, [r1]
 8005986:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800598a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1d9      	bne.n	8005946 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005998:	2b00      	cmp	r3, #0
 800599a:	d017      	beq.n	80059cc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059a2:	4a15      	ldr	r2, [pc, #84]	@ (80059f8 <HAL_UART_IRQHandler+0x2c0>)
 80059a4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fc f87f 	bl	8001ab0 <HAL_DMA_Abort_IT>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d019      	beq.n	80059ec <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80059c6:	4610      	mov	r0, r2
 80059c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059ca:	e00f      	b.n	80059ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 fa93 	bl	8005ef8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d2:	e00b      	b.n	80059ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 fa8f 	bl	8005ef8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059da:	e007      	b.n	80059ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 fa8b 	bl	8005ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80059ea:	e26f      	b.n	8005ecc <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059ec:	bf00      	nop
    return;
 80059ee:	e26d      	b.n	8005ecc <HAL_UART_IRQHandler+0x794>
 80059f0:	10000001 	.word	0x10000001
 80059f4:	04000120 	.word	0x04000120
 80059f8:	08007079 	.word	0x08007079

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	f040 8203 	bne.w	8005e0c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a0a:	f003 0310 	and.w	r3, r3, #16
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 81fc 	beq.w	8005e0c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a18:	f003 0310 	and.w	r3, r3, #16
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f000 81f5 	beq.w	8005e0c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2210      	movs	r2, #16
 8005a28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a34:	2b40      	cmp	r3, #64	@ 0x40
 8005a36:	f040 816d 	bne.w	8005d14 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4aa4      	ldr	r2, [pc, #656]	@ (8005cd4 <HAL_UART_IRQHandler+0x59c>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d068      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4aa1      	ldr	r2, [pc, #644]	@ (8005cd8 <HAL_UART_IRQHandler+0x5a0>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d061      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a9f      	ldr	r2, [pc, #636]	@ (8005cdc <HAL_UART_IRQHandler+0x5a4>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d05a      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a9c      	ldr	r2, [pc, #624]	@ (8005ce0 <HAL_UART_IRQHandler+0x5a8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d053      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a9a      	ldr	r2, [pc, #616]	@ (8005ce4 <HAL_UART_IRQHandler+0x5ac>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d04c      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a97      	ldr	r2, [pc, #604]	@ (8005ce8 <HAL_UART_IRQHandler+0x5b0>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d045      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a95      	ldr	r2, [pc, #596]	@ (8005cec <HAL_UART_IRQHandler+0x5b4>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d03e      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a92      	ldr	r2, [pc, #584]	@ (8005cf0 <HAL_UART_IRQHandler+0x5b8>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d037      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a90      	ldr	r2, [pc, #576]	@ (8005cf4 <HAL_UART_IRQHandler+0x5bc>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d030      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a8d      	ldr	r2, [pc, #564]	@ (8005cf8 <HAL_UART_IRQHandler+0x5c0>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d029      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a8b      	ldr	r2, [pc, #556]	@ (8005cfc <HAL_UART_IRQHandler+0x5c4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d022      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a88      	ldr	r2, [pc, #544]	@ (8005d00 <HAL_UART_IRQHandler+0x5c8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d01b      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a86      	ldr	r2, [pc, #536]	@ (8005d04 <HAL_UART_IRQHandler+0x5cc>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d014      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a83      	ldr	r2, [pc, #524]	@ (8005d08 <HAL_UART_IRQHandler+0x5d0>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d00d      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a81      	ldr	r2, [pc, #516]	@ (8005d0c <HAL_UART_IRQHandler+0x5d4>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d006      	beq.n	8005b1a <HAL_UART_IRQHandler+0x3e2>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a7e      	ldr	r2, [pc, #504]	@ (8005d10 <HAL_UART_IRQHandler+0x5d8>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d106      	bne.n	8005b28 <HAL_UART_IRQHandler+0x3f0>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	e005      	b.n	8005b34 <HAL_UART_IRQHandler+0x3fc>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005b38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 80ad 	beq.w	8005c9c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005b48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	f080 80a5 	bcs.w	8005c9c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b68:	f000 8087 	beq.w	8005c7a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b78:	e853 3f00 	ldrex	r3, [r3]
 8005b7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	461a      	mov	r2, r3
 8005b92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ba2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1da      	bne.n	8005b6c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	3308      	adds	r3, #8
 8005bbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bc0:	e853 3f00 	ldrex	r3, [r3]
 8005bc4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005bc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005bc8:	f023 0301 	bic.w	r3, r3, #1
 8005bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	3308      	adds	r3, #8
 8005bd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005bda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005bde:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005be2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005be6:	e841 2300 	strex	r3, r2, [r1]
 8005bea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005bec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1e1      	bne.n	8005bb6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	3308      	adds	r3, #8
 8005bf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005bfc:	e853 3f00 	ldrex	r3, [r3]
 8005c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3308      	adds	r3, #8
 8005c12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005c16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c1e:	e841 2300 	strex	r3, r2, [r1]
 8005c22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1e3      	bne.n	8005bf2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c40:	e853 3f00 	ldrex	r3, [r3]
 8005c44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c48:	f023 0310 	bic.w	r3, r3, #16
 8005c4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	461a      	mov	r2, r3
 8005c56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c62:	e841 2300 	strex	r3, r2, [r1]
 8005c66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1e4      	bne.n	8005c38 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7fb fbfd 	bl	8001474 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	4619      	mov	r1, r3
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f939 	bl	8005f0c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c9a:	e119      	b.n	8005ed0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ca2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	f040 8112 	bne.w	8005ed0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cb8:	f040 810a 	bne.w	8005ed0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005cc8:	4619      	mov	r1, r3
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 f91e 	bl	8005f0c <HAL_UARTEx_RxEventCallback>
      return;
 8005cd0:	e0fe      	b.n	8005ed0 <HAL_UART_IRQHandler+0x798>
 8005cd2:	bf00      	nop
 8005cd4:	40020010 	.word	0x40020010
 8005cd8:	40020028 	.word	0x40020028
 8005cdc:	40020040 	.word	0x40020040
 8005ce0:	40020058 	.word	0x40020058
 8005ce4:	40020070 	.word	0x40020070
 8005ce8:	40020088 	.word	0x40020088
 8005cec:	400200a0 	.word	0x400200a0
 8005cf0:	400200b8 	.word	0x400200b8
 8005cf4:	40020410 	.word	0x40020410
 8005cf8:	40020428 	.word	0x40020428
 8005cfc:	40020440 	.word	0x40020440
 8005d00:	40020458 	.word	0x40020458
 8005d04:	40020470 	.word	0x40020470
 8005d08:	40020488 	.word	0x40020488
 8005d0c:	400204a0 	.word	0x400204a0
 8005d10:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 80cf 	beq.w	8005ed4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8005d36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f000 80ca 	beq.w	8005ed4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d48:	e853 3f00 	ldrex	r3, [r3]
 8005d4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005d62:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d64:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d6a:	e841 2300 	strex	r3, r2, [r1]
 8005d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1e4      	bne.n	8005d40 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	3308      	adds	r3, #8
 8005d7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d80:	e853 3f00 	ldrex	r3, [r3]
 8005d84:	623b      	str	r3, [r7, #32]
   return(result);
 8005d86:	6a3a      	ldr	r2, [r7, #32]
 8005d88:	4b55      	ldr	r3, [pc, #340]	@ (8005ee0 <HAL_UART_IRQHandler+0x7a8>)
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	3308      	adds	r3, #8
 8005d96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005d9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005da2:	e841 2300 	strex	r3, r2, [r1]
 8005da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1e3      	bne.n	8005d76 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	e853 3f00 	ldrex	r3, [r3]
 8005dce:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f023 0310 	bic.w	r3, r3, #16
 8005dd6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005de4:	61fb      	str	r3, [r7, #28]
 8005de6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	69b9      	ldr	r1, [r7, #24]
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	617b      	str	r3, [r7, #20]
   return(result);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e4      	bne.n	8005dc2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005dfe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e02:	4619      	mov	r1, r3
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f881 	bl	8005f0c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e0a:	e063      	b.n	8005ed4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00e      	beq.n	8005e36 <HAL_UART_IRQHandler+0x6fe>
 8005e18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d008      	beq.n	8005e36 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005e2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f001 fe80 	bl	8007b34 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e34:	e051      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d014      	beq.n	8005e6c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005e42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d105      	bne.n	8005e5a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d008      	beq.n	8005e6c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d03a      	beq.n	8005ed8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	4798      	blx	r3
    }
    return;
 8005e6a:	e035      	b.n	8005ed8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d009      	beq.n	8005e8c <HAL_UART_IRQHandler+0x754>
 8005e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d003      	beq.n	8005e8c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f001 f909 	bl	800709c <UART_EndTransmit_IT>
    return;
 8005e8a:	e026      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d009      	beq.n	8005eac <HAL_UART_IRQHandler+0x774>
 8005e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e9c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d003      	beq.n	8005eac <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f001 fe59 	bl	8007b5c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005eaa:	e016      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d010      	beq.n	8005eda <HAL_UART_IRQHandler+0x7a2>
 8005eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	da0c      	bge.n	8005eda <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f001 fe41 	bl	8007b48 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ec6:	e008      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
      return;
 8005ec8:	bf00      	nop
 8005eca:	e006      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
    return;
 8005ecc:	bf00      	nop
 8005ece:	e004      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
      return;
 8005ed0:	bf00      	nop
 8005ed2:	e002      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
      return;
 8005ed4:	bf00      	nop
 8005ed6:	e000      	b.n	8005eda <HAL_UART_IRQHandler+0x7a2>
    return;
 8005ed8:	bf00      	nop
  }
}
 8005eda:	37e8      	adds	r7, #232	@ 0xe8
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	effffffe 	.word	0xeffffffe

08005ee4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	460b      	mov	r3, r1
 8005f16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f18:	bf00      	nop
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f28:	b092      	sub	sp, #72	@ 0x48
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	4bbe      	ldr	r3, [pc, #760]	@ (800624c <UART_SetConfig+0x328>)
 8005f54:	4013      	ands	r3, r2
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	6812      	ldr	r2, [r2, #0]
 8005f5a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005f5c:	430b      	orrs	r3, r1
 8005f5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	430a      	orrs	r2, r1
 8005f74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4ab3      	ldr	r2, [pc, #716]	@ (8006250 <UART_SetConfig+0x32c>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d004      	beq.n	8005f90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689a      	ldr	r2, [r3, #8]
 8005f96:	4baf      	ldr	r3, [pc, #700]	@ (8006254 <UART_SetConfig+0x330>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	6812      	ldr	r2, [r2, #0]
 8005f9e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005fa0:	430b      	orrs	r3, r1
 8005fa2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005faa:	f023 010f 	bic.w	r1, r3, #15
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	430a      	orrs	r2, r1
 8005fb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4aa6      	ldr	r2, [pc, #664]	@ (8006258 <UART_SetConfig+0x334>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d177      	bne.n	80060b4 <UART_SetConfig+0x190>
 8005fc4:	4ba5      	ldr	r3, [pc, #660]	@ (800625c <UART_SetConfig+0x338>)
 8005fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fcc:	2b28      	cmp	r3, #40	@ 0x28
 8005fce:	d86d      	bhi.n	80060ac <UART_SetConfig+0x188>
 8005fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8005fd8 <UART_SetConfig+0xb4>)
 8005fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd6:	bf00      	nop
 8005fd8:	0800607d 	.word	0x0800607d
 8005fdc:	080060ad 	.word	0x080060ad
 8005fe0:	080060ad 	.word	0x080060ad
 8005fe4:	080060ad 	.word	0x080060ad
 8005fe8:	080060ad 	.word	0x080060ad
 8005fec:	080060ad 	.word	0x080060ad
 8005ff0:	080060ad 	.word	0x080060ad
 8005ff4:	080060ad 	.word	0x080060ad
 8005ff8:	08006085 	.word	0x08006085
 8005ffc:	080060ad 	.word	0x080060ad
 8006000:	080060ad 	.word	0x080060ad
 8006004:	080060ad 	.word	0x080060ad
 8006008:	080060ad 	.word	0x080060ad
 800600c:	080060ad 	.word	0x080060ad
 8006010:	080060ad 	.word	0x080060ad
 8006014:	080060ad 	.word	0x080060ad
 8006018:	0800608d 	.word	0x0800608d
 800601c:	080060ad 	.word	0x080060ad
 8006020:	080060ad 	.word	0x080060ad
 8006024:	080060ad 	.word	0x080060ad
 8006028:	080060ad 	.word	0x080060ad
 800602c:	080060ad 	.word	0x080060ad
 8006030:	080060ad 	.word	0x080060ad
 8006034:	080060ad 	.word	0x080060ad
 8006038:	08006095 	.word	0x08006095
 800603c:	080060ad 	.word	0x080060ad
 8006040:	080060ad 	.word	0x080060ad
 8006044:	080060ad 	.word	0x080060ad
 8006048:	080060ad 	.word	0x080060ad
 800604c:	080060ad 	.word	0x080060ad
 8006050:	080060ad 	.word	0x080060ad
 8006054:	080060ad 	.word	0x080060ad
 8006058:	0800609d 	.word	0x0800609d
 800605c:	080060ad 	.word	0x080060ad
 8006060:	080060ad 	.word	0x080060ad
 8006064:	080060ad 	.word	0x080060ad
 8006068:	080060ad 	.word	0x080060ad
 800606c:	080060ad 	.word	0x080060ad
 8006070:	080060ad 	.word	0x080060ad
 8006074:	080060ad 	.word	0x080060ad
 8006078:	080060a5 	.word	0x080060a5
 800607c:	2301      	movs	r3, #1
 800607e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006082:	e222      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006084:	2304      	movs	r3, #4
 8006086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800608a:	e21e      	b.n	80064ca <UART_SetConfig+0x5a6>
 800608c:	2308      	movs	r3, #8
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e21a      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006094:	2310      	movs	r3, #16
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800609a:	e216      	b.n	80064ca <UART_SetConfig+0x5a6>
 800609c:	2320      	movs	r3, #32
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060a2:	e212      	b.n	80064ca <UART_SetConfig+0x5a6>
 80060a4:	2340      	movs	r3, #64	@ 0x40
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060aa:	e20e      	b.n	80064ca <UART_SetConfig+0x5a6>
 80060ac:	2380      	movs	r3, #128	@ 0x80
 80060ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060b2:	e20a      	b.n	80064ca <UART_SetConfig+0x5a6>
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a69      	ldr	r2, [pc, #420]	@ (8006260 <UART_SetConfig+0x33c>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d130      	bne.n	8006120 <UART_SetConfig+0x1fc>
 80060be:	4b67      	ldr	r3, [pc, #412]	@ (800625c <UART_SetConfig+0x338>)
 80060c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c2:	f003 0307 	and.w	r3, r3, #7
 80060c6:	2b05      	cmp	r3, #5
 80060c8:	d826      	bhi.n	8006118 <UART_SetConfig+0x1f4>
 80060ca:	a201      	add	r2, pc, #4	@ (adr r2, 80060d0 <UART_SetConfig+0x1ac>)
 80060cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d0:	080060e9 	.word	0x080060e9
 80060d4:	080060f1 	.word	0x080060f1
 80060d8:	080060f9 	.word	0x080060f9
 80060dc:	08006101 	.word	0x08006101
 80060e0:	08006109 	.word	0x08006109
 80060e4:	08006111 	.word	0x08006111
 80060e8:	2300      	movs	r3, #0
 80060ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ee:	e1ec      	b.n	80064ca <UART_SetConfig+0x5a6>
 80060f0:	2304      	movs	r3, #4
 80060f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060f6:	e1e8      	b.n	80064ca <UART_SetConfig+0x5a6>
 80060f8:	2308      	movs	r3, #8
 80060fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fe:	e1e4      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006100:	2310      	movs	r3, #16
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006106:	e1e0      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006108:	2320      	movs	r3, #32
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610e:	e1dc      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006110:	2340      	movs	r3, #64	@ 0x40
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006116:	e1d8      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006118:	2380      	movs	r3, #128	@ 0x80
 800611a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800611e:	e1d4      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a4f      	ldr	r2, [pc, #316]	@ (8006264 <UART_SetConfig+0x340>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d130      	bne.n	800618c <UART_SetConfig+0x268>
 800612a:	4b4c      	ldr	r3, [pc, #304]	@ (800625c <UART_SetConfig+0x338>)
 800612c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800612e:	f003 0307 	and.w	r3, r3, #7
 8006132:	2b05      	cmp	r3, #5
 8006134:	d826      	bhi.n	8006184 <UART_SetConfig+0x260>
 8006136:	a201      	add	r2, pc, #4	@ (adr r2, 800613c <UART_SetConfig+0x218>)
 8006138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613c:	08006155 	.word	0x08006155
 8006140:	0800615d 	.word	0x0800615d
 8006144:	08006165 	.word	0x08006165
 8006148:	0800616d 	.word	0x0800616d
 800614c:	08006175 	.word	0x08006175
 8006150:	0800617d 	.word	0x0800617d
 8006154:	2300      	movs	r3, #0
 8006156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615a:	e1b6      	b.n	80064ca <UART_SetConfig+0x5a6>
 800615c:	2304      	movs	r3, #4
 800615e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006162:	e1b2      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006164:	2308      	movs	r3, #8
 8006166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800616a:	e1ae      	b.n	80064ca <UART_SetConfig+0x5a6>
 800616c:	2310      	movs	r3, #16
 800616e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006172:	e1aa      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006174:	2320      	movs	r3, #32
 8006176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800617a:	e1a6      	b.n	80064ca <UART_SetConfig+0x5a6>
 800617c:	2340      	movs	r3, #64	@ 0x40
 800617e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006182:	e1a2      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006184:	2380      	movs	r3, #128	@ 0x80
 8006186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800618a:	e19e      	b.n	80064ca <UART_SetConfig+0x5a6>
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a35      	ldr	r2, [pc, #212]	@ (8006268 <UART_SetConfig+0x344>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d130      	bne.n	80061f8 <UART_SetConfig+0x2d4>
 8006196:	4b31      	ldr	r3, [pc, #196]	@ (800625c <UART_SetConfig+0x338>)
 8006198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800619a:	f003 0307 	and.w	r3, r3, #7
 800619e:	2b05      	cmp	r3, #5
 80061a0:	d826      	bhi.n	80061f0 <UART_SetConfig+0x2cc>
 80061a2:	a201      	add	r2, pc, #4	@ (adr r2, 80061a8 <UART_SetConfig+0x284>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061c1 	.word	0x080061c1
 80061ac:	080061c9 	.word	0x080061c9
 80061b0:	080061d1 	.word	0x080061d1
 80061b4:	080061d9 	.word	0x080061d9
 80061b8:	080061e1 	.word	0x080061e1
 80061bc:	080061e9 	.word	0x080061e9
 80061c0:	2300      	movs	r3, #0
 80061c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061c6:	e180      	b.n	80064ca <UART_SetConfig+0x5a6>
 80061c8:	2304      	movs	r3, #4
 80061ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ce:	e17c      	b.n	80064ca <UART_SetConfig+0x5a6>
 80061d0:	2308      	movs	r3, #8
 80061d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061d6:	e178      	b.n	80064ca <UART_SetConfig+0x5a6>
 80061d8:	2310      	movs	r3, #16
 80061da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061de:	e174      	b.n	80064ca <UART_SetConfig+0x5a6>
 80061e0:	2320      	movs	r3, #32
 80061e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061e6:	e170      	b.n	80064ca <UART_SetConfig+0x5a6>
 80061e8:	2340      	movs	r3, #64	@ 0x40
 80061ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ee:	e16c      	b.n	80064ca <UART_SetConfig+0x5a6>
 80061f0:	2380      	movs	r3, #128	@ 0x80
 80061f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f6:	e168      	b.n	80064ca <UART_SetConfig+0x5a6>
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a1b      	ldr	r2, [pc, #108]	@ (800626c <UART_SetConfig+0x348>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d142      	bne.n	8006288 <UART_SetConfig+0x364>
 8006202:	4b16      	ldr	r3, [pc, #88]	@ (800625c <UART_SetConfig+0x338>)
 8006204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006206:	f003 0307 	and.w	r3, r3, #7
 800620a:	2b05      	cmp	r3, #5
 800620c:	d838      	bhi.n	8006280 <UART_SetConfig+0x35c>
 800620e:	a201      	add	r2, pc, #4	@ (adr r2, 8006214 <UART_SetConfig+0x2f0>)
 8006210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006214:	0800622d 	.word	0x0800622d
 8006218:	08006235 	.word	0x08006235
 800621c:	0800623d 	.word	0x0800623d
 8006220:	08006245 	.word	0x08006245
 8006224:	08006271 	.word	0x08006271
 8006228:	08006279 	.word	0x08006279
 800622c:	2300      	movs	r3, #0
 800622e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006232:	e14a      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006234:	2304      	movs	r3, #4
 8006236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800623a:	e146      	b.n	80064ca <UART_SetConfig+0x5a6>
 800623c:	2308      	movs	r3, #8
 800623e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006242:	e142      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006244:	2310      	movs	r3, #16
 8006246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800624a:	e13e      	b.n	80064ca <UART_SetConfig+0x5a6>
 800624c:	cfff69f3 	.word	0xcfff69f3
 8006250:	58000c00 	.word	0x58000c00
 8006254:	11fff4ff 	.word	0x11fff4ff
 8006258:	40011000 	.word	0x40011000
 800625c:	58024400 	.word	0x58024400
 8006260:	40004400 	.word	0x40004400
 8006264:	40004800 	.word	0x40004800
 8006268:	40004c00 	.word	0x40004c00
 800626c:	40005000 	.word	0x40005000
 8006270:	2320      	movs	r3, #32
 8006272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006276:	e128      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006278:	2340      	movs	r3, #64	@ 0x40
 800627a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800627e:	e124      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006280:	2380      	movs	r3, #128	@ 0x80
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	e120      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4acb      	ldr	r2, [pc, #812]	@ (80065bc <UART_SetConfig+0x698>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d176      	bne.n	8006380 <UART_SetConfig+0x45c>
 8006292:	4bcb      	ldr	r3, [pc, #812]	@ (80065c0 <UART_SetConfig+0x69c>)
 8006294:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006296:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800629a:	2b28      	cmp	r3, #40	@ 0x28
 800629c:	d86c      	bhi.n	8006378 <UART_SetConfig+0x454>
 800629e:	a201      	add	r2, pc, #4	@ (adr r2, 80062a4 <UART_SetConfig+0x380>)
 80062a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a4:	08006349 	.word	0x08006349
 80062a8:	08006379 	.word	0x08006379
 80062ac:	08006379 	.word	0x08006379
 80062b0:	08006379 	.word	0x08006379
 80062b4:	08006379 	.word	0x08006379
 80062b8:	08006379 	.word	0x08006379
 80062bc:	08006379 	.word	0x08006379
 80062c0:	08006379 	.word	0x08006379
 80062c4:	08006351 	.word	0x08006351
 80062c8:	08006379 	.word	0x08006379
 80062cc:	08006379 	.word	0x08006379
 80062d0:	08006379 	.word	0x08006379
 80062d4:	08006379 	.word	0x08006379
 80062d8:	08006379 	.word	0x08006379
 80062dc:	08006379 	.word	0x08006379
 80062e0:	08006379 	.word	0x08006379
 80062e4:	08006359 	.word	0x08006359
 80062e8:	08006379 	.word	0x08006379
 80062ec:	08006379 	.word	0x08006379
 80062f0:	08006379 	.word	0x08006379
 80062f4:	08006379 	.word	0x08006379
 80062f8:	08006379 	.word	0x08006379
 80062fc:	08006379 	.word	0x08006379
 8006300:	08006379 	.word	0x08006379
 8006304:	08006361 	.word	0x08006361
 8006308:	08006379 	.word	0x08006379
 800630c:	08006379 	.word	0x08006379
 8006310:	08006379 	.word	0x08006379
 8006314:	08006379 	.word	0x08006379
 8006318:	08006379 	.word	0x08006379
 800631c:	08006379 	.word	0x08006379
 8006320:	08006379 	.word	0x08006379
 8006324:	08006369 	.word	0x08006369
 8006328:	08006379 	.word	0x08006379
 800632c:	08006379 	.word	0x08006379
 8006330:	08006379 	.word	0x08006379
 8006334:	08006379 	.word	0x08006379
 8006338:	08006379 	.word	0x08006379
 800633c:	08006379 	.word	0x08006379
 8006340:	08006379 	.word	0x08006379
 8006344:	08006371 	.word	0x08006371
 8006348:	2301      	movs	r3, #1
 800634a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800634e:	e0bc      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006350:	2304      	movs	r3, #4
 8006352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006356:	e0b8      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006358:	2308      	movs	r3, #8
 800635a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800635e:	e0b4      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006360:	2310      	movs	r3, #16
 8006362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006366:	e0b0      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006368:	2320      	movs	r3, #32
 800636a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800636e:	e0ac      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006370:	2340      	movs	r3, #64	@ 0x40
 8006372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006376:	e0a8      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006378:	2380      	movs	r3, #128	@ 0x80
 800637a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637e:	e0a4      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a8f      	ldr	r2, [pc, #572]	@ (80065c4 <UART_SetConfig+0x6a0>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d130      	bne.n	80063ec <UART_SetConfig+0x4c8>
 800638a:	4b8d      	ldr	r3, [pc, #564]	@ (80065c0 <UART_SetConfig+0x69c>)
 800638c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800638e:	f003 0307 	and.w	r3, r3, #7
 8006392:	2b05      	cmp	r3, #5
 8006394:	d826      	bhi.n	80063e4 <UART_SetConfig+0x4c0>
 8006396:	a201      	add	r2, pc, #4	@ (adr r2, 800639c <UART_SetConfig+0x478>)
 8006398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639c:	080063b5 	.word	0x080063b5
 80063a0:	080063bd 	.word	0x080063bd
 80063a4:	080063c5 	.word	0x080063c5
 80063a8:	080063cd 	.word	0x080063cd
 80063ac:	080063d5 	.word	0x080063d5
 80063b0:	080063dd 	.word	0x080063dd
 80063b4:	2300      	movs	r3, #0
 80063b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ba:	e086      	b.n	80064ca <UART_SetConfig+0x5a6>
 80063bc:	2304      	movs	r3, #4
 80063be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063c2:	e082      	b.n	80064ca <UART_SetConfig+0x5a6>
 80063c4:	2308      	movs	r3, #8
 80063c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ca:	e07e      	b.n	80064ca <UART_SetConfig+0x5a6>
 80063cc:	2310      	movs	r3, #16
 80063ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063d2:	e07a      	b.n	80064ca <UART_SetConfig+0x5a6>
 80063d4:	2320      	movs	r3, #32
 80063d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063da:	e076      	b.n	80064ca <UART_SetConfig+0x5a6>
 80063dc:	2340      	movs	r3, #64	@ 0x40
 80063de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063e2:	e072      	b.n	80064ca <UART_SetConfig+0x5a6>
 80063e4:	2380      	movs	r3, #128	@ 0x80
 80063e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ea:	e06e      	b.n	80064ca <UART_SetConfig+0x5a6>
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a75      	ldr	r2, [pc, #468]	@ (80065c8 <UART_SetConfig+0x6a4>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d130      	bne.n	8006458 <UART_SetConfig+0x534>
 80063f6:	4b72      	ldr	r3, [pc, #456]	@ (80065c0 <UART_SetConfig+0x69c>)
 80063f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063fa:	f003 0307 	and.w	r3, r3, #7
 80063fe:	2b05      	cmp	r3, #5
 8006400:	d826      	bhi.n	8006450 <UART_SetConfig+0x52c>
 8006402:	a201      	add	r2, pc, #4	@ (adr r2, 8006408 <UART_SetConfig+0x4e4>)
 8006404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006408:	08006421 	.word	0x08006421
 800640c:	08006429 	.word	0x08006429
 8006410:	08006431 	.word	0x08006431
 8006414:	08006439 	.word	0x08006439
 8006418:	08006441 	.word	0x08006441
 800641c:	08006449 	.word	0x08006449
 8006420:	2300      	movs	r3, #0
 8006422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006426:	e050      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006428:	2304      	movs	r3, #4
 800642a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800642e:	e04c      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006430:	2308      	movs	r3, #8
 8006432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006436:	e048      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006438:	2310      	movs	r3, #16
 800643a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800643e:	e044      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006440:	2320      	movs	r3, #32
 8006442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006446:	e040      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006448:	2340      	movs	r3, #64	@ 0x40
 800644a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800644e:	e03c      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006450:	2380      	movs	r3, #128	@ 0x80
 8006452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006456:	e038      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a5b      	ldr	r2, [pc, #364]	@ (80065cc <UART_SetConfig+0x6a8>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d130      	bne.n	80064c4 <UART_SetConfig+0x5a0>
 8006462:	4b57      	ldr	r3, [pc, #348]	@ (80065c0 <UART_SetConfig+0x69c>)
 8006464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006466:	f003 0307 	and.w	r3, r3, #7
 800646a:	2b05      	cmp	r3, #5
 800646c:	d826      	bhi.n	80064bc <UART_SetConfig+0x598>
 800646e:	a201      	add	r2, pc, #4	@ (adr r2, 8006474 <UART_SetConfig+0x550>)
 8006470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006474:	0800648d 	.word	0x0800648d
 8006478:	08006495 	.word	0x08006495
 800647c:	0800649d 	.word	0x0800649d
 8006480:	080064a5 	.word	0x080064a5
 8006484:	080064ad 	.word	0x080064ad
 8006488:	080064b5 	.word	0x080064b5
 800648c:	2302      	movs	r3, #2
 800648e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006492:	e01a      	b.n	80064ca <UART_SetConfig+0x5a6>
 8006494:	2304      	movs	r3, #4
 8006496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800649a:	e016      	b.n	80064ca <UART_SetConfig+0x5a6>
 800649c:	2308      	movs	r3, #8
 800649e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064a2:	e012      	b.n	80064ca <UART_SetConfig+0x5a6>
 80064a4:	2310      	movs	r3, #16
 80064a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064aa:	e00e      	b.n	80064ca <UART_SetConfig+0x5a6>
 80064ac:	2320      	movs	r3, #32
 80064ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064b2:	e00a      	b.n	80064ca <UART_SetConfig+0x5a6>
 80064b4:	2340      	movs	r3, #64	@ 0x40
 80064b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ba:	e006      	b.n	80064ca <UART_SetConfig+0x5a6>
 80064bc:	2380      	movs	r3, #128	@ 0x80
 80064be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064c2:	e002      	b.n	80064ca <UART_SetConfig+0x5a6>
 80064c4:	2380      	movs	r3, #128	@ 0x80
 80064c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a3f      	ldr	r2, [pc, #252]	@ (80065cc <UART_SetConfig+0x6a8>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	f040 80f8 	bne.w	80066c6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80064da:	2b20      	cmp	r3, #32
 80064dc:	dc46      	bgt.n	800656c <UART_SetConfig+0x648>
 80064de:	2b02      	cmp	r3, #2
 80064e0:	f2c0 8082 	blt.w	80065e8 <UART_SetConfig+0x6c4>
 80064e4:	3b02      	subs	r3, #2
 80064e6:	2b1e      	cmp	r3, #30
 80064e8:	d87e      	bhi.n	80065e8 <UART_SetConfig+0x6c4>
 80064ea:	a201      	add	r2, pc, #4	@ (adr r2, 80064f0 <UART_SetConfig+0x5cc>)
 80064ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f0:	08006573 	.word	0x08006573
 80064f4:	080065e9 	.word	0x080065e9
 80064f8:	0800657b 	.word	0x0800657b
 80064fc:	080065e9 	.word	0x080065e9
 8006500:	080065e9 	.word	0x080065e9
 8006504:	080065e9 	.word	0x080065e9
 8006508:	0800658b 	.word	0x0800658b
 800650c:	080065e9 	.word	0x080065e9
 8006510:	080065e9 	.word	0x080065e9
 8006514:	080065e9 	.word	0x080065e9
 8006518:	080065e9 	.word	0x080065e9
 800651c:	080065e9 	.word	0x080065e9
 8006520:	080065e9 	.word	0x080065e9
 8006524:	080065e9 	.word	0x080065e9
 8006528:	0800659b 	.word	0x0800659b
 800652c:	080065e9 	.word	0x080065e9
 8006530:	080065e9 	.word	0x080065e9
 8006534:	080065e9 	.word	0x080065e9
 8006538:	080065e9 	.word	0x080065e9
 800653c:	080065e9 	.word	0x080065e9
 8006540:	080065e9 	.word	0x080065e9
 8006544:	080065e9 	.word	0x080065e9
 8006548:	080065e9 	.word	0x080065e9
 800654c:	080065e9 	.word	0x080065e9
 8006550:	080065e9 	.word	0x080065e9
 8006554:	080065e9 	.word	0x080065e9
 8006558:	080065e9 	.word	0x080065e9
 800655c:	080065e9 	.word	0x080065e9
 8006560:	080065e9 	.word	0x080065e9
 8006564:	080065e9 	.word	0x080065e9
 8006568:	080065db 	.word	0x080065db
 800656c:	2b40      	cmp	r3, #64	@ 0x40
 800656e:	d037      	beq.n	80065e0 <UART_SetConfig+0x6bc>
 8006570:	e03a      	b.n	80065e8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006572:	f7fe f8d7 	bl	8004724 <HAL_RCCEx_GetD3PCLK1Freq>
 8006576:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006578:	e03c      	b.n	80065f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800657a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800657e:	4618      	mov	r0, r3
 8006580:	f7fe f8e6 	bl	8004750 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006588:	e034      	b.n	80065f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800658a:	f107 0318 	add.w	r3, r7, #24
 800658e:	4618      	mov	r0, r3
 8006590:	f7fe fa32 	bl	80049f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006598:	e02c      	b.n	80065f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800659a:	4b09      	ldr	r3, [pc, #36]	@ (80065c0 <UART_SetConfig+0x69c>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0320 	and.w	r3, r3, #32
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d016      	beq.n	80065d4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80065a6:	4b06      	ldr	r3, [pc, #24]	@ (80065c0 <UART_SetConfig+0x69c>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	08db      	lsrs	r3, r3, #3
 80065ac:	f003 0303 	and.w	r3, r3, #3
 80065b0:	4a07      	ldr	r2, [pc, #28]	@ (80065d0 <UART_SetConfig+0x6ac>)
 80065b2:	fa22 f303 	lsr.w	r3, r2, r3
 80065b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065b8:	e01c      	b.n	80065f4 <UART_SetConfig+0x6d0>
 80065ba:	bf00      	nop
 80065bc:	40011400 	.word	0x40011400
 80065c0:	58024400 	.word	0x58024400
 80065c4:	40007800 	.word	0x40007800
 80065c8:	40007c00 	.word	0x40007c00
 80065cc:	58000c00 	.word	0x58000c00
 80065d0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80065d4:	4b9d      	ldr	r3, [pc, #628]	@ (800684c <UART_SetConfig+0x928>)
 80065d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065d8:	e00c      	b.n	80065f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80065da:	4b9d      	ldr	r3, [pc, #628]	@ (8006850 <UART_SetConfig+0x92c>)
 80065dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065de:	e009      	b.n	80065f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065e6:	e005      	b.n	80065f4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80065e8:	2300      	movs	r3, #0
 80065ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80065f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 81de 	beq.w	80069b8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006600:	4a94      	ldr	r2, [pc, #592]	@ (8006854 <UART_SetConfig+0x930>)
 8006602:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006606:	461a      	mov	r2, r3
 8006608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800660a:	fbb3 f3f2 	udiv	r3, r3, r2
 800660e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	4613      	mov	r3, r2
 8006616:	005b      	lsls	r3, r3, #1
 8006618:	4413      	add	r3, r2
 800661a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800661c:	429a      	cmp	r2, r3
 800661e:	d305      	bcc.n	800662c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006628:	429a      	cmp	r2, r3
 800662a:	d903      	bls.n	8006634 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006632:	e1c1      	b.n	80069b8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006636:	2200      	movs	r2, #0
 8006638:	60bb      	str	r3, [r7, #8]
 800663a:	60fa      	str	r2, [r7, #12]
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006640:	4a84      	ldr	r2, [pc, #528]	@ (8006854 <UART_SetConfig+0x930>)
 8006642:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006646:	b29b      	uxth	r3, r3
 8006648:	2200      	movs	r2, #0
 800664a:	603b      	str	r3, [r7, #0]
 800664c:	607a      	str	r2, [r7, #4]
 800664e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006652:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006656:	f7f9 fe3f 	bl	80002d8 <__aeabi_uldivmod>
 800665a:	4602      	mov	r2, r0
 800665c:	460b      	mov	r3, r1
 800665e:	4610      	mov	r0, r2
 8006660:	4619      	mov	r1, r3
 8006662:	f04f 0200 	mov.w	r2, #0
 8006666:	f04f 0300 	mov.w	r3, #0
 800666a:	020b      	lsls	r3, r1, #8
 800666c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006670:	0202      	lsls	r2, r0, #8
 8006672:	6979      	ldr	r1, [r7, #20]
 8006674:	6849      	ldr	r1, [r1, #4]
 8006676:	0849      	lsrs	r1, r1, #1
 8006678:	2000      	movs	r0, #0
 800667a:	460c      	mov	r4, r1
 800667c:	4605      	mov	r5, r0
 800667e:	eb12 0804 	adds.w	r8, r2, r4
 8006682:	eb43 0905 	adc.w	r9, r3, r5
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	469a      	mov	sl, r3
 800668e:	4693      	mov	fp, r2
 8006690:	4652      	mov	r2, sl
 8006692:	465b      	mov	r3, fp
 8006694:	4640      	mov	r0, r8
 8006696:	4649      	mov	r1, r9
 8006698:	f7f9 fe1e 	bl	80002d8 <__aeabi_uldivmod>
 800669c:	4602      	mov	r2, r0
 800669e:	460b      	mov	r3, r1
 80066a0:	4613      	mov	r3, r2
 80066a2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80066a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066aa:	d308      	bcc.n	80066be <UART_SetConfig+0x79a>
 80066ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066b2:	d204      	bcs.n	80066be <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066ba:	60da      	str	r2, [r3, #12]
 80066bc:	e17c      	b.n	80069b8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80066c4:	e178      	b.n	80069b8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066ce:	f040 80c5 	bne.w	800685c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80066d2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80066d6:	2b20      	cmp	r3, #32
 80066d8:	dc48      	bgt.n	800676c <UART_SetConfig+0x848>
 80066da:	2b00      	cmp	r3, #0
 80066dc:	db7b      	blt.n	80067d6 <UART_SetConfig+0x8b2>
 80066de:	2b20      	cmp	r3, #32
 80066e0:	d879      	bhi.n	80067d6 <UART_SetConfig+0x8b2>
 80066e2:	a201      	add	r2, pc, #4	@ (adr r2, 80066e8 <UART_SetConfig+0x7c4>)
 80066e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e8:	08006773 	.word	0x08006773
 80066ec:	0800677b 	.word	0x0800677b
 80066f0:	080067d7 	.word	0x080067d7
 80066f4:	080067d7 	.word	0x080067d7
 80066f8:	08006783 	.word	0x08006783
 80066fc:	080067d7 	.word	0x080067d7
 8006700:	080067d7 	.word	0x080067d7
 8006704:	080067d7 	.word	0x080067d7
 8006708:	08006793 	.word	0x08006793
 800670c:	080067d7 	.word	0x080067d7
 8006710:	080067d7 	.word	0x080067d7
 8006714:	080067d7 	.word	0x080067d7
 8006718:	080067d7 	.word	0x080067d7
 800671c:	080067d7 	.word	0x080067d7
 8006720:	080067d7 	.word	0x080067d7
 8006724:	080067d7 	.word	0x080067d7
 8006728:	080067a3 	.word	0x080067a3
 800672c:	080067d7 	.word	0x080067d7
 8006730:	080067d7 	.word	0x080067d7
 8006734:	080067d7 	.word	0x080067d7
 8006738:	080067d7 	.word	0x080067d7
 800673c:	080067d7 	.word	0x080067d7
 8006740:	080067d7 	.word	0x080067d7
 8006744:	080067d7 	.word	0x080067d7
 8006748:	080067d7 	.word	0x080067d7
 800674c:	080067d7 	.word	0x080067d7
 8006750:	080067d7 	.word	0x080067d7
 8006754:	080067d7 	.word	0x080067d7
 8006758:	080067d7 	.word	0x080067d7
 800675c:	080067d7 	.word	0x080067d7
 8006760:	080067d7 	.word	0x080067d7
 8006764:	080067d7 	.word	0x080067d7
 8006768:	080067c9 	.word	0x080067c9
 800676c:	2b40      	cmp	r3, #64	@ 0x40
 800676e:	d02e      	beq.n	80067ce <UART_SetConfig+0x8aa>
 8006770:	e031      	b.n	80067d6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006772:	f7fc fda1 	bl	80032b8 <HAL_RCC_GetPCLK1Freq>
 8006776:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006778:	e033      	b.n	80067e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800677a:	f7fc fdb3 	bl	80032e4 <HAL_RCC_GetPCLK2Freq>
 800677e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006780:	e02f      	b.n	80067e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006786:	4618      	mov	r0, r3
 8006788:	f7fd ffe2 	bl	8004750 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800678c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006790:	e027      	b.n	80067e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006792:	f107 0318 	add.w	r3, r7, #24
 8006796:	4618      	mov	r0, r3
 8006798:	f7fe f92e 	bl	80049f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067a0:	e01f      	b.n	80067e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006858 <UART_SetConfig+0x934>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0320 	and.w	r3, r3, #32
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d009      	beq.n	80067c2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80067ae:	4b2a      	ldr	r3, [pc, #168]	@ (8006858 <UART_SetConfig+0x934>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	08db      	lsrs	r3, r3, #3
 80067b4:	f003 0303 	and.w	r3, r3, #3
 80067b8:	4a24      	ldr	r2, [pc, #144]	@ (800684c <UART_SetConfig+0x928>)
 80067ba:	fa22 f303 	lsr.w	r3, r2, r3
 80067be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80067c0:	e00f      	b.n	80067e2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80067c2:	4b22      	ldr	r3, [pc, #136]	@ (800684c <UART_SetConfig+0x928>)
 80067c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067c6:	e00c      	b.n	80067e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80067c8:	4b21      	ldr	r3, [pc, #132]	@ (8006850 <UART_SetConfig+0x92c>)
 80067ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067cc:	e009      	b.n	80067e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067d4:	e005      	b.n	80067e2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80067d6:	2300      	movs	r3, #0
 80067d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80067e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f000 80e7 	beq.w	80069b8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ee:	4a19      	ldr	r2, [pc, #100]	@ (8006854 <UART_SetConfig+0x930>)
 80067f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067f4:	461a      	mov	r2, r3
 80067f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80067fc:	005a      	lsls	r2, r3, #1
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	085b      	lsrs	r3, r3, #1
 8006804:	441a      	add	r2, r3
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	fbb2 f3f3 	udiv	r3, r2, r3
 800680e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006812:	2b0f      	cmp	r3, #15
 8006814:	d916      	bls.n	8006844 <UART_SetConfig+0x920>
 8006816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800681c:	d212      	bcs.n	8006844 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800681e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006820:	b29b      	uxth	r3, r3
 8006822:	f023 030f 	bic.w	r3, r3, #15
 8006826:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800682a:	085b      	lsrs	r3, r3, #1
 800682c:	b29b      	uxth	r3, r3
 800682e:	f003 0307 	and.w	r3, r3, #7
 8006832:	b29a      	uxth	r2, r3
 8006834:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006836:	4313      	orrs	r3, r2
 8006838:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006840:	60da      	str	r2, [r3, #12]
 8006842:	e0b9      	b.n	80069b8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800684a:	e0b5      	b.n	80069b8 <UART_SetConfig+0xa94>
 800684c:	03d09000 	.word	0x03d09000
 8006850:	003d0900 	.word	0x003d0900
 8006854:	08007ec4 	.word	0x08007ec4
 8006858:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800685c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006860:	2b20      	cmp	r3, #32
 8006862:	dc49      	bgt.n	80068f8 <UART_SetConfig+0x9d4>
 8006864:	2b00      	cmp	r3, #0
 8006866:	db7c      	blt.n	8006962 <UART_SetConfig+0xa3e>
 8006868:	2b20      	cmp	r3, #32
 800686a:	d87a      	bhi.n	8006962 <UART_SetConfig+0xa3e>
 800686c:	a201      	add	r2, pc, #4	@ (adr r2, 8006874 <UART_SetConfig+0x950>)
 800686e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006872:	bf00      	nop
 8006874:	080068ff 	.word	0x080068ff
 8006878:	08006907 	.word	0x08006907
 800687c:	08006963 	.word	0x08006963
 8006880:	08006963 	.word	0x08006963
 8006884:	0800690f 	.word	0x0800690f
 8006888:	08006963 	.word	0x08006963
 800688c:	08006963 	.word	0x08006963
 8006890:	08006963 	.word	0x08006963
 8006894:	0800691f 	.word	0x0800691f
 8006898:	08006963 	.word	0x08006963
 800689c:	08006963 	.word	0x08006963
 80068a0:	08006963 	.word	0x08006963
 80068a4:	08006963 	.word	0x08006963
 80068a8:	08006963 	.word	0x08006963
 80068ac:	08006963 	.word	0x08006963
 80068b0:	08006963 	.word	0x08006963
 80068b4:	0800692f 	.word	0x0800692f
 80068b8:	08006963 	.word	0x08006963
 80068bc:	08006963 	.word	0x08006963
 80068c0:	08006963 	.word	0x08006963
 80068c4:	08006963 	.word	0x08006963
 80068c8:	08006963 	.word	0x08006963
 80068cc:	08006963 	.word	0x08006963
 80068d0:	08006963 	.word	0x08006963
 80068d4:	08006963 	.word	0x08006963
 80068d8:	08006963 	.word	0x08006963
 80068dc:	08006963 	.word	0x08006963
 80068e0:	08006963 	.word	0x08006963
 80068e4:	08006963 	.word	0x08006963
 80068e8:	08006963 	.word	0x08006963
 80068ec:	08006963 	.word	0x08006963
 80068f0:	08006963 	.word	0x08006963
 80068f4:	08006955 	.word	0x08006955
 80068f8:	2b40      	cmp	r3, #64	@ 0x40
 80068fa:	d02e      	beq.n	800695a <UART_SetConfig+0xa36>
 80068fc:	e031      	b.n	8006962 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068fe:	f7fc fcdb 	bl	80032b8 <HAL_RCC_GetPCLK1Freq>
 8006902:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006904:	e033      	b.n	800696e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006906:	f7fc fced 	bl	80032e4 <HAL_RCC_GetPCLK2Freq>
 800690a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800690c:	e02f      	b.n	800696e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800690e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006912:	4618      	mov	r0, r3
 8006914:	f7fd ff1c 	bl	8004750 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800691c:	e027      	b.n	800696e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800691e:	f107 0318 	add.w	r3, r7, #24
 8006922:	4618      	mov	r0, r3
 8006924:	f7fe f868 	bl	80049f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800692c:	e01f      	b.n	800696e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800692e:	4b2d      	ldr	r3, [pc, #180]	@ (80069e4 <UART_SetConfig+0xac0>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0320 	and.w	r3, r3, #32
 8006936:	2b00      	cmp	r3, #0
 8006938:	d009      	beq.n	800694e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800693a:	4b2a      	ldr	r3, [pc, #168]	@ (80069e4 <UART_SetConfig+0xac0>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	08db      	lsrs	r3, r3, #3
 8006940:	f003 0303 	and.w	r3, r3, #3
 8006944:	4a28      	ldr	r2, [pc, #160]	@ (80069e8 <UART_SetConfig+0xac4>)
 8006946:	fa22 f303 	lsr.w	r3, r2, r3
 800694a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800694c:	e00f      	b.n	800696e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800694e:	4b26      	ldr	r3, [pc, #152]	@ (80069e8 <UART_SetConfig+0xac4>)
 8006950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006952:	e00c      	b.n	800696e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006954:	4b25      	ldr	r3, [pc, #148]	@ (80069ec <UART_SetConfig+0xac8>)
 8006956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006958:	e009      	b.n	800696e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800695a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800695e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006960:	e005      	b.n	800696e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006962:	2300      	movs	r3, #0
 8006964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800696c:	bf00      	nop
    }

    if (pclk != 0U)
 800696e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006970:	2b00      	cmp	r3, #0
 8006972:	d021      	beq.n	80069b8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006978:	4a1d      	ldr	r2, [pc, #116]	@ (80069f0 <UART_SetConfig+0xacc>)
 800697a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800697e:	461a      	mov	r2, r3
 8006980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006982:	fbb3 f2f2 	udiv	r2, r3, r2
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	085b      	lsrs	r3, r3, #1
 800698c:	441a      	add	r2, r3
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	fbb2 f3f3 	udiv	r3, r2, r3
 8006996:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699a:	2b0f      	cmp	r3, #15
 800699c:	d909      	bls.n	80069b2 <UART_SetConfig+0xa8e>
 800699e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a4:	d205      	bcs.n	80069b2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	60da      	str	r2, [r3, #12]
 80069b0:	e002      	b.n	80069b8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	2200      	movs	r2, #0
 80069cc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2200      	movs	r2, #0
 80069d2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80069d4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3748      	adds	r7, #72	@ 0x48
 80069dc:	46bd      	mov	sp, r7
 80069de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069e2:	bf00      	nop
 80069e4:	58024400 	.word	0x58024400
 80069e8:	03d09000 	.word	0x03d09000
 80069ec:	003d0900 	.word	0x003d0900
 80069f0:	08007ec4 	.word	0x08007ec4

080069f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a00:	f003 0308 	and.w	r3, r3, #8
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00a      	beq.n	8006a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	430a      	orrs	r2, r1
 8006a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a22:	f003 0301 	and.w	r3, r3, #1
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	430a      	orrs	r2, r1
 8006a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00a      	beq.n	8006a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00a      	beq.n	8006a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	430a      	orrs	r2, r1
 8006a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00a      	beq.n	8006aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	430a      	orrs	r2, r1
 8006aa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aaa:	f003 0320 	and.w	r3, r3, #32
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d01a      	beq.n	8006b0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006af2:	d10a      	bne.n	8006b0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00a      	beq.n	8006b2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	605a      	str	r2, [r3, #4]
  }
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b098      	sub	sp, #96	@ 0x60
 8006b3c:	af02      	add	r7, sp, #8
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b48:	f7fa faf4 	bl	8001134 <HAL_GetTick>
 8006b4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0308 	and.w	r3, r3, #8
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d12f      	bne.n	8006bbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b64:	2200      	movs	r2, #0
 8006b66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f88e 	bl	8006c8c <UART_WaitOnFlagUntilTimeout>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d022      	beq.n	8006bbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7e:	e853 3f00 	ldrex	r3, [r3]
 8006b82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b9c:	e841 2300 	strex	r3, r2, [r1]
 8006ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d1e6      	bne.n	8006b76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2220      	movs	r2, #32
 8006bac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e063      	b.n	8006c84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0304 	and.w	r3, r3, #4
 8006bc6:	2b04      	cmp	r3, #4
 8006bc8:	d149      	bne.n	8006c5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 f857 	bl	8006c8c <UART_WaitOnFlagUntilTimeout>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d03c      	beq.n	8006c5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	623b      	str	r3, [r7, #32]
   return(result);
 8006bf2:	6a3b      	ldr	r3, [r7, #32]
 8006bf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	461a      	mov	r2, r3
 8006c00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c02:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1e6      	bne.n	8006be4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f023 0301 	bic.w	r3, r3, #1
 8006c2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	3308      	adds	r3, #8
 8006c34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c36:	61fa      	str	r2, [r7, #28]
 8006c38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3a:	69b9      	ldr	r1, [r7, #24]
 8006c3c:	69fa      	ldr	r2, [r7, #28]
 8006c3e:	e841 2300 	strex	r3, r2, [r1]
 8006c42:	617b      	str	r3, [r7, #20]
   return(result);
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1e5      	bne.n	8006c16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e012      	b.n	8006c84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2220      	movs	r2, #32
 8006c62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3758      	adds	r7, #88	@ 0x58
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	603b      	str	r3, [r7, #0]
 8006c98:	4613      	mov	r3, r2
 8006c9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9c:	e04f      	b.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca4:	d04b      	beq.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ca6:	f7fa fa45 	bl	8001134 <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	69ba      	ldr	r2, [r7, #24]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d302      	bcc.n	8006cbc <UART_WaitOnFlagUntilTimeout+0x30>
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e04e      	b.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0304 	and.w	r3, r3, #4
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d037      	beq.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	2b80      	cmp	r3, #128	@ 0x80
 8006cd2:	d034      	beq.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2b40      	cmp	r3, #64	@ 0x40
 8006cd8:	d031      	beq.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	f003 0308 	and.w	r3, r3, #8
 8006ce4:	2b08      	cmp	r3, #8
 8006ce6:	d110      	bne.n	8006d0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2208      	movs	r2, #8
 8006cee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f000 f95b 	bl	8006fac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2208      	movs	r2, #8
 8006cfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e029      	b.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d18:	d111      	bne.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d24:	68f8      	ldr	r0, [r7, #12]
 8006d26:	f000 f941 	bl	8006fac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e00f      	b.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	69da      	ldr	r2, [r3, #28]
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	4013      	ands	r3, r2
 8006d48:	68ba      	ldr	r2, [r7, #8]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	bf0c      	ite	eq
 8006d4e:	2301      	moveq	r3, #1
 8006d50:	2300      	movne	r3, #0
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	461a      	mov	r2, r3
 8006d56:	79fb      	ldrb	r3, [r7, #7]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d0a0      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3710      	adds	r7, #16
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
	...

08006d68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b0a3      	sub	sp, #140	@ 0x8c
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	4613      	mov	r3, r2
 8006d74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	68ba      	ldr	r2, [r7, #8]
 8006d7a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	88fa      	ldrh	r2, [r7, #6]
 8006d80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	88fa      	ldrh	r2, [r7, #6]
 8006d88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d9a:	d10e      	bne.n	8006dba <UART_Start_Receive_IT+0x52>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d105      	bne.n	8006db0 <UART_Start_Receive_IT+0x48>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006daa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006dae:	e02d      	b.n	8006e0c <UART_Start_Receive_IT+0xa4>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	22ff      	movs	r2, #255	@ 0xff
 8006db4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006db8:	e028      	b.n	8006e0c <UART_Start_Receive_IT+0xa4>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10d      	bne.n	8006dde <UART_Start_Receive_IT+0x76>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d104      	bne.n	8006dd4 <UART_Start_Receive_IT+0x6c>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	22ff      	movs	r2, #255	@ 0xff
 8006dce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006dd2:	e01b      	b.n	8006e0c <UART_Start_Receive_IT+0xa4>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	227f      	movs	r2, #127	@ 0x7f
 8006dd8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ddc:	e016      	b.n	8006e0c <UART_Start_Receive_IT+0xa4>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006de6:	d10d      	bne.n	8006e04 <UART_Start_Receive_IT+0x9c>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d104      	bne.n	8006dfa <UART_Start_Receive_IT+0x92>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	227f      	movs	r2, #127	@ 0x7f
 8006df4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006df8:	e008      	b.n	8006e0c <UART_Start_Receive_IT+0xa4>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	223f      	movs	r2, #63	@ 0x3f
 8006dfe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e02:	e003      	b.n	8006e0c <UART_Start_Receive_IT+0xa4>
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2222      	movs	r2, #34	@ 0x22
 8006e18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3308      	adds	r3, #8
 8006e22:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006e2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e2e:	f043 0301 	orr.w	r3, r3, #1
 8006e32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	3308      	adds	r3, #8
 8006e3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006e40:	673a      	str	r2, [r7, #112]	@ 0x70
 8006e42:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006e46:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006e4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e3      	bne.n	8006e1c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e5c:	d14f      	bne.n	8006efe <UART_Start_Receive_IT+0x196>
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e64:	88fa      	ldrh	r2, [r7, #6]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d349      	bcc.n	8006efe <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e72:	d107      	bne.n	8006e84 <UART_Start_Receive_IT+0x11c>
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d103      	bne.n	8006e84 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	4a47      	ldr	r2, [pc, #284]	@ (8006f9c <UART_Start_Receive_IT+0x234>)
 8006e80:	675a      	str	r2, [r3, #116]	@ 0x74
 8006e82:	e002      	b.n	8006e8a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	4a46      	ldr	r2, [pc, #280]	@ (8006fa0 <UART_Start_Receive_IT+0x238>)
 8006e88:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d01a      	beq.n	8006ec8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e9a:	e853 3f00 	ldrex	r3, [r3]
 8006e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006ea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ea6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006eb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006eb6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006eba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006ebc:	e841 2300 	strex	r3, r2, [r1]
 8006ec0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006ec2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1e4      	bne.n	8006e92 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3308      	adds	r3, #8
 8006ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ede:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006ee8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006eea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006eee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e5      	bne.n	8006ec8 <UART_Start_Receive_IT+0x160>
 8006efc:	e046      	b.n	8006f8c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f06:	d107      	bne.n	8006f18 <UART_Start_Receive_IT+0x1b0>
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d103      	bne.n	8006f18 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	4a24      	ldr	r2, [pc, #144]	@ (8006fa4 <UART_Start_Receive_IT+0x23c>)
 8006f14:	675a      	str	r2, [r3, #116]	@ 0x74
 8006f16:	e002      	b.n	8006f1e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	4a23      	ldr	r2, [pc, #140]	@ (8006fa8 <UART_Start_Receive_IT+0x240>)
 8006f1c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	691b      	ldr	r3, [r3, #16]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d019      	beq.n	8006f5a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	e853 3f00 	ldrex	r3, [r3]
 8006f32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f36:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006f3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	461a      	mov	r2, r3
 8006f42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f44:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f46:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f4c:	e841 2300 	strex	r3, r2, [r1]
 8006f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1e6      	bne.n	8006f26 <UART_Start_Receive_IT+0x1be>
 8006f58:	e018      	b.n	8006f8c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	613b      	str	r3, [r7, #16]
   return(result);
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	f043 0320 	orr.w	r3, r3, #32
 8006f6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	461a      	mov	r2, r3
 8006f76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f78:	623b      	str	r3, [r7, #32]
 8006f7a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7c:	69f9      	ldr	r1, [r7, #28]
 8006f7e:	6a3a      	ldr	r2, [r7, #32]
 8006f80:	e841 2300 	strex	r3, r2, [r1]
 8006f84:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1e6      	bne.n	8006f5a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	378c      	adds	r7, #140	@ 0x8c
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	080077c9 	.word	0x080077c9
 8006fa0:	08007465 	.word	0x08007465
 8006fa4:	080072ad 	.word	0x080072ad
 8006fa8:	080070f5 	.word	0x080070f5

08006fac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b095      	sub	sp, #84	@ 0x54
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fd4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1e6      	bne.n	8006fb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	3308      	adds	r3, #8
 8006fec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fee:	6a3b      	ldr	r3, [r7, #32]
 8006ff0:	e853 3f00 	ldrex	r3, [r3]
 8006ff4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ff6:	69fa      	ldr	r2, [r7, #28]
 8006ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8007074 <UART_EndRxTransfer+0xc8>)
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	3308      	adds	r3, #8
 8007004:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007006:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007008:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800700c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800700e:	e841 2300 	strex	r3, r2, [r1]
 8007012:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1e5      	bne.n	8006fe6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800701e:	2b01      	cmp	r3, #1
 8007020:	d118      	bne.n	8007054 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	e853 3f00 	ldrex	r3, [r3]
 800702e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	f023 0310 	bic.w	r3, r3, #16
 8007036:	647b      	str	r3, [r7, #68]	@ 0x44
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	461a      	mov	r2, r3
 800703e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007040:	61bb      	str	r3, [r7, #24]
 8007042:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007044:	6979      	ldr	r1, [r7, #20]
 8007046:	69ba      	ldr	r2, [r7, #24]
 8007048:	e841 2300 	strex	r3, r2, [r1]
 800704c:	613b      	str	r3, [r7, #16]
   return(result);
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e6      	bne.n	8007022 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2220      	movs	r2, #32
 8007058:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007068:	bf00      	nop
 800706a:	3754      	adds	r7, #84	@ 0x54
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr
 8007074:	effffffe 	.word	0xeffffffe

08007078 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007084:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f7fe ff32 	bl	8005ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007094:	bf00      	nop
 8007096:	3710      	adds	r7, #16
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b088      	sub	sp, #32
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	e853 3f00 	ldrex	r3, [r3]
 80070b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070b8:	61fb      	str	r3, [r7, #28]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	461a      	mov	r2, r3
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	61bb      	str	r3, [r7, #24]
 80070c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	6979      	ldr	r1, [r7, #20]
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	e841 2300 	strex	r3, r2, [r1]
 80070ce:	613b      	str	r3, [r7, #16]
   return(result);
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1e6      	bne.n	80070a4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2220      	movs	r2, #32
 80070da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7fe fefd 	bl	8005ee4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070ea:	bf00      	nop
 80070ec:	3720      	adds	r7, #32
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
	...

080070f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b09c      	sub	sp, #112	@ 0x70
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007102:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800710c:	2b22      	cmp	r3, #34	@ 0x22
 800710e:	f040 80be 	bne.w	800728e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007118:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800711c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007120:	b2d9      	uxtb	r1, r3
 8007122:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007126:	b2da      	uxtb	r2, r3
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800712c:	400a      	ands	r2, r1
 800712e:	b2d2      	uxtb	r2, r2
 8007130:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007136:	1c5a      	adds	r2, r3, #1
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007142:	b29b      	uxth	r3, r3
 8007144:	3b01      	subs	r3, #1
 8007146:	b29a      	uxth	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007154:	b29b      	uxth	r3, r3
 8007156:	2b00      	cmp	r3, #0
 8007158:	f040 80a1 	bne.w	800729e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007164:	e853 3f00 	ldrex	r3, [r3]
 8007168:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800716a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800716c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007170:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	461a      	mov	r2, r3
 8007178:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800717a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800717c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007180:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007182:	e841 2300 	strex	r3, r2, [r1]
 8007186:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007188:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800718a:	2b00      	cmp	r3, #0
 800718c:	d1e6      	bne.n	800715c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3308      	adds	r3, #8
 8007194:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007198:	e853 3f00 	ldrex	r3, [r3]
 800719c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800719e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071a0:	f023 0301 	bic.w	r3, r3, #1
 80071a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3308      	adds	r3, #8
 80071ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80071ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80071b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071b6:	e841 2300 	strex	r3, r2, [r1]
 80071ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1e5      	bne.n	800718e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2220      	movs	r2, #32
 80071c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a33      	ldr	r2, [pc, #204]	@ (80072a8 <UART_RxISR_8BIT+0x1b4>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d01f      	beq.n	8007220 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d018      	beq.n	8007220 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f6:	e853 3f00 	ldrex	r3, [r3]
 80071fa:	623b      	str	r3, [r7, #32]
   return(result);
 80071fc:	6a3b      	ldr	r3, [r7, #32]
 80071fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007202:	663b      	str	r3, [r7, #96]	@ 0x60
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	461a      	mov	r2, r3
 800720a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800720c:	633b      	str	r3, [r7, #48]	@ 0x30
 800720e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007210:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007212:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007214:	e841 2300 	strex	r3, r2, [r1]
 8007218:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800721a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1e6      	bne.n	80071ee <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007224:	2b01      	cmp	r3, #1
 8007226:	d12e      	bne.n	8007286 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	e853 3f00 	ldrex	r3, [r3]
 800723a:	60fb      	str	r3, [r7, #12]
   return(result);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 0310 	bic.w	r3, r3, #16
 8007242:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	461a      	mov	r2, r3
 800724a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800724c:	61fb      	str	r3, [r7, #28]
 800724e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007250:	69b9      	ldr	r1, [r7, #24]
 8007252:	69fa      	ldr	r2, [r7, #28]
 8007254:	e841 2300 	strex	r3, r2, [r1]
 8007258:	617b      	str	r3, [r7, #20]
   return(result);
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d1e6      	bne.n	800722e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	69db      	ldr	r3, [r3, #28]
 8007266:	f003 0310 	and.w	r3, r3, #16
 800726a:	2b10      	cmp	r3, #16
 800726c:	d103      	bne.n	8007276 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2210      	movs	r2, #16
 8007274:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800727c:	4619      	mov	r1, r3
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f7fe fe44 	bl	8005f0c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007284:	e00b      	b.n	800729e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7f9 f9bc 	bl	8000604 <HAL_UART_RxCpltCallback>
}
 800728c:	e007      	b.n	800729e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	699a      	ldr	r2, [r3, #24]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f042 0208 	orr.w	r2, r2, #8
 800729c:	619a      	str	r2, [r3, #24]
}
 800729e:	bf00      	nop
 80072a0:	3770      	adds	r7, #112	@ 0x70
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	bf00      	nop
 80072a8:	58000c00 	.word	0x58000c00

080072ac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b09c      	sub	sp, #112	@ 0x70
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80072ba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072c4:	2b22      	cmp	r3, #34	@ 0x22
 80072c6:	f040 80be 	bne.w	8007446 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072d8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80072da:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80072de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80072e2:	4013      	ands	r3, r2
 80072e4:	b29a      	uxth	r2, r3
 80072e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072e8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ee:	1c9a      	adds	r2, r3, #2
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	3b01      	subs	r3, #1
 80072fe:	b29a      	uxth	r2, r3
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800730c:	b29b      	uxth	r3, r3
 800730e:	2b00      	cmp	r3, #0
 8007310:	f040 80a1 	bne.w	8007456 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800731c:	e853 3f00 	ldrex	r3, [r3]
 8007320:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007322:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007324:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007328:	667b      	str	r3, [r7, #100]	@ 0x64
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007332:	657b      	str	r3, [r7, #84]	@ 0x54
 8007334:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007336:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007338:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800733a:	e841 2300 	strex	r3, r2, [r1]
 800733e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007342:	2b00      	cmp	r3, #0
 8007344:	d1e6      	bne.n	8007314 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	3308      	adds	r3, #8
 800734c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007350:	e853 3f00 	ldrex	r3, [r3]
 8007354:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	f023 0301 	bic.w	r3, r3, #1
 800735c:	663b      	str	r3, [r7, #96]	@ 0x60
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	3308      	adds	r3, #8
 8007364:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007366:	643a      	str	r2, [r7, #64]	@ 0x40
 8007368:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800736c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800736e:	e841 2300 	strex	r3, r2, [r1]
 8007372:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1e5      	bne.n	8007346 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2220      	movs	r2, #32
 800737e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a33      	ldr	r2, [pc, #204]	@ (8007460 <UART_RxISR_16BIT+0x1b4>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d01f      	beq.n	80073d8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d018      	beq.n	80073d8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ac:	6a3b      	ldr	r3, [r7, #32]
 80073ae:	e853 3f00 	ldrex	r3, [r3]
 80073b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	461a      	mov	r2, r3
 80073c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073c6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073cc:	e841 2300 	strex	r3, r2, [r1]
 80073d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1e6      	bne.n	80073a6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d12e      	bne.n	800743e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	e853 3f00 	ldrex	r3, [r3]
 80073f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	f023 0310 	bic.w	r3, r3, #16
 80073fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	461a      	mov	r2, r3
 8007402:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007404:	61bb      	str	r3, [r7, #24]
 8007406:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007408:	6979      	ldr	r1, [r7, #20]
 800740a:	69ba      	ldr	r2, [r7, #24]
 800740c:	e841 2300 	strex	r3, r2, [r1]
 8007410:	613b      	str	r3, [r7, #16]
   return(result);
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1e6      	bne.n	80073e6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	69db      	ldr	r3, [r3, #28]
 800741e:	f003 0310 	and.w	r3, r3, #16
 8007422:	2b10      	cmp	r3, #16
 8007424:	d103      	bne.n	800742e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2210      	movs	r2, #16
 800742c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007434:	4619      	mov	r1, r3
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f7fe fd68 	bl	8005f0c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800743c:	e00b      	b.n	8007456 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f7f9 f8e0 	bl	8000604 <HAL_UART_RxCpltCallback>
}
 8007444:	e007      	b.n	8007456 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	699a      	ldr	r2, [r3, #24]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f042 0208 	orr.w	r2, r2, #8
 8007454:	619a      	str	r2, [r3, #24]
}
 8007456:	bf00      	nop
 8007458:	3770      	adds	r7, #112	@ 0x70
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	58000c00 	.word	0x58000c00

08007464 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b0ac      	sub	sp, #176	@ 0xb0
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007472:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	69db      	ldr	r3, [r3, #28]
 800747c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800749a:	2b22      	cmp	r3, #34	@ 0x22
 800749c:	f040 8181 	bne.w	80077a2 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80074a6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80074aa:	e124      	b.n	80076f6 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80074b6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80074ba:	b2d9      	uxtb	r1, r3
 80074bc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80074c0:	b2da      	uxtb	r2, r3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074c6:	400a      	ands	r2, r1
 80074c8:	b2d2      	uxtb	r2, r2
 80074ca:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074d0:	1c5a      	adds	r2, r3, #1
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074dc:	b29b      	uxth	r3, r3
 80074de:	3b01      	subs	r3, #1
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80074f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074f6:	f003 0307 	and.w	r3, r3, #7
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d053      	beq.n	80075a6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80074fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	2b00      	cmp	r3, #0
 8007508:	d011      	beq.n	800752e <UART_RxISR_8BIT_FIFOEN+0xca>
 800750a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800750e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00b      	beq.n	800752e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2201      	movs	r2, #1
 800751c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007524:	f043 0201 	orr.w	r2, r3, #1
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800752e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007532:	f003 0302 	and.w	r3, r3, #2
 8007536:	2b00      	cmp	r3, #0
 8007538:	d011      	beq.n	800755e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800753a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00b      	beq.n	800755e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2202      	movs	r2, #2
 800754c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007554:	f043 0204 	orr.w	r2, r3, #4
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800755e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007562:	f003 0304 	and.w	r3, r3, #4
 8007566:	2b00      	cmp	r3, #0
 8007568:	d011      	beq.n	800758e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800756a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800756e:	f003 0301 	and.w	r3, r3, #1
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00b      	beq.n	800758e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2204      	movs	r2, #4
 800757c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007584:	f043 0202 	orr.w	r2, r3, #2
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007594:	2b00      	cmp	r3, #0
 8007596:	d006      	beq.n	80075a6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f7fe fcad 	bl	8005ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f040 80a1 	bne.w	80076f6 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075bc:	e853 3f00 	ldrex	r3, [r3]
 80075c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80075c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80075c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	461a      	mov	r2, r3
 80075d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80075d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075d8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80075dc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80075e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e4      	bne.n	80075b4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	3308      	adds	r3, #8
 80075f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075f4:	e853 3f00 	ldrex	r3, [r3]
 80075f8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80075fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075fc:	4b6f      	ldr	r3, [pc, #444]	@ (80077bc <UART_RxISR_8BIT_FIFOEN+0x358>)
 80075fe:	4013      	ands	r3, r2
 8007600:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	3308      	adds	r3, #8
 800760a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800760e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007610:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007612:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007614:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007616:	e841 2300 	strex	r3, r2, [r1]
 800761a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800761c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800761e:	2b00      	cmp	r3, #0
 8007620:	d1e3      	bne.n	80075ea <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a61      	ldr	r2, [pc, #388]	@ (80077c0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d021      	beq.n	8007684 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d01a      	beq.n	8007684 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007654:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007656:	e853 3f00 	ldrex	r3, [r3]
 800765a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800765c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800765e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007662:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	461a      	mov	r2, r3
 800766c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007670:	657b      	str	r3, [r7, #84]	@ 0x54
 8007672:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007676:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007678:	e841 2300 	strex	r3, r2, [r1]
 800767c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800767e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e4      	bne.n	800764e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007688:	2b01      	cmp	r3, #1
 800768a:	d130      	bne.n	80076ee <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800769a:	e853 3f00 	ldrex	r3, [r3]
 800769e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	f023 0310 	bic.w	r3, r3, #16
 80076a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	461a      	mov	r2, r3
 80076b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80076b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076bc:	e841 2300 	strex	r3, r2, [r1]
 80076c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1e4      	bne.n	8007692 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	69db      	ldr	r3, [r3, #28]
 80076ce:	f003 0310 	and.w	r3, r3, #16
 80076d2:	2b10      	cmp	r3, #16
 80076d4:	d103      	bne.n	80076de <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2210      	movs	r2, #16
 80076dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076e4:	4619      	mov	r1, r3
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7fe fc10 	bl	8005f0c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80076ec:	e00e      	b.n	800770c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f7f8 ff88 	bl	8000604 <HAL_UART_RxCpltCallback>
        break;
 80076f4:	e00a      	b.n	800770c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80076f6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d006      	beq.n	800770c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80076fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007702:	f003 0320 	and.w	r3, r3, #32
 8007706:	2b00      	cmp	r3, #0
 8007708:	f47f aed0 	bne.w	80074ac <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007712:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007716:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800771a:	2b00      	cmp	r3, #0
 800771c:	d049      	beq.n	80077b2 <UART_RxISR_8BIT_FIFOEN+0x34e>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007724:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007728:	429a      	cmp	r2, r3
 800772a:	d242      	bcs.n	80077b2 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	6a3b      	ldr	r3, [r7, #32]
 8007736:	e853 3f00 	ldrex	r3, [r3]
 800773a:	61fb      	str	r3, [r7, #28]
   return(result);
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007742:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	3308      	adds	r3, #8
 800774c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007750:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007752:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007754:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007756:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007758:	e841 2300 	strex	r3, r2, [r1]
 800775c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	2b00      	cmp	r3, #0
 8007762:	d1e3      	bne.n	800772c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a17      	ldr	r2, [pc, #92]	@ (80077c4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007768:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	e853 3f00 	ldrex	r3, [r3]
 8007776:	60bb      	str	r3, [r7, #8]
   return(result);
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	f043 0320 	orr.w	r3, r3, #32
 800777e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	461a      	mov	r2, r3
 8007788:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800778c:	61bb      	str	r3, [r7, #24]
 800778e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007790:	6979      	ldr	r1, [r7, #20]
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	e841 2300 	strex	r3, r2, [r1]
 8007798:	613b      	str	r3, [r7, #16]
   return(result);
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d1e4      	bne.n	800776a <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077a0:	e007      	b.n	80077b2 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	699a      	ldr	r2, [r3, #24]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f042 0208 	orr.w	r2, r2, #8
 80077b0:	619a      	str	r2, [r3, #24]
}
 80077b2:	bf00      	nop
 80077b4:	37b0      	adds	r7, #176	@ 0xb0
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	effffffe 	.word	0xeffffffe
 80077c0:	58000c00 	.word	0x58000c00
 80077c4:	080070f5 	.word	0x080070f5

080077c8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b0ae      	sub	sp, #184	@ 0xb8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80077d6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	69db      	ldr	r3, [r3, #28]
 80077e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077fe:	2b22      	cmp	r3, #34	@ 0x22
 8007800:	f040 8185 	bne.w	8007b0e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800780a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800780e:	e128      	b.n	8007a62 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007816:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800781e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007822:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007826:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800782a:	4013      	ands	r3, r2
 800782c:	b29a      	uxth	r2, r3
 800782e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007832:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007838:	1c9a      	adds	r2, r3, #2
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007844:	b29b      	uxth	r3, r3
 8007846:	3b01      	subs	r3, #1
 8007848:	b29a      	uxth	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	69db      	ldr	r3, [r3, #28]
 8007856:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800785a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800785e:	f003 0307 	and.w	r3, r3, #7
 8007862:	2b00      	cmp	r3, #0
 8007864:	d053      	beq.n	800790e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007866:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800786a:	f003 0301 	and.w	r3, r3, #1
 800786e:	2b00      	cmp	r3, #0
 8007870:	d011      	beq.n	8007896 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00b      	beq.n	8007896 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2201      	movs	r2, #1
 8007884:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800788c:	f043 0201 	orr.w	r2, r3, #1
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007896:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800789a:	f003 0302 	and.w	r3, r3, #2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d011      	beq.n	80078c6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80078a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078a6:	f003 0301 	and.w	r3, r3, #1
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00b      	beq.n	80078c6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2202      	movs	r2, #2
 80078b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078bc:	f043 0204 	orr.w	r2, r3, #4
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80078ca:	f003 0304 	and.w	r3, r3, #4
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d011      	beq.n	80078f6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80078d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078d6:	f003 0301 	and.w	r3, r3, #1
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d00b      	beq.n	80078f6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2204      	movs	r2, #4
 80078e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ec:	f043 0202 	orr.w	r2, r3, #2
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d006      	beq.n	800790e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f7fe faf9 	bl	8005ef8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007914:	b29b      	uxth	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	f040 80a3 	bne.w	8007a62 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007924:	e853 3f00 	ldrex	r3, [r3]
 8007928:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800792a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800792c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007930:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	461a      	mov	r2, r3
 800793a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800793e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007942:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007944:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007946:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800794a:	e841 2300 	strex	r3, r2, [r1]
 800794e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007950:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e2      	bne.n	800791c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3308      	adds	r3, #8
 800795c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007960:	e853 3f00 	ldrex	r3, [r3]
 8007964:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007966:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007968:	4b6f      	ldr	r3, [pc, #444]	@ (8007b28 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800796a:	4013      	ands	r3, r2
 800796c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	3308      	adds	r3, #8
 8007976:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800797a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800797c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007980:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007982:	e841 2300 	strex	r3, r2, [r1]
 8007986:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007988:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1e3      	bne.n	8007956 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2220      	movs	r2, #32
 8007992:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a61      	ldr	r2, [pc, #388]	@ (8007b2c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d021      	beq.n	80079f0 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d01a      	beq.n	80079f0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c2:	e853 3f00 	ldrex	r3, [r3]
 80079c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80079ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	461a      	mov	r2, r3
 80079d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80079dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079de:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079e4:	e841 2300 	strex	r3, r2, [r1]
 80079e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1e4      	bne.n	80079ba <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d130      	bne.n	8007a5a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a06:	e853 3f00 	ldrex	r3, [r3]
 8007a0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a0e:	f023 0310 	bic.w	r3, r3, #16
 8007a12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007a20:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a28:	e841 2300 	strex	r3, r2, [r1]
 8007a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1e4      	bne.n	80079fe <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	69db      	ldr	r3, [r3, #28]
 8007a3a:	f003 0310 	and.w	r3, r3, #16
 8007a3e:	2b10      	cmp	r3, #16
 8007a40:	d103      	bne.n	8007a4a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2210      	movs	r2, #16
 8007a48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a50:	4619      	mov	r1, r3
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f7fe fa5a 	bl	8005f0c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007a58:	e00e      	b.n	8007a78 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f7f8 fdd2 	bl	8000604 <HAL_UART_RxCpltCallback>
        break;
 8007a60:	e00a      	b.n	8007a78 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a62:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d006      	beq.n	8007a78 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8007a6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a6e:	f003 0320 	and.w	r3, r3, #32
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f47f aecc 	bne.w	8007810 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a7e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007a82:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d049      	beq.n	8007b1e <UART_RxISR_16BIT_FIFOEN+0x356>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007a90:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d242      	bcs.n	8007b1e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	3308      	adds	r3, #8
 8007a9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa2:	e853 3f00 	ldrex	r3, [r3]
 8007aa6:	623b      	str	r3, [r7, #32]
   return(result);
 8007aa8:	6a3b      	ldr	r3, [r7, #32]
 8007aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007aae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3308      	adds	r3, #8
 8007ab8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007abc:	633a      	str	r2, [r7, #48]	@ 0x30
 8007abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ac2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ac4:	e841 2300 	strex	r3, r2, [r1]
 8007ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1e3      	bne.n	8007a98 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a17      	ldr	r2, [pc, #92]	@ (8007b30 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007ad4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	e853 3f00 	ldrex	r3, [r3]
 8007ae2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f043 0320 	orr.w	r3, r3, #32
 8007aea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	461a      	mov	r2, r3
 8007af4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007af8:	61fb      	str	r3, [r7, #28]
 8007afa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afc:	69b9      	ldr	r1, [r7, #24]
 8007afe:	69fa      	ldr	r2, [r7, #28]
 8007b00:	e841 2300 	strex	r3, r2, [r1]
 8007b04:	617b      	str	r3, [r7, #20]
   return(result);
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1e4      	bne.n	8007ad6 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b0c:	e007      	b.n	8007b1e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	699a      	ldr	r2, [r3, #24]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f042 0208 	orr.w	r2, r2, #8
 8007b1c:	619a      	str	r2, [r3, #24]
}
 8007b1e:	bf00      	nop
 8007b20:	37b8      	adds	r7, #184	@ 0xb8
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	effffffe 	.word	0xeffffffe
 8007b2c:	58000c00 	.word	0x58000c00
 8007b30:	080072ad 	.word	0x080072ad

08007b34 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b3c:	bf00      	nop
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b085      	sub	sp, #20
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b7e:	2b01      	cmp	r3, #1
 8007b80:	d101      	bne.n	8007b86 <HAL_UARTEx_DisableFifoMode+0x16>
 8007b82:	2302      	movs	r3, #2
 8007b84:	e027      	b.n	8007bd6 <HAL_UARTEx_DisableFifoMode+0x66>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2224      	movs	r2, #36	@ 0x24
 8007b92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f022 0201 	bic.w	r2, r2, #1
 8007bac:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007bb4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68fa      	ldr	r2, [r7, #12]
 8007bc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bd4:	2300      	movs	r3, #0
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3714      	adds	r7, #20
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr

08007be2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b084      	sub	sp, #16
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
 8007bea:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d101      	bne.n	8007bfa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007bf6:	2302      	movs	r3, #2
 8007bf8:	e02d      	b.n	8007c56 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2224      	movs	r2, #36	@ 0x24
 8007c06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f022 0201 	bic.w	r2, r2, #1
 8007c20:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	683a      	ldr	r2, [r7, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 f850 	bl	8007cdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	68fa      	ldr	r2, [r7, #12]
 8007c42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2220      	movs	r2, #32
 8007c48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c54:	2300      	movs	r3, #0
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b084      	sub	sp, #16
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d101      	bne.n	8007c76 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c72:	2302      	movs	r3, #2
 8007c74:	e02d      	b.n	8007cd2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2224      	movs	r2, #36	@ 0x24
 8007c82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f022 0201 	bic.w	r2, r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	683a      	ldr	r2, [r7, #0]
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 f812 	bl	8007cdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2220      	movs	r2, #32
 8007cc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
	...

08007cdc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d108      	bne.n	8007cfe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007cfc:	e031      	b.n	8007d62 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007cfe:	2310      	movs	r3, #16
 8007d00:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d02:	2310      	movs	r3, #16
 8007d04:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	0e5b      	lsrs	r3, r3, #25
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	f003 0307 	and.w	r3, r3, #7
 8007d14:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	0f5b      	lsrs	r3, r3, #29
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	f003 0307 	and.w	r3, r3, #7
 8007d24:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d26:	7bbb      	ldrb	r3, [r7, #14]
 8007d28:	7b3a      	ldrb	r2, [r7, #12]
 8007d2a:	4911      	ldr	r1, [pc, #68]	@ (8007d70 <UARTEx_SetNbDataToProcess+0x94>)
 8007d2c:	5c8a      	ldrb	r2, [r1, r2]
 8007d2e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007d32:	7b3a      	ldrb	r2, [r7, #12]
 8007d34:	490f      	ldr	r1, [pc, #60]	@ (8007d74 <UARTEx_SetNbDataToProcess+0x98>)
 8007d36:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d38:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d44:	7bfb      	ldrb	r3, [r7, #15]
 8007d46:	7b7a      	ldrb	r2, [r7, #13]
 8007d48:	4909      	ldr	r1, [pc, #36]	@ (8007d70 <UARTEx_SetNbDataToProcess+0x94>)
 8007d4a:	5c8a      	ldrb	r2, [r1, r2]
 8007d4c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007d50:	7b7a      	ldrb	r2, [r7, #13]
 8007d52:	4908      	ldr	r1, [pc, #32]	@ (8007d74 <UARTEx_SetNbDataToProcess+0x98>)
 8007d54:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d56:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d5a:	b29a      	uxth	r2, r3
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007d62:	bf00      	nop
 8007d64:	3714      	adds	r7, #20
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	08007edc 	.word	0x08007edc
 8007d74:	08007ee4 	.word	0x08007ee4

08007d78 <memset>:
 8007d78:	4402      	add	r2, r0
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d100      	bne.n	8007d82 <memset+0xa>
 8007d80:	4770      	bx	lr
 8007d82:	f803 1b01 	strb.w	r1, [r3], #1
 8007d86:	e7f9      	b.n	8007d7c <memset+0x4>

08007d88 <strstr>:
 8007d88:	780a      	ldrb	r2, [r1, #0]
 8007d8a:	b570      	push	{r4, r5, r6, lr}
 8007d8c:	b96a      	cbnz	r2, 8007daa <strstr+0x22>
 8007d8e:	bd70      	pop	{r4, r5, r6, pc}
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d109      	bne.n	8007da8 <strstr+0x20>
 8007d94:	460c      	mov	r4, r1
 8007d96:	4605      	mov	r5, r0
 8007d98:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d0f6      	beq.n	8007d8e <strstr+0x6>
 8007da0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007da4:	429e      	cmp	r6, r3
 8007da6:	d0f7      	beq.n	8007d98 <strstr+0x10>
 8007da8:	3001      	adds	r0, #1
 8007daa:	7803      	ldrb	r3, [r0, #0]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1ef      	bne.n	8007d90 <strstr+0x8>
 8007db0:	4618      	mov	r0, r3
 8007db2:	e7ec      	b.n	8007d8e <strstr+0x6>

08007db4 <__libc_init_array>:
 8007db4:	b570      	push	{r4, r5, r6, lr}
 8007db6:	4d0d      	ldr	r5, [pc, #52]	@ (8007dec <__libc_init_array+0x38>)
 8007db8:	4c0d      	ldr	r4, [pc, #52]	@ (8007df0 <__libc_init_array+0x3c>)
 8007dba:	1b64      	subs	r4, r4, r5
 8007dbc:	10a4      	asrs	r4, r4, #2
 8007dbe:	2600      	movs	r6, #0
 8007dc0:	42a6      	cmp	r6, r4
 8007dc2:	d109      	bne.n	8007dd8 <__libc_init_array+0x24>
 8007dc4:	4d0b      	ldr	r5, [pc, #44]	@ (8007df4 <__libc_init_array+0x40>)
 8007dc6:	4c0c      	ldr	r4, [pc, #48]	@ (8007df8 <__libc_init_array+0x44>)
 8007dc8:	f000 f826 	bl	8007e18 <_init>
 8007dcc:	1b64      	subs	r4, r4, r5
 8007dce:	10a4      	asrs	r4, r4, #2
 8007dd0:	2600      	movs	r6, #0
 8007dd2:	42a6      	cmp	r6, r4
 8007dd4:	d105      	bne.n	8007de2 <__libc_init_array+0x2e>
 8007dd6:	bd70      	pop	{r4, r5, r6, pc}
 8007dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ddc:	4798      	blx	r3
 8007dde:	3601      	adds	r6, #1
 8007de0:	e7ee      	b.n	8007dc0 <__libc_init_array+0xc>
 8007de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007de6:	4798      	blx	r3
 8007de8:	3601      	adds	r6, #1
 8007dea:	e7f2      	b.n	8007dd2 <__libc_init_array+0x1e>
 8007dec:	08007ef4 	.word	0x08007ef4
 8007df0:	08007ef4 	.word	0x08007ef4
 8007df4:	08007ef4 	.word	0x08007ef4
 8007df8:	08007ef8 	.word	0x08007ef8

08007dfc <memcpy>:
 8007dfc:	440a      	add	r2, r1
 8007dfe:	4291      	cmp	r1, r2
 8007e00:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e04:	d100      	bne.n	8007e08 <memcpy+0xc>
 8007e06:	4770      	bx	lr
 8007e08:	b510      	push	{r4, lr}
 8007e0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e12:	4291      	cmp	r1, r2
 8007e14:	d1f9      	bne.n	8007e0a <memcpy+0xe>
 8007e16:	bd10      	pop	{r4, pc}

08007e18 <_init>:
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	bf00      	nop
 8007e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e1e:	bc08      	pop	{r3}
 8007e20:	469e      	mov	lr, r3
 8007e22:	4770      	bx	lr

08007e24 <_fini>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	bf00      	nop
 8007e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e2a:	bc08      	pop	{r3}
 8007e2c:	469e      	mov	lr, r3
 8007e2e:	4770      	bx	lr
