ARM GAS  /var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SysTick_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	SysTick_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SysTick_Handler:
  27              	.LFB126:
  28              		.file 1 "Src/stm32f3xx_it.c"
   1:Src/stm32f3xx_it.c **** /**
   2:Src/stm32f3xx_it.c ****   ******************************************************************************
   3:Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   4:Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f3xx_it.c ****   ******************************************************************************
   6:Src/stm32f3xx_it.c ****   *
   7:Src/stm32f3xx_it.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
   8:Src/stm32f3xx_it.c ****   *
   9:Src/stm32f3xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f3xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f3xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f3xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f3xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f3xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f3xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f3xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f3xx_it.c ****   *
  20:Src/stm32f3xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f3xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f3xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f3xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f3xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f3xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f3xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f3xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f3xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f3xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32f3xx_it.c ****   *
ARM GAS  /var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s 			page 2


  31:Src/stm32f3xx_it.c ****   ******************************************************************************
  32:Src/stm32f3xx_it.c ****   */
  33:Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f3xx_it.c **** #include "stm32f3xx_hal.h"
  35:Src/stm32f3xx_it.c **** #include "stm32f3xx.h"
  36:Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  37:Src/stm32f3xx_it.c **** 
  38:Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f3xx_it.c **** 
  40:Src/stm32f3xx_it.c **** 
  41:Src/stm32f3xx_it.c **** 
  42:Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  43:Src/stm32f3xx_it.c **** 
  44:Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  45:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  46:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc2;
  47:Src/stm32f3xx_it.c **** 
  48:Src/stm32f3xx_it.c **** /******************************************************************************/
  49:Src/stm32f3xx_it.c **** /*            Cortex-M4 Processor Interruption and Exception Handlers         */
  50:Src/stm32f3xx_it.c **** /******************************************************************************/
  51:Src/stm32f3xx_it.c **** 
  52:Src/stm32f3xx_it.c **** /**
  53:Src/stm32f3xx_it.c **** * @brief This function handles System tick timer.
  54:Src/stm32f3xx_it.c **** */
  55:Src/stm32f3xx_it.c **** void SysTick_Handler(void)
  56:Src/stm32f3xx_it.c **** {
  29              		.loc 1 56 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  57:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
  58:Src/stm32f3xx_it.c **** 
  59:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
  60:Src/stm32f3xx_it.c ****   HAL_IncTick();
  38              		.loc 1 60 3 view .LVU1
  39 0002 FFF7FEFF 		bl	HAL_IncTick
  40              	.LVL0:
  61:Src/stm32f3xx_it.c ****   HAL_SYSTICK_IRQHandler();
  41              		.loc 1 61 3 view .LVU2
  42 0006 FFF7FEFF 		bl	HAL_SYSTICK_IRQHandler
  43              	.LVL1:
  62:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
  63:Src/stm32f3xx_it.c **** 
  64:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
  65:Src/stm32f3xx_it.c **** }
  44              		.loc 1 65 1 is_stmt 0 view .LVU3
  45 000a 08BD     		pop	{r3, pc}
  46              		.cfi_endproc
  47              	.LFE126:
  49              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
  50              		.align	1
  51              		.global	DMA1_Channel1_IRQHandler
ARM GAS  /var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s 			page 3


  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  55              		.fpu fpv4-sp-d16
  57              	DMA1_Channel1_IRQHandler:
  58              	.LFB127:
  66:Src/stm32f3xx_it.c **** 
  67:Src/stm32f3xx_it.c **** /******************************************************************************/
  68:Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
  69:Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
  70:Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
  71:Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
  72:Src/stm32f3xx_it.c **** /******************************************************************************/
  73:Src/stm32f3xx_it.c **** 
  74:Src/stm32f3xx_it.c **** /**
  75:Src/stm32f3xx_it.c **** * @brief This function handles DMA1 channel1 global interrupt.
  76:Src/stm32f3xx_it.c **** */
  77:Src/stm32f3xx_it.c **** void DMA1_Channel1_IRQHandler(void)
  78:Src/stm32f3xx_it.c **** {
  59              		.loc 1 78 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 08B5     		push	{r3, lr}
  64              	.LCFI1:
  65              		.cfi_def_cfa_offset 8
  66              		.cfi_offset 3, -8
  67              		.cfi_offset 14, -4
  79:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  80:Src/stm32f3xx_it.c **** 
  81:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
  82:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
  68              		.loc 1 82 3 view .LVU5
  69 0002 0248     		ldr	r0, .L5
  70 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
  71              	.LVL2:
  83:Src/stm32f3xx_it.c **** 
  84:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  85:Src/stm32f3xx_it.c **** 
  86:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
  87:Src/stm32f3xx_it.c **** }
  72              		.loc 1 87 1 is_stmt 0 view .LVU6
  73 0008 08BD     		pop	{r3, pc}
  74              	.L6:
  75 000a 00BF     		.align	2
  76              	.L5:
  77 000c 00000000 		.word	hdma_adc1
  78              		.cfi_endproc
  79              	.LFE127:
  81              		.section	.text.DMA2_Channel1_IRQHandler,"ax",%progbits
  82              		.align	1
  83              		.global	DMA2_Channel1_IRQHandler
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	DMA2_Channel1_IRQHandler:
ARM GAS  /var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s 			page 4


  90              	.LFB128:
  88:Src/stm32f3xx_it.c **** 
  89:Src/stm32f3xx_it.c **** /**
  90:Src/stm32f3xx_it.c **** * @brief This function handles DMA2 channel1 global interrupt.
  91:Src/stm32f3xx_it.c **** */
  92:Src/stm32f3xx_it.c **** void DMA2_Channel1_IRQHandler(void)
  93:Src/stm32f3xx_it.c **** {
  91              		.loc 1 93 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95 0000 08B5     		push	{r3, lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 3, -8
  99              		.cfi_offset 14, -4
  94:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */
  95:Src/stm32f3xx_it.c **** 
  96:Src/stm32f3xx_it.c ****   /* USER CODE END DMA2_Channel1_IRQn 0 */
  97:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc2);
 100              		.loc 1 97 3 view .LVU8
 101 0002 0248     		ldr	r0, .L9
 102 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 103              	.LVL3:
  98:Src/stm32f3xx_it.c ****   
  99:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */
 100:Src/stm32f3xx_it.c **** 
 101:Src/stm32f3xx_it.c ****   /* USER CODE END DMA2_Channel1_IRQn 1 */
 102:Src/stm32f3xx_it.c **** }
 104              		.loc 1 102 1 is_stmt 0 view .LVU9
 105 0008 08BD     		pop	{r3, pc}
 106              	.L10:
 107 000a 00BF     		.align	2
 108              	.L9:
 109 000c 00000000 		.word	hdma_adc2
 110              		.cfi_endproc
 111              	.LFE128:
 113              		.text
 114              	.Letext0:
 115              		.file 2 "/usr/local/opt/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine/_default_
 116              		.file 3 "/usr/local/opt/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 117              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 118              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 119              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 120              		.file 7 "/usr/local/opt/gcc-arm-none-eabi-8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1/include/std
 121              		.file 8 "/usr/local/opt/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_types.h"
 122              		.file 9 "/usr/local/opt/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/reent.h"
 123              		.file 10 "/usr/local/opt/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/lock.h"
 124              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 125              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 126              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 127              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:18     .text.SysTick_Handler:0000000000000000 $t
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:26     .text.SysTick_Handler:0000000000000000 SysTick_Handler
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:50     .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:57     .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:77     .text.DMA1_Channel1_IRQHandler:000000000000000c $d
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:82     .text.DMA2_Channel1_IRQHandler:0000000000000000 $t
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:89     .text.DMA2_Channel1_IRQHandler:0000000000000000 DMA2_Channel1_IRQHandler
/var/folders/_1/sgnj6dm57r56n1x62bwb5w5h0000gn/T//ccWbPNuH.s:109    .text.DMA2_Channel1_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_SYSTICK_IRQHandler
HAL_DMA_IRQHandler
hdma_adc1
hdma_adc2
