<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Supply Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Supply Controller</div>  </div>
</div><!--header-->
<div class="contents">

<p>SOFTWARE API DEFINITION FOR Supply Controller.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml">Supc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> hardware registers.  <a href="struct_supc.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga91d6cc3df1041f228dd5a7f6efa9a7a0">SUPC_CR_VROFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Voltage Regulator Off  <a href="#ga91d6cc3df1041f228dd5a7f6efa9a7a0">More...</a><br /></td></tr>
<tr class="separator:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988066d0598337ffb5042ef2aadc05ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga988066d0598337ffb5042ef2aadc05ae">SUPC_CR_VROFF_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga988066d0598337ffb5042ef2aadc05ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) No effect.  <a href="#ga988066d0598337ffb5042ef2aadc05ae">More...</a><br /></td></tr>
<tr class="separator:ga988066d0598337ffb5042ef2aadc05ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189ba44b468276136fa168b9eaea192e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga189ba44b468276136fa168b9eaea192e">SUPC_CR_VROFF_STOP_VREG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga189ba44b468276136fa168b9eaea192e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, asserts the system reset signal and stops the voltage regulator.  <a href="#ga189ba44b468276136fa168b9eaea192e">More...</a><br /></td></tr>
<tr class="separator:ga189ba44b468276136fa168b9eaea192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ab50e404b9df177bc47d9af0b54dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga61ab50e404b9df177bc47d9af0b54dee">SUPC_CR_XTALSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga61ab50e404b9df177bc47d9af0b54dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Crystal Oscillator Select  <a href="#ga61ab50e404b9df177bc47d9af0b54dee">More...</a><br /></td></tr>
<tr class="separator:ga61ab50e404b9df177bc47d9af0b54dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b141e3e7021aee6d0ffa7428d754af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab7b141e3e7021aee6d0ffa7428d754af">SUPC_CR_XTALSEL_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab7b141e3e7021aee6d0ffa7428d754af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) No effect.  <a href="#gab7b141e3e7021aee6d0ffa7428d754af">More...</a><br /></td></tr>
<tr class="separator:gab7b141e3e7021aee6d0ffa7428d754af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa2fdec6729f95cbd512ef7a635ccf55f">SUPC_CR_XTALSEL_CRYSTAL_SEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, switches the slow clock on the crystal oscillator output.  <a href="#gaa2fdec6729f95cbd512ef7a635ccf55f">More...</a><br /></td></tr>
<tr class="separator:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d942edaa48fccc264dcab1b437a979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga44d942edaa48fccc264dcab1b437a979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f5e7c4a620a59d7ac626f870b74755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_CR_KEY_Pos)</td></tr>
<tr class="memdesc:ga15f5e7c4a620a59d7ac626f870b74755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Password  <a href="#ga15f5e7c4a620a59d7ac626f870b74755">More...</a><br /></td></tr>
<tr class="separator:ga15f5e7c4a620a59d7ac626f870b74755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610961afa898ead3d5a179ac0634c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga610961afa898ead3d5a179ac0634c845">SUPC_CR_KEY_PASSWD</a>&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga610961afa898ead3d5a179ac0634c845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Writing any other value in this field aborts the write operation.Always reads as 0.  <a href="#ga610961afa898ead3d5a179ac0634c845">More...</a><br /></td></tr>
<tr class="separator:ga610961afa898ead3d5a179ac0634c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf16d8d02bbdd0054b5cb1503756263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafdf16d8d02bbdd0054b5cb1503756263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1744aeb462c30febddee1337c5412eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos)</td></tr>
<tr class="memdesc:ga1744aeb462c30febddee1337c5412eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Threshold  <a href="#ga1744aeb462c30febddee1337c5412eea">More...</a><br /></td></tr>
<tr class="separator:ga1744aeb462c30febddee1337c5412eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4173b9bb1b77d81f3f3ea14314c97925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga4173b9bb1b77d81f3f3ea14314c97925">SUPC_SMMR_SMTH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)))</td></tr>
<tr class="separator:ga4173b9bb1b77d81f3f3ea14314c97925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be0396f5a00090a757d0d84739bddac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos)</td></tr>
<tr class="memdesc:ga9be0396f5a00090a757d0d84739bddac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Sampling Period  <a href="#ga9be0396f5a00090a757d0d84739bddac">More...</a><br /></td></tr>
<tr class="separator:ga9be0396f5a00090a757d0d84739bddac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402b0024eb008ce42cf763c86195437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5402b0024eb008ce42cf763c86195437">SUPC_SMMR_SMSMPL_SMD</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5402b0024eb008ce42cf763c86195437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor disabled  <a href="#ga5402b0024eb008ce42cf763c86195437">More...</a><br /></td></tr>
<tr class="separator:ga5402b0024eb008ce42cf763c86195437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad979303ad767b0f9c79c1c3c4ff9941a">SUPC_SMMR_SMSMPL_CSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Continuous Supply Monitor  <a href="#gad979303ad767b0f9c79c1c3c4ff9941a">More...</a><br /></td></tr>
<tr class="separator:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec61f383003750bc3eb06a0e10587af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaec61f383003750bc3eb06a0e10587af1">SUPC_SMMR_SMSMPL_32SLCK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaec61f383003750bc3eb06a0e10587af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enables one SLCK period every 32 SLCK periods  <a href="#gaec61f383003750bc3eb06a0e10587af1">More...</a><br /></td></tr>
<tr class="separator:gaec61f383003750bc3eb06a0e10587af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gacfd8e4abaa80bdc210d0eb19eae2299e">SUPC_SMMR_SMSMPL_256SLCK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enables one SLCK period every 256 SLCK periods  <a href="#gacfd8e4abaa80bdc210d0eb19eae2299e">More...</a><br /></td></tr>
<tr class="separator:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaf5649b21d98718c8c5a3a109c9634d1f">SUPC_SMMR_SMSMPL_2048SLCK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enables one SLCK period every 2,048 SLCK periods  <a href="#gaf5649b21d98718c8c5a3a109c9634d1f">More...</a><br /></td></tr>
<tr class="separator:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaaf6f151d4e1023a292d5217b615c3d8e">SUPC_SMMR_SMRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Reset Enable  <a href="#gaaf6f151d4e1023a292d5217b615c3d8e">More...</a><br /></td></tr>
<tr class="separator:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac1624fb2f9e29de8d06fb58a44479ae9">SUPC_SMMR_SMRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs.  <a href="#gac1624fb2f9e29de8d06fb58a44479ae9">More...</a><br /></td></tr>
<tr class="separator:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2017da6ebba59be73537b7968e90f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga6a2017da6ebba59be73537b7968e90f8">SUPC_SMMR_SMRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga6a2017da6ebba59be73537b7968e90f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal vddcore_nreset is asserted when a supply monitor detection occurs.  <a href="#ga6a2017da6ebba59be73537b7968e90f8">More...</a><br /></td></tr>
<tr class="separator:ga6a2017da6ebba59be73537b7968e90f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf68ab926d55134b498d050c9d06998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaacf68ab926d55134b498d050c9d06998">SUPC_SMMR_SMIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaacf68ab926d55134b498d050c9d06998"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Interrupt Enable  <a href="#gaacf68ab926d55134b498d050c9d06998">More...</a><br /></td></tr>
<tr class="separator:gaacf68ab926d55134b498d050c9d06998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb6adb230e5922b53341b0988386859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1cb6adb230e5922b53341b0988386859">SUPC_SMMR_SMIEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga1cb6adb230e5922b53341b0988386859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs.  <a href="#ga1cb6adb230e5922b53341b0988386859">More...</a><br /></td></tr>
<tr class="separator:ga1cb6adb230e5922b53341b0988386859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b14a12ff28fbcb142b372204b5b974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga54b14a12ff28fbcb142b372204b5b974">SUPC_SMMR_SMIEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga54b14a12ff28fbcb142b372204b5b974"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs.  <a href="#ga54b14a12ff28fbcb142b372204b5b974">More...</a><br /></td></tr>
<tr class="separator:ga54b14a12ff28fbcb142b372204b5b974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67664342e1fce1b895978fd503843f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga67664342e1fce1b895978fd503843f17">SUPC_MR_BODRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga67664342e1fce1b895978fd503843f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) POR Core Reset Enable  <a href="#ga67664342e1fce1b895978fd503843f17">More...</a><br /></td></tr>
<tr class="separator:ga67664342e1fce1b895978fd503843f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e352a0404edfe9921372e2bcba4a265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1e352a0404edfe9921372e2bcba4a265">SUPC_MR_BODRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga1e352a0404edfe9921372e2bcba4a265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs.  <a href="#ga1e352a0404edfe9921372e2bcba4a265">More...</a><br /></td></tr>
<tr class="separator:ga1e352a0404edfe9921372e2bcba4a265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac8f017eeb0fd106f0500ea8b2f02cd96">SUPC_MR_BODRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core reset signal vddcore_nreset is asserted when a brownout detection occurs.  <a href="#gac8f017eeb0fd106f0500ea8b2f02cd96">More...</a><br /></td></tr>
<tr class="separator:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdd12b025fab88307ea6d9d48233916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2cdd12b025fab88307ea6d9d48233916">SUPC_MR_BODDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga2cdd12b025fab88307ea6d9d48233916"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) POR Core Disable  <a href="#ga2cdd12b025fab88307ea6d9d48233916">More...</a><br /></td></tr>
<tr class="separator:ga2cdd12b025fab88307ea6d9d48233916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe059d07add915227eebac02a018768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga9fe059d07add915227eebac02a018768">SUPC_MR_BODDIS_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga9fe059d07add915227eebac02a018768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is enabled.  <a href="#ga9fe059d07add915227eebac02a018768">More...</a><br /></td></tr>
<tr class="separator:ga9fe059d07add915227eebac02a018768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga566b9091bc31e3ea332ab9f2c6d472dd">SUPC_MR_BODDIS_DISABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is disabled.  <a href="#ga566b9091bc31e3ea332ab9f2c6d472dd">More...</a><br /></td></tr>
<tr class="separator:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1ec4d7611027716c6fc8c0cc88d4d58c">SUPC_MR_OSCBYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Oscillator Bypass  <a href="#ga1ec4d7611027716c6fc8c0cc88d4d58c">More...</a><br /></td></tr>
<tr class="separator:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c7dae798dd290723882d2a4239503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga82c7dae798dd290723882d2a4239503e">SUPC_MR_OSCBYPASS_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga82c7dae798dd290723882d2a4239503e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) No effect.  <a href="#ga82c7dae798dd290723882d2a4239503e">More...</a><br /></td></tr>
<tr class="separator:ga82c7dae798dd290723882d2a4239503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160f8faab25e1c990c821fde0d11751d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga160f8faab25e1c990c821fde0d11751d">SUPC_MR_OSCBYPASS_BYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga160f8faab25e1c990c821fde0d11751d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The 32 kHz crystal oscillator is selected and put in bypass mode.  <a href="#ga160f8faab25e1c990c821fde0d11751d">More...</a><br /></td></tr>
<tr class="separator:ga160f8faab25e1c990c821fde0d11751d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4753c6018bda50f3995e5f340b4b4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac4753c6018bda50f3995e5f340b4b4f9">SUPC_MR_CDPSWITCH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gac4753c6018bda50f3995e5f340b4b4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Cache Data SRAM Power Switch  <a href="#gac4753c6018bda50f3995e5f340b4b4f9">More...</a><br /></td></tr>
<tr class="separator:gac4753c6018bda50f3995e5f340b4b4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0683395e3b2936ed1e4e4a7dbfc3585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaf0683395e3b2936ed1e4e4a7dbfc3585">SUPC_MR_CDPSWITCH_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gaf0683395e3b2936ed1e4e4a7dbfc3585"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The cache data SRAM is not powered.  <a href="#gaf0683395e3b2936ed1e4e4a7dbfc3585">More...</a><br /></td></tr>
<tr class="separator:gaf0683395e3b2936ed1e4e4a7dbfc3585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b1e2a91bb0ccf2ec46406b17dcde78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad9b1e2a91bb0ccf2ec46406b17dcde78">SUPC_MR_CDPSWITCH_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gad9b1e2a91bb0ccf2ec46406b17dcde78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The cache data SRAM is powered.  <a href="#gad9b1e2a91bb0ccf2ec46406b17dcde78">More...</a><br /></td></tr>
<tr class="separator:gad9b1e2a91bb0ccf2ec46406b17dcde78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289e262a18a3b882c7d5a37472af7381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga289e262a18a3b882c7d5a37472af7381">SUPC_MR_CTPSWITCH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga289e262a18a3b882c7d5a37472af7381"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Cache Tag SRAM Power Switch  <a href="#ga289e262a18a3b882c7d5a37472af7381">More...</a><br /></td></tr>
<tr class="separator:ga289e262a18a3b882c7d5a37472af7381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50757c4c794c5988f15f974c96955840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga50757c4c794c5988f15f974c96955840">SUPC_MR_CTPSWITCH_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga50757c4c794c5988f15f974c96955840"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The cache tag SRAM is not powered.  <a href="#ga50757c4c794c5988f15f974c96955840">More...</a><br /></td></tr>
<tr class="separator:ga50757c4c794c5988f15f974c96955840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae054232b7bc63aa87a8e639f1ce8b279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae054232b7bc63aa87a8e639f1ce8b279">SUPC_MR_CTPSWITCH_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gae054232b7bc63aa87a8e639f1ce8b279"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The cache tag SRAM is powered.  <a href="#gae054232b7bc63aa87a8e639f1ce8b279">More...</a><br /></td></tr>
<tr class="separator:gae054232b7bc63aa87a8e639f1ce8b279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1664ed65b8574306bf95facaa9b81c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1664ed65b8574306bf95facaa9b81c32">SUPC_MR_ONE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga1664ed65b8574306bf95facaa9b81c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) This bit must always be set to 1.  <a href="#ga1664ed65b8574306bf95facaa9b81c32">More...</a><br /></td></tr>
<tr class="separator:ga1664ed65b8574306bf95facaa9b81c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb72192fe9adabcac5150052966b613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2eb72192fe9adabcac5150052966b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gabd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_MR_KEY_Pos)</td></tr>
<tr class="memdesc:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Password Key  <a href="#gabd65bbb5d401352f6e48ba1c3d0d3cb2">More...</a><br /></td></tr>
<tr class="separator:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08beb72463dfd4c0dcccceda5afd90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae08beb72463dfd4c0dcccceda5afd90e">SUPC_MR_KEY_PASSWD</a>&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gae08beb72463dfd4c0dcccceda5afd90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Writing any other value in this field aborts the write operation.Always reads as 0.  <a href="#gae08beb72463dfd4c0dcccceda5afd90e">More...</a><br /></td></tr>
<tr class="separator:gae08beb72463dfd4c0dcccceda5afd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3672dcfd2531a33d0a7dc6388e662f34">SUPC_WUMR_SMEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Supply Monitor Wake-up Enable  <a href="#ga3672dcfd2531a33d0a7dc6388e662f34">More...</a><br /></td></tr>
<tr class="separator:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cab8565015e65dd347006f06f086666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga9cab8565015e65dd347006f06f086666">SUPC_WUMR_SMEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9cab8565015e65dd347006f06f086666"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection has no wake-up effect.  <a href="#ga9cab8565015e65dd347006f06f086666">More...</a><br /></td></tr>
<tr class="separator:ga9cab8565015e65dd347006f06f086666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764721eab8574029a45eadd6a6991f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga764721eab8574029a45eadd6a6991f0e">SUPC_WUMR_SMEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga764721eab8574029a45eadd6a6991f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply.  <a href="#ga764721eab8574029a45eadd6a6991f0e">More...</a><br /></td></tr>
<tr class="separator:ga764721eab8574029a45eadd6a6991f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eb80cbf34ca0e828379ba008caba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga07eb80cbf34ca0e828379ba008caba92">SUPC_WUMR_RTTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga07eb80cbf34ca0e828379ba008caba92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real-time Timer Wake-up Enable  <a href="#ga07eb80cbf34ca0e828379ba008caba92">More...</a><br /></td></tr>
<tr class="separator:ga07eb80cbf34ca0e828379ba008caba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab0c079da9deeffb4abb01b3eb9eb1901">SUPC_WUMR_RTTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply.  <a href="#gab0c079da9deeffb4abb01b3eb9eb1901">More...</a><br /></td></tr>
<tr class="separator:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2724a30af5f28bebc44ac059eeef14c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2724a30af5f28bebc44ac059eeef14c7">SUPC_WUMR_RTCEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2724a30af5f28bebc44ac059eeef14c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real-time Clock Wake-up Enable  <a href="#ga2724a30af5f28bebc44ac059eeef14c7">More...</a><br /></td></tr>
<tr class="separator:ga2724a30af5f28bebc44ac059eeef14c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2348bcbaaa99cd83a4be737fcc00a9b8">SUPC_WUMR_RTCEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply.  <a href="#ga2348bcbaaa99cd83a4be737fcc00a9b8">More...</a><br /></td></tr>
<tr class="separator:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceabb49fe84f12c2248951c72a2c89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaceabb49fe84f12c2248951c72a2c89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)</td></tr>
<tr class="memdesc:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Wake-up Inputs Debouncer Period  <a href="#ga37cb073c1203b1d56cc5fc5dab1cd396">More...</a><br /></td></tr>
<tr class="separator:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84237507d9727d36dbe0f2edab302100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga84237507d9727d36dbe0f2edab302100">SUPC_WUMR_WKUPDBC_IMMEDIATE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga84237507d9727d36dbe0f2edab302100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge.  <a href="#ga84237507d9727d36dbe0f2edab302100">More...</a><br /></td></tr>
<tr class="separator:ga84237507d9727d36dbe0f2edab302100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbdd86e31c8077587f98717fa7fcebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gadcbdd86e31c8077587f98717fa7fcebe">SUPC_WUMR_WKUPDBC_3_SCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gadcbdd86e31c8077587f98717fa7fcebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods  <a href="#gadcbdd86e31c8077587f98717fa7fcebe">More...</a><br /></td></tr>
<tr class="separator:gadcbdd86e31c8077587f98717fa7fcebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77472245e75a7fe00c47c176ee84bd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga77472245e75a7fe00c47c176ee84bd3f">SUPC_WUMR_WKUPDBC_32_SCLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga77472245e75a7fe00c47c176ee84bd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods  <a href="#ga77472245e75a7fe00c47c176ee84bd3f">More...</a><br /></td></tr>
<tr class="separator:ga77472245e75a7fe00c47c176ee84bd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61c34ab745363dd0536f0f562c890b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa61c34ab745363dd0536f0f562c890b2">SUPC_WUMR_WKUPDBC_512_SCLK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaa61c34ab745363dd0536f0f562c890b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods  <a href="#gaa61c34ab745363dd0536f0f562c890b2">More...</a><br /></td></tr>
<tr class="separator:gaa61c34ab745363dd0536f0f562c890b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec14f557affa834b8b1143f934bb20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga4ec14f557affa834b8b1143f934bb20e">SUPC_WUMR_WKUPDBC_4096_SCLK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4ec14f557affa834b8b1143f934bb20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods  <a href="#ga4ec14f557affa834b8b1143f934bb20e">More...</a><br /></td></tr>
<tr class="separator:ga4ec14f557affa834b8b1143f934bb20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a70e5096b53148cf7c95ee5bb05970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad7a70e5096b53148cf7c95ee5bb05970">SUPC_WUMR_WKUPDBC_32768_SCLK</a>&#160;&#160;&#160;(0x5u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad7a70e5096b53148cf7c95ee5bb05970"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods  <a href="#gad7a70e5096b53148cf7c95ee5bb05970">More...</a><br /></td></tr>
<tr class="separator:gad7a70e5096b53148cf7c95ee5bb05970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0f98555dcae38a3e67fa3d22dc807e58">SUPC_WUIR_WKUPEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0  <a href="#ga0f98555dcae38a3e67fa3d22dc807e58">More...</a><br /></td></tr>
<tr class="separator:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10f521acac731214911d9acf132fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafb10f521acac731214911d9acf132fa4">SUPC_WUIR_WKUPEN0_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafb10f521acac731214911d9acf132fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gafb10f521acac731214911d9acf132fa4">More...</a><br /></td></tr>
<tr class="separator:gafb10f521acac731214911d9acf132fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29494668f688dc2a92c0ec14d067a113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga29494668f688dc2a92c0ec14d067a113">SUPC_WUIR_WKUPEN0_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga29494668f688dc2a92c0ec14d067a113"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga29494668f688dc2a92c0ec14d067a113">More...</a><br /></td></tr>
<tr class="separator:ga29494668f688dc2a92c0ec14d067a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c5efdb246028d01dffdc5c29d4107f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga44c5efdb246028d01dffdc5c29d4107f">SUPC_WUIR_WKUPEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga44c5efdb246028d01dffdc5c29d4107f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 1  <a href="#ga44c5efdb246028d01dffdc5c29d4107f">More...</a><br /></td></tr>
<tr class="separator:ga44c5efdb246028d01dffdc5c29d4107f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97698e2d6597ef8d0961b11eece74fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga97698e2d6597ef8d0961b11eece74fd6">SUPC_WUIR_WKUPEN1_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga97698e2d6597ef8d0961b11eece74fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga97698e2d6597ef8d0961b11eece74fd6">More...</a><br /></td></tr>
<tr class="separator:ga97698e2d6597ef8d0961b11eece74fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127c62c37d34f31ddcbe566a5522fdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga127c62c37d34f31ddcbe566a5522fdba">SUPC_WUIR_WKUPEN1_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga127c62c37d34f31ddcbe566a5522fdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga127c62c37d34f31ddcbe566a5522fdba">More...</a><br /></td></tr>
<tr class="separator:ga127c62c37d34f31ddcbe566a5522fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d08cc99acc51234ac245becb3ae30e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga7d08cc99acc51234ac245becb3ae30e6">SUPC_WUIR_WKUPEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga7d08cc99acc51234ac245becb3ae30e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 2  <a href="#ga7d08cc99acc51234ac245becb3ae30e6">More...</a><br /></td></tr>
<tr class="separator:ga7d08cc99acc51234ac245becb3ae30e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13744a78464b636f8ca0f4f74435f57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga13744a78464b636f8ca0f4f74435f57b">SUPC_WUIR_WKUPEN2_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga13744a78464b636f8ca0f4f74435f57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga13744a78464b636f8ca0f4f74435f57b">More...</a><br /></td></tr>
<tr class="separator:ga13744a78464b636f8ca0f4f74435f57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e46ca4038735090add873a2eea7210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac1e46ca4038735090add873a2eea7210">SUPC_WUIR_WKUPEN2_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gac1e46ca4038735090add873a2eea7210"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gac1e46ca4038735090add873a2eea7210">More...</a><br /></td></tr>
<tr class="separator:gac1e46ca4038735090add873a2eea7210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8948deb17380a026ceee6a55183183b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga8948deb17380a026ceee6a55183183b5">SUPC_WUIR_WKUPEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga8948deb17380a026ceee6a55183183b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 3  <a href="#ga8948deb17380a026ceee6a55183183b5">More...</a><br /></td></tr>
<tr class="separator:ga8948deb17380a026ceee6a55183183b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86cc72a689ab95b8e249925c38b0969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa86cc72a689ab95b8e249925c38b0969">SUPC_WUIR_WKUPEN3_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa86cc72a689ab95b8e249925c38b0969"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gaa86cc72a689ab95b8e249925c38b0969">More...</a><br /></td></tr>
<tr class="separator:gaa86cc72a689ab95b8e249925c38b0969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f83c87b4d951d8976e32d1161b84d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac9f83c87b4d951d8976e32d1161b84d6">SUPC_WUIR_WKUPEN3_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac9f83c87b4d951d8976e32d1161b84d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gac9f83c87b4d951d8976e32d1161b84d6">More...</a><br /></td></tr>
<tr class="separator:gac9f83c87b4d951d8976e32d1161b84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da835c1d1ee52a16123703f228ad833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1da835c1d1ee52a16123703f228ad833">SUPC_WUIR_WKUPEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1da835c1d1ee52a16123703f228ad833"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 4  <a href="#ga1da835c1d1ee52a16123703f228ad833">More...</a><br /></td></tr>
<tr class="separator:ga1da835c1d1ee52a16123703f228ad833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc06b21912546ba27b29c959ee110f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gadc06b21912546ba27b29c959ee110f57">SUPC_WUIR_WKUPEN4_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadc06b21912546ba27b29c959ee110f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gadc06b21912546ba27b29c959ee110f57">More...</a><br /></td></tr>
<tr class="separator:gadc06b21912546ba27b29c959ee110f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b5cda82de91043dc04c67e21920795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa8b5cda82de91043dc04c67e21920795">SUPC_WUIR_WKUPEN4_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa8b5cda82de91043dc04c67e21920795"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gaa8b5cda82de91043dc04c67e21920795">More...</a><br /></td></tr>
<tr class="separator:gaa8b5cda82de91043dc04c67e21920795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec8453db6f583ef877f384d13ac92ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2ec8453db6f583ef877f384d13ac92ac">SUPC_WUIR_WKUPEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2ec8453db6f583ef877f384d13ac92ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 5  <a href="#ga2ec8453db6f583ef877f384d13ac92ac">More...</a><br /></td></tr>
<tr class="separator:ga2ec8453db6f583ef877f384d13ac92ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf17d6a62ab8c71a02a26b97d903d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gabf17d6a62ab8c71a02a26b97d903d092">SUPC_WUIR_WKUPEN5_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gabf17d6a62ab8c71a02a26b97d903d092"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gabf17d6a62ab8c71a02a26b97d903d092">More...</a><br /></td></tr>
<tr class="separator:gabf17d6a62ab8c71a02a26b97d903d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3625d8f8d70812ba68e48dc49b126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga87e3625d8f8d70812ba68e48dc49b126">SUPC_WUIR_WKUPEN5_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga87e3625d8f8d70812ba68e48dc49b126"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga87e3625d8f8d70812ba68e48dc49b126">More...</a><br /></td></tr>
<tr class="separator:ga87e3625d8f8d70812ba68e48dc49b126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a8f30eba6e6598ed00c76856618f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga81a8f30eba6e6598ed00c76856618f83">SUPC_WUIR_WKUPEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga81a8f30eba6e6598ed00c76856618f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 6  <a href="#ga81a8f30eba6e6598ed00c76856618f83">More...</a><br /></td></tr>
<tr class="separator:ga81a8f30eba6e6598ed00c76856618f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5880d08d270b2c69fb66aa1f73319632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5880d08d270b2c69fb66aa1f73319632">SUPC_WUIR_WKUPEN6_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga5880d08d270b2c69fb66aa1f73319632"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga5880d08d270b2c69fb66aa1f73319632">More...</a><br /></td></tr>
<tr class="separator:ga5880d08d270b2c69fb66aa1f73319632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79695ae85e9e648e005b95ef81d64239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga79695ae85e9e648e005b95ef81d64239">SUPC_WUIR_WKUPEN6_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga79695ae85e9e648e005b95ef81d64239"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga79695ae85e9e648e005b95ef81d64239">More...</a><br /></td></tr>
<tr class="separator:ga79695ae85e9e648e005b95ef81d64239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3b89b8f213ffecd3a96c0a8b0a254a34">SUPC_WUIR_WKUPEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 7  <a href="#ga3b89b8f213ffecd3a96c0a8b0a254a34">More...</a><br /></td></tr>
<tr class="separator:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea677df8b8649fe7b7b59816580158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0ea677df8b8649fe7b7b59816580158d">SUPC_WUIR_WKUPEN7_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0ea677df8b8649fe7b7b59816580158d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga0ea677df8b8649fe7b7b59816580158d">More...</a><br /></td></tr>
<tr class="separator:ga0ea677df8b8649fe7b7b59816580158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6368309e1045493c86c6c735fddd81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaf6368309e1045493c86c6c735fddd81f">SUPC_WUIR_WKUPEN7_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaf6368309e1045493c86c6c735fddd81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gaf6368309e1045493c86c6c735fddd81f">More...</a><br /></td></tr>
<tr class="separator:gaf6368309e1045493c86c6c735fddd81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648ffd0827c2b4633dbbefc48966aca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga648ffd0827c2b4633dbbefc48966aca2">SUPC_WUIR_WKUPEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga648ffd0827c2b4633dbbefc48966aca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 8  <a href="#ga648ffd0827c2b4633dbbefc48966aca2">More...</a><br /></td></tr>
<tr class="separator:ga648ffd0827c2b4633dbbefc48966aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaacf00d51841cb6f075410b42c8bcbd0e">SUPC_WUIR_WKUPEN8_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gaacf00d51841cb6f075410b42c8bcbd0e">More...</a><br /></td></tr>
<tr class="separator:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430861d2259ae64addfd1017eb7a2cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga430861d2259ae64addfd1017eb7a2cf8">SUPC_WUIR_WKUPEN8_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga430861d2259ae64addfd1017eb7a2cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga430861d2259ae64addfd1017eb7a2cf8">More...</a><br /></td></tr>
<tr class="separator:ga430861d2259ae64addfd1017eb7a2cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab46b524ab360e59acd791c555c6868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaeab46b524ab360e59acd791c555c6868">SUPC_WUIR_WKUPEN9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaeab46b524ab360e59acd791c555c6868"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 9  <a href="#gaeab46b524ab360e59acd791c555c6868">More...</a><br /></td></tr>
<tr class="separator:gaeab46b524ab360e59acd791c555c6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92fcef50b277cea46e6336a2638750e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac92fcef50b277cea46e6336a2638750e">SUPC_WUIR_WKUPEN9_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac92fcef50b277cea46e6336a2638750e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gac92fcef50b277cea46e6336a2638750e">More...</a><br /></td></tr>
<tr class="separator:gac92fcef50b277cea46e6336a2638750e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac91835efaef4b99023eeb0a079e584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5ac91835efaef4b99023eeb0a079e584">SUPC_WUIR_WKUPEN9_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5ac91835efaef4b99023eeb0a079e584"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga5ac91835efaef4b99023eeb0a079e584">More...</a><br /></td></tr>
<tr class="separator:ga5ac91835efaef4b99023eeb0a079e584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4da5003568c69f48d05f9ea820da19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1e4da5003568c69f48d05f9ea820da19">SUPC_WUIR_WKUPEN10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1e4da5003568c69f48d05f9ea820da19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 10  <a href="#ga1e4da5003568c69f48d05f9ea820da19">More...</a><br /></td></tr>
<tr class="separator:ga1e4da5003568c69f48d05f9ea820da19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga9ffc5f4282aaf839fb53d89873c7b279">SUPC_WUIR_WKUPEN10_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga9ffc5f4282aaf839fb53d89873c7b279">More...</a><br /></td></tr>
<tr class="separator:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16031535b0397a11664d87c240e749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaf16031535b0397a11664d87c240e749e">SUPC_WUIR_WKUPEN10_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaf16031535b0397a11664d87c240e749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gaf16031535b0397a11664d87c240e749e">More...</a><br /></td></tr>
<tr class="separator:gaf16031535b0397a11664d87c240e749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8440563701c393902400f0d63beafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac8440563701c393902400f0d63beafc6">SUPC_WUIR_WKUPEN11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gac8440563701c393902400f0d63beafc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 11  <a href="#gac8440563701c393902400f0d63beafc6">More...</a><br /></td></tr>
<tr class="separator:gac8440563701c393902400f0d63beafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae5b9d6e9f5371aae439cf46b7a5de01a">SUPC_WUIR_WKUPEN11_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#gae5b9d6e9f5371aae439cf46b7a5de01a">More...</a><br /></td></tr>
<tr class="separator:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaea5f31231e5cf154714d8ea5a90722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gacaea5f31231e5cf154714d8ea5a90722">SUPC_WUIR_WKUPEN11_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gacaea5f31231e5cf154714d8ea5a90722"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gacaea5f31231e5cf154714d8ea5a90722">More...</a><br /></td></tr>
<tr class="separator:gacaea5f31231e5cf154714d8ea5a90722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4433b3132f5df0d20d93ed2050990044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga4433b3132f5df0d20d93ed2050990044">SUPC_WUIR_WKUPEN12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4433b3132f5df0d20d93ed2050990044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 12  <a href="#ga4433b3132f5df0d20d93ed2050990044">More...</a><br /></td></tr>
<tr class="separator:ga4433b3132f5df0d20d93ed2050990044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2557034b8056488d5047a248fa7eb007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2557034b8056488d5047a248fa7eb007">SUPC_WUIR_WKUPEN12_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga2557034b8056488d5047a248fa7eb007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga2557034b8056488d5047a248fa7eb007">More...</a><br /></td></tr>
<tr class="separator:ga2557034b8056488d5047a248fa7eb007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac1ec81c17969fdc3f080cf23b3cd1775">SUPC_WUIR_WKUPEN12_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gac1ec81c17969fdc3f080cf23b3cd1775">More...</a><br /></td></tr>
<tr class="separator:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48272b06106fbe276c91910a4841b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad48272b06106fbe276c91910a4841b18">SUPC_WUIR_WKUPEN13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gad48272b06106fbe276c91910a4841b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 13  <a href="#gad48272b06106fbe276c91910a4841b18">More...</a><br /></td></tr>
<tr class="separator:gad48272b06106fbe276c91910a4841b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747bfcfc6efd329bcac3841d145128a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga747bfcfc6efd329bcac3841d145128a5">SUPC_WUIR_WKUPEN13_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga747bfcfc6efd329bcac3841d145128a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga747bfcfc6efd329bcac3841d145128a5">More...</a><br /></td></tr>
<tr class="separator:ga747bfcfc6efd329bcac3841d145128a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga916b8a88af54f9dcdf45b44b356a6db1">SUPC_WUIR_WKUPEN13_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga916b8a88af54f9dcdf45b44b356a6db1">More...</a><br /></td></tr>
<tr class="separator:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91f0b24658b643c116c7cc26f3aa8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab91f0b24658b643c116c7cc26f3aa8d2">SUPC_WUIR_WKUPEN14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gab91f0b24658b643c116c7cc26f3aa8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 14  <a href="#gab91f0b24658b643c116c7cc26f3aa8d2">More...</a><br /></td></tr>
<tr class="separator:gab91f0b24658b643c116c7cc26f3aa8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e166d31fa345bf7b2375a116868125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga10e166d31fa345bf7b2375a116868125">SUPC_WUIR_WKUPEN14_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga10e166d31fa345bf7b2375a116868125"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga10e166d31fa345bf7b2375a116868125">More...</a><br /></td></tr>
<tr class="separator:ga10e166d31fa345bf7b2375a116868125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a151a21d78588367bb4c19128003768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga7a151a21d78588367bb4c19128003768">SUPC_WUIR_WKUPEN14_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga7a151a21d78588367bb4c19128003768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga7a151a21d78588367bb4c19128003768">More...</a><br /></td></tr>
<tr class="separator:ga7a151a21d78588367bb4c19128003768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42feb56f3a141bb03405e9f4db3a7a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga42feb56f3a141bb03405e9f4db3a7a52">SUPC_WUIR_WKUPEN15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga42feb56f3a141bb03405e9f4db3a7a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 15  <a href="#ga42feb56f3a141bb03405e9f4db3a7a52">More...</a><br /></td></tr>
<tr class="separator:ga42feb56f3a141bb03405e9f4db3a7a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f72d26d49f1856a473364a7e9492ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga00f72d26d49f1856a473364a7e9492ec">SUPC_WUIR_WKUPEN15_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga00f72d26d49f1856a473364a7e9492ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <a href="#ga00f72d26d49f1856a473364a7e9492ec">More...</a><br /></td></tr>
<tr class="separator:ga00f72d26d49f1856a473364a7e9492ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b011ec43f6a1eeaacf39bca3840fc47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0b011ec43f6a1eeaacf39bca3840fc47">SUPC_WUIR_WKUPEN15_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga0b011ec43f6a1eeaacf39bca3840fc47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga0b011ec43f6a1eeaacf39bca3840fc47">More...</a><br /></td></tr>
<tr class="separator:ga0b011ec43f6a1eeaacf39bca3840fc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586dbe4e72afcd043f76145c71791bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga586dbe4e72afcd043f76145c71791bbb">SUPC_WUIR_WKUPT0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga586dbe4e72afcd043f76145c71791bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0  <a href="#ga586dbe4e72afcd043f76145c71791bbb">More...</a><br /></td></tr>
<tr class="separator:ga586dbe4e72afcd043f76145c71791bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4080671ca12668cf2de29759b2e011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafa4080671ca12668cf2de29759b2e011">SUPC_WUIR_WKUPT0_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafa4080671ca12668cf2de29759b2e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gafa4080671ca12668cf2de29759b2e011">More...</a><br /></td></tr>
<tr class="separator:gafa4080671ca12668cf2de29759b2e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01586a133468cc2d683a08230402d265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga01586a133468cc2d683a08230402d265">SUPC_WUIR_WKUPT0_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga01586a133468cc2d683a08230402d265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga01586a133468cc2d683a08230402d265">More...</a><br /></td></tr>
<tr class="separator:ga01586a133468cc2d683a08230402d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc529a4aed07d4efb781a93e7722c73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafc529a4aed07d4efb781a93e7722c73a">SUPC_WUIR_WKUPT1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gafc529a4aed07d4efb781a93e7722c73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 1  <a href="#gafc529a4aed07d4efb781a93e7722c73a">More...</a><br /></td></tr>
<tr class="separator:gafc529a4aed07d4efb781a93e7722c73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga7ed142ebbbdcb8e3c9db3b6a95a31191">SUPC_WUIR_WKUPT1_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga7ed142ebbbdcb8e3c9db3b6a95a31191">More...</a><br /></td></tr>
<tr class="separator:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5cf1c6b2e63ae9bd66d718598db1c56e">SUPC_WUIR_WKUPT1_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga5cf1c6b2e63ae9bd66d718598db1c56e">More...</a><br /></td></tr>
<tr class="separator:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d026ad31223f8d04845ef499f87545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3d026ad31223f8d04845ef499f87545b">SUPC_WUIR_WKUPT2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3d026ad31223f8d04845ef499f87545b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 2  <a href="#ga3d026ad31223f8d04845ef499f87545b">More...</a><br /></td></tr>
<tr class="separator:ga3d026ad31223f8d04845ef499f87545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3d0ae84a7c90cffca8d207c0d75f92f5">SUPC_WUIR_WKUPT2_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga3d0ae84a7c90cffca8d207c0d75f92f5">More...</a><br /></td></tr>
<tr class="separator:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae80d2ef65dc4ff1a6eb44b097950863d">SUPC_WUIR_WKUPT2_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gae80d2ef65dc4ff1a6eb44b097950863d">More...</a><br /></td></tr>
<tr class="separator:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3804492975b3efe3096f3533eb40b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad3804492975b3efe3096f3533eb40b16">SUPC_WUIR_WKUPT3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gad3804492975b3efe3096f3533eb40b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 3  <a href="#gad3804492975b3efe3096f3533eb40b16">More...</a><br /></td></tr>
<tr class="separator:gad3804492975b3efe3096f3533eb40b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923b424615cc6c33b2345918e364d000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga923b424615cc6c33b2345918e364d000">SUPC_WUIR_WKUPT3_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga923b424615cc6c33b2345918e364d000"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga923b424615cc6c33b2345918e364d000">More...</a><br /></td></tr>
<tr class="separator:ga923b424615cc6c33b2345918e364d000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170c1d3a03b4c0e3a833648c434f5002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga170c1d3a03b4c0e3a833648c434f5002">SUPC_WUIR_WKUPT3_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga170c1d3a03b4c0e3a833648c434f5002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga170c1d3a03b4c0e3a833648c434f5002">More...</a><br /></td></tr>
<tr class="separator:ga170c1d3a03b4c0e3a833648c434f5002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794528ac0f2495b11d03db55bb60155e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga794528ac0f2495b11d03db55bb60155e">SUPC_WUIR_WKUPT4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga794528ac0f2495b11d03db55bb60155e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 4  <a href="#ga794528ac0f2495b11d03db55bb60155e">More...</a><br /></td></tr>
<tr class="separator:ga794528ac0f2495b11d03db55bb60155e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab700dfe522952879726f7322f0efc0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab700dfe522952879726f7322f0efc0c6">SUPC_WUIR_WKUPT4_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gab700dfe522952879726f7322f0efc0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gab700dfe522952879726f7322f0efc0c6">More...</a><br /></td></tr>
<tr class="separator:gab700dfe522952879726f7322f0efc0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5c5004813b4909a2851b0f937d55f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga9c5c5004813b4909a2851b0f937d55f9">SUPC_WUIR_WKUPT4_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga9c5c5004813b4909a2851b0f937d55f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga9c5c5004813b4909a2851b0f937d55f9">More...</a><br /></td></tr>
<tr class="separator:ga9c5c5004813b4909a2851b0f937d55f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc718730b2fc5e53faa13d924920474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1cc718730b2fc5e53faa13d924920474">SUPC_WUIR_WKUPT5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga1cc718730b2fc5e53faa13d924920474"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 5  <a href="#ga1cc718730b2fc5e53faa13d924920474">More...</a><br /></td></tr>
<tr class="separator:ga1cc718730b2fc5e53faa13d924920474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f891ab437e811cf616bb1165a301e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga10f891ab437e811cf616bb1165a301e3">SUPC_WUIR_WKUPT5_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga10f891ab437e811cf616bb1165a301e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga10f891ab437e811cf616bb1165a301e3">More...</a><br /></td></tr>
<tr class="separator:ga10f891ab437e811cf616bb1165a301e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d859c58699a1ac62813b617c448829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga52d859c58699a1ac62813b617c448829">SUPC_WUIR_WKUPT5_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga52d859c58699a1ac62813b617c448829"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga52d859c58699a1ac62813b617c448829">More...</a><br /></td></tr>
<tr class="separator:ga52d859c58699a1ac62813b617c448829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga4194e5cebbf16b507b5c81cd96a6363b">SUPC_WUIR_WKUPT6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 6  <a href="#ga4194e5cebbf16b507b5c81cd96a6363b">More...</a><br /></td></tr>
<tr class="separator:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c79de64f96622ddd761193574454d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac0c79de64f96622ddd761193574454d4">SUPC_WUIR_WKUPT6_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gac0c79de64f96622ddd761193574454d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gac0c79de64f96622ddd761193574454d4">More...</a><br /></td></tr>
<tr class="separator:gac0c79de64f96622ddd761193574454d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga41a00c081e28d96c4cdab15f81a6e92d">SUPC_WUIR_WKUPT6_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga41a00c081e28d96c4cdab15f81a6e92d">More...</a><br /></td></tr>
<tr class="separator:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6906afa371355c0acb8dd98dc9349e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga6906afa371355c0acb8dd98dc9349e17">SUPC_WUIR_WKUPT7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga6906afa371355c0acb8dd98dc9349e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 7  <a href="#ga6906afa371355c0acb8dd98dc9349e17">More...</a><br /></td></tr>
<tr class="separator:ga6906afa371355c0acb8dd98dc9349e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2265fb4acb26acd0e3c557e6ffe288f2">SUPC_WUIR_WKUPT7_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga2265fb4acb26acd0e3c557e6ffe288f2">More...</a><br /></td></tr>
<tr class="separator:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaf5c7982fa084d39bc739a9c463dd1bd9">SUPC_WUIR_WKUPT7_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gaf5c7982fa084d39bc739a9c463dd1bd9">More...</a><br /></td></tr>
<tr class="separator:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6972f45798fdcf46c882bb214a1660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1e6972f45798fdcf46c882bb214a1660">SUPC_WUIR_WKUPT8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga1e6972f45798fdcf46c882bb214a1660"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 8  <a href="#ga1e6972f45798fdcf46c882bb214a1660">More...</a><br /></td></tr>
<tr class="separator:ga1e6972f45798fdcf46c882bb214a1660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga6e1e8dabe3b7bfa654c3d714b538792d">SUPC_WUIR_WKUPT8_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga6e1e8dabe3b7bfa654c3d714b538792d">More...</a><br /></td></tr>
<tr class="separator:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1134073ab12c53c5f34fd17fe21a79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab1134073ab12c53c5f34fd17fe21a79b">SUPC_WUIR_WKUPT8_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gab1134073ab12c53c5f34fd17fe21a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gab1134073ab12c53c5f34fd17fe21a79b">More...</a><br /></td></tr>
<tr class="separator:gab1134073ab12c53c5f34fd17fe21a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaecda8de7a24aee7c0caddcb0ac2b553f">SUPC_WUIR_WKUPT9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 9  <a href="#gaecda8de7a24aee7c0caddcb0ac2b553f">More...</a><br /></td></tr>
<tr class="separator:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea881592009d3f52b67f8747f9d3de57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaea881592009d3f52b67f8747f9d3de57">SUPC_WUIR_WKUPT9_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaea881592009d3f52b67f8747f9d3de57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gaea881592009d3f52b67f8747f9d3de57">More...</a><br /></td></tr>
<tr class="separator:gaea881592009d3f52b67f8747f9d3de57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c92ef685797caffd3d8bcdacad7169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab3c92ef685797caffd3d8bcdacad7169">SUPC_WUIR_WKUPT9_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gab3c92ef685797caffd3d8bcdacad7169"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gab3c92ef685797caffd3d8bcdacad7169">More...</a><br /></td></tr>
<tr class="separator:gab3c92ef685797caffd3d8bcdacad7169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a30fda5d4e9cf7ef393673fb077649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga13a30fda5d4e9cf7ef393673fb077649">SUPC_WUIR_WKUPT10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga13a30fda5d4e9cf7ef393673fb077649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 10  <a href="#ga13a30fda5d4e9cf7ef393673fb077649">More...</a><br /></td></tr>
<tr class="separator:ga13a30fda5d4e9cf7ef393673fb077649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga9467fbffb3eed98092a28ffdf21cbf8c">SUPC_WUIR_WKUPT10_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga9467fbffb3eed98092a28ffdf21cbf8c">More...</a><br /></td></tr>
<tr class="separator:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5dd92fc7b4167dfd443a2ad52cf037b7">SUPC_WUIR_WKUPT10_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga5dd92fc7b4167dfd443a2ad52cf037b7">More...</a><br /></td></tr>
<tr class="separator:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a1a486878de76e4580a9d930b26741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa0a1a486878de76e4580a9d930b26741">SUPC_WUIR_WKUPT11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaa0a1a486878de76e4580a9d930b26741"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 11  <a href="#gaa0a1a486878de76e4580a9d930b26741">More...</a><br /></td></tr>
<tr class="separator:gaa0a1a486878de76e4580a9d930b26741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360e923d9a175c6fecba20145b98cc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga360e923d9a175c6fecba20145b98cc78">SUPC_WUIR_WKUPT11_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga360e923d9a175c6fecba20145b98cc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga360e923d9a175c6fecba20145b98cc78">More...</a><br /></td></tr>
<tr class="separator:ga360e923d9a175c6fecba20145b98cc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2cfae9424c0bd86f4d02691ed4d59507">SUPC_WUIR_WKUPT11_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga2cfae9424c0bd86f4d02691ed4d59507">More...</a><br /></td></tr>
<tr class="separator:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c17df3267c0c41ec4797100cef51d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae8c17df3267c0c41ec4797100cef51d7">SUPC_WUIR_WKUPT12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gae8c17df3267c0c41ec4797100cef51d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 12  <a href="#gae8c17df3267c0c41ec4797100cef51d7">More...</a><br /></td></tr>
<tr class="separator:gae8c17df3267c0c41ec4797100cef51d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1822ac66545503bf3fe1eb15cf8f49f5">SUPC_WUIR_WKUPT12_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga1822ac66545503bf3fe1eb15cf8f49f5">More...</a><br /></td></tr>
<tr class="separator:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c51a4240d3dbe029085d4977845a94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3c51a4240d3dbe029085d4977845a94b">SUPC_WUIR_WKUPT12_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga3c51a4240d3dbe029085d4977845a94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga3c51a4240d3dbe029085d4977845a94b">More...</a><br /></td></tr>
<tr class="separator:ga3c51a4240d3dbe029085d4977845a94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">SUPC_WUIR_WKUPT13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 13  <a href="#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">More...</a><br /></td></tr>
<tr class="separator:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565876a5f7bf1874237ed7cdb924c56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga565876a5f7bf1874237ed7cdb924c56e">SUPC_WUIR_WKUPT13_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga565876a5f7bf1874237ed7cdb924c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga565876a5f7bf1874237ed7cdb924c56e">More...</a><br /></td></tr>
<tr class="separator:ga565876a5f7bf1874237ed7cdb924c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae86504154f7848e62f7e9626a37ef9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaae86504154f7848e62f7e9626a37ef9f">SUPC_WUIR_WKUPT13_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaae86504154f7848e62f7e9626a37ef9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gaae86504154f7848e62f7e9626a37ef9f">More...</a><br /></td></tr>
<tr class="separator:gaae86504154f7848e62f7e9626a37ef9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec308874cb67edbe40a28fe93958289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gadec308874cb67edbe40a28fe93958289">SUPC_WUIR_WKUPT14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gadec308874cb67edbe40a28fe93958289"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 14  <a href="#gadec308874cb67edbe40a28fe93958289">More...</a><br /></td></tr>
<tr class="separator:gadec308874cb67edbe40a28fe93958289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee87dc502e7d94503c3ef53bf45ebab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5ee87dc502e7d94503c3ef53bf45ebab">SUPC_WUIR_WKUPT14_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga5ee87dc502e7d94503c3ef53bf45ebab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga5ee87dc502e7d94503c3ef53bf45ebab">More...</a><br /></td></tr>
<tr class="separator:ga5ee87dc502e7d94503c3ef53bf45ebab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c031d5561d54a8c250232d4ce1103f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0c031d5561d54a8c250232d4ce1103f2">SUPC_WUIR_WKUPT14_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga0c031d5561d54a8c250232d4ce1103f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga0c031d5561d54a8c250232d4ce1103f2">More...</a><br /></td></tr>
<tr class="separator:ga0c031d5561d54a8c250232d4ce1103f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5433b188640f6399858b4bc9afda174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5433b188640f6399858b4bc9afda174d">SUPC_WUIR_WKUPT15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga5433b188640f6399858b4bc9afda174d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 15  <a href="#ga5433b188640f6399858b4bc9afda174d">More...</a><br /></td></tr>
<tr class="separator:ga5433b188640f6399858b4bc9afda174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec665f9088d53495ecb0f007fece3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaeec665f9088d53495ecb0f007fece3cf">SUPC_WUIR_WKUPT15_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 31)</td></tr>
<tr class="memdesc:gaeec665f9088d53495ecb0f007fece3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#gaeec665f9088d53495ecb0f007fece3cf">More...</a><br /></td></tr>
<tr class="separator:gaeec665f9088d53495ecb0f007fece3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6495509aaf23f232eb9b75fd597d51e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga6495509aaf23f232eb9b75fd597d51e4">SUPC_WUIR_WKUPT15_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga6495509aaf23f232eb9b75fd597d51e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply.  <a href="#ga6495509aaf23f232eb9b75fd597d51e4">More...</a><br /></td></tr>
<tr class="separator:ga6495509aaf23f232eb9b75fd597d51e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac16a71c6dc2309fe3aa16c2c4d5ae264">SUPC_SR_WKUPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Wake-up Status  <a href="#gac16a71c6dc2309fe3aa16c2c4d5ae264">More...</a><br /></td></tr>
<tr class="separator:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0745fe651da5f156721ff006623dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaec0745fe651da5f156721ff006623dce">SUPC_SR_WKUPS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaec0745fe651da5f156721ff006623dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.  <a href="#gaec0745fe651da5f156721ff006623dce">More...</a><br /></td></tr>
<tr class="separator:gaec0745fe651da5f156721ff006623dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665c5d05d1f26b9610621e19c586c70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga665c5d05d1f26b9610621e19c586c70c">SUPC_SR_WKUPS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga665c5d05d1f26b9610621e19c586c70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.  <a href="#ga665c5d05d1f26b9610621e19c586c70c">More...</a><br /></td></tr>
<tr class="separator:ga665c5d05d1f26b9610621e19c586c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">SUPC_SR_BODRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Brownout Detector Reset Status  <a href="#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">More...</a><br /></td></tr>
<tr class="separator:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640c5de34d13f48f26d92b539a32f3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga640c5de34d13f48f26d92b539a32f3b1">SUPC_SR_BODRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga640c5de34d13f48f26d92b539a32f3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR.  <a href="#ga640c5de34d13f48f26d92b539a32f3b1">More...</a><br /></td></tr>
<tr class="separator:ga640c5de34d13f48f26d92b539a32f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3116cdf97768c5b49a87912f8ffa318c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3116cdf97768c5b49a87912f8ffa318c">SUPC_SR_BODRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3116cdf97768c5b49a87912f8ffa318c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR.  <a href="#ga3116cdf97768c5b49a87912f8ffa318c">More...</a><br /></td></tr>
<tr class="separator:ga3116cdf97768c5b49a87912f8ffa318c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae48ab1a7fffb981efefdca372d3d7fcb">SUPC_SR_SMRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Reset Status  <a href="#gae48ab1a7fffb981efefdca372d3d7fcb">More...</a><br /></td></tr>
<tr class="separator:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ebf02ead35de24fa472195a6b73144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga22ebf02ead35de24fa472195a6b73144">SUPC_SR_SMRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga22ebf02ead35de24fa472195a6b73144"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR.  <a href="#ga22ebf02ead35de24fa472195a6b73144">More...</a><br /></td></tr>
<tr class="separator:ga22ebf02ead35de24fa472195a6b73144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga00b6e76fa436337daf3eda2a40dc4f36">SUPC_SR_SMRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR.  <a href="#ga00b6e76fa436337daf3eda2a40dc4f36">More...</a><br /></td></tr>
<tr class="separator:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b740f64b912d2a15b75edeb79f76c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0b740f64b912d2a15b75edeb79f76c65">SUPC_SR_SMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga0b740f64b912d2a15b75edeb79f76c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Status  <a href="#ga0b740f64b912d2a15b75edeb79f76c65">More...</a><br /></td></tr>
<tr class="separator:ga0b740f64b912d2a15b75edeb79f76c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd3383eb45bf512d4907af2a76adbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gacdd3383eb45bf512d4907af2a76adbf3">SUPC_SR_SMS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gacdd3383eb45bf512d4907af2a76adbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection since the last read of SUPC_SR.  <a href="#gacdd3383eb45bf512d4907af2a76adbf3">More...</a><br /></td></tr>
<tr class="separator:gacdd3383eb45bf512d4907af2a76adbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55b5e0a82b518f322239fffef4c80b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae55b5e0a82b518f322239fffef4c80b5">SUPC_SR_SMS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gae55b5e0a82b518f322239fffef4c80b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR.  <a href="#gae55b5e0a82b518f322239fffef4c80b5">More...</a><br /></td></tr>
<tr class="separator:gae55b5e0a82b518f322239fffef4c80b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d0ddd037a793670aa82608620768dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga94d0ddd037a793670aa82608620768dc">SUPC_SR_SMOS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga94d0ddd037a793670aa82608620768dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Output Status  <a href="#ga94d0ddd037a793670aa82608620768dc">More...</a><br /></td></tr>
<tr class="separator:ga94d0ddd037a793670aa82608620768dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bad131859338323be85f40b76d2d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga49bad131859338323be85f40b76d2d6c">SUPC_SR_SMOS_HIGH</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga49bad131859338323be85f40b76d2d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement.  <a href="#ga49bad131859338323be85f40b76d2d6c">More...</a><br /></td></tr>
<tr class="separator:ga49bad131859338323be85f40b76d2d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e2ca00232d4771caeeff483ec4b003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae5e2ca00232d4771caeeff483ec4b003">SUPC_SR_SMOS_LOW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gae5e2ca00232d4771caeeff483ec4b003"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement.  <a href="#gae5e2ca00232d4771caeeff483ec4b003">More...</a><br /></td></tr>
<tr class="separator:gae5e2ca00232d4771caeeff483ec4b003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e8a47e09f0269f14872a4844fe1447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga72e8a47e09f0269f14872a4844fe1447">SUPC_SR_OSCSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga72e8a47e09f0269f14872a4844fe1447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) 32-kHz Oscillator Selection Status  <a href="#ga72e8a47e09f0269f14872a4844fe1447">More...</a><br /></td></tr>
<tr class="separator:ga72e8a47e09f0269f14872a4844fe1447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c400a9bac9602e462c67d0f98894da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab2c400a9bac9602e462c67d0f98894da">SUPC_SR_OSCSEL_RC</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab2c400a9bac9602e462c67d0f98894da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The slow clock SLCK is generated by the embedded 32 kHz RC oscillator.  <a href="#gab2c400a9bac9602e462c67d0f98894da">More...</a><br /></td></tr>
<tr class="separator:gab2c400a9bac9602e462c67d0f98894da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28a70a417353f3e8d872bc90d2725c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab28a70a417353f3e8d872bc90d2725c2">SUPC_SR_OSCSEL_CRYST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab28a70a417353f3e8d872bc90d2725c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The slow clock SLCK is generated by the 32 kHz crystal oscillator.  <a href="#gab28a70a417353f3e8d872bc90d2725c2">More...</a><br /></td></tr>
<tr class="separator:gab28a70a417353f3e8d872bc90d2725c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0d19725fb9fe71c830620efb31930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafcb0d19725fb9fe71c830620efb31930">SUPC_SR_WKUPIS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafcb0d19725fb9fe71c830620efb31930"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 0  <a href="#gafcb0d19725fb9fe71c830620efb31930">More...</a><br /></td></tr>
<tr class="separator:gafcb0d19725fb9fe71c830620efb31930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f3db6e46a99f40b49dd952114f44b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad3f3db6e46a99f40b49dd952114f44b0">SUPC_SR_WKUPIS0_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gad3f3db6e46a99f40b49dd952114f44b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gad3f3db6e46a99f40b49dd952114f44b0">More...</a><br /></td></tr>
<tr class="separator:gad3f3db6e46a99f40b49dd952114f44b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273810a563d1d7d4effbcd3b7e899c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga273810a563d1d7d4effbcd3b7e899c64">SUPC_SR_WKUPIS0_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga273810a563d1d7d4effbcd3b7e899c64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga273810a563d1d7d4effbcd3b7e899c64">More...</a><br /></td></tr>
<tr class="separator:ga273810a563d1d7d4effbcd3b7e899c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b5babc92ba6085b025f668eeeabcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga50b5babc92ba6085b025f668eeeabcdc">SUPC_SR_WKUPIS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga50b5babc92ba6085b025f668eeeabcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 1  <a href="#ga50b5babc92ba6085b025f668eeeabcdc">More...</a><br /></td></tr>
<tr class="separator:ga50b5babc92ba6085b025f668eeeabcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d833d1a9a5a370bd0ba80ec059603dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga6d833d1a9a5a370bd0ba80ec059603dc">SUPC_SR_WKUPIS1_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga6d833d1a9a5a370bd0ba80ec059603dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga6d833d1a9a5a370bd0ba80ec059603dc">More...</a><br /></td></tr>
<tr class="separator:ga6d833d1a9a5a370bd0ba80ec059603dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2998619112a0f83d213adb30007727f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2998619112a0f83d213adb30007727f0">SUPC_SR_WKUPIS1_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga2998619112a0f83d213adb30007727f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga2998619112a0f83d213adb30007727f0">More...</a><br /></td></tr>
<tr class="separator:ga2998619112a0f83d213adb30007727f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">SUPC_SR_WKUPIS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 2  <a href="#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">More...</a><br /></td></tr>
<tr class="separator:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823e03220aff8c8e89f4efa6b065730e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga823e03220aff8c8e89f4efa6b065730e">SUPC_SR_WKUPIS2_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga823e03220aff8c8e89f4efa6b065730e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga823e03220aff8c8e89f4efa6b065730e">More...</a><br /></td></tr>
<tr class="separator:ga823e03220aff8c8e89f4efa6b065730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5772393915c86beab6f392f4ddfa1835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5772393915c86beab6f392f4ddfa1835">SUPC_SR_WKUPIS2_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga5772393915c86beab6f392f4ddfa1835"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga5772393915c86beab6f392f4ddfa1835">More...</a><br /></td></tr>
<tr class="separator:ga5772393915c86beab6f392f4ddfa1835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaeaf18ea3ed18c20d753e7e0539e037f2">SUPC_SR_WKUPIS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 3  <a href="#gaeaf18ea3ed18c20d753e7e0539e037f2">More...</a><br /></td></tr>
<tr class="separator:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52542c53b3ee9c9af11b78465764391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa52542c53b3ee9c9af11b78465764391">SUPC_SR_WKUPIS3_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaa52542c53b3ee9c9af11b78465764391"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gaa52542c53b3ee9c9af11b78465764391">More...</a><br /></td></tr>
<tr class="separator:gaa52542c53b3ee9c9af11b78465764391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb05e9700ace9ac4f6399d2f43d599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga4bb05e9700ace9ac4f6399d2f43d599a">SUPC_SR_WKUPIS3_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga4bb05e9700ace9ac4f6399d2f43d599a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga4bb05e9700ace9ac4f6399d2f43d599a">More...</a><br /></td></tr>
<tr class="separator:ga4bb05e9700ace9ac4f6399d2f43d599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab9c9b5eff9ffd5971ec7f62f0467f47b">SUPC_SR_WKUPIS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 4  <a href="#gab9c9b5eff9ffd5971ec7f62f0467f47b">More...</a><br /></td></tr>
<tr class="separator:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9164395b883b96e186481bbf8b7754e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae9164395b883b96e186481bbf8b7754e">SUPC_SR_WKUPIS4_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gae9164395b883b96e186481bbf8b7754e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gae9164395b883b96e186481bbf8b7754e">More...</a><br /></td></tr>
<tr class="separator:gae9164395b883b96e186481bbf8b7754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd5c9555a24d8619fbd6e93b4b53ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga6bd5c9555a24d8619fbd6e93b4b53ef4">SUPC_SR_WKUPIS4_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga6bd5c9555a24d8619fbd6e93b4b53ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga6bd5c9555a24d8619fbd6e93b4b53ef4">More...</a><br /></td></tr>
<tr class="separator:ga6bd5c9555a24d8619fbd6e93b4b53ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3581fd9ee1d919cd121c4ebecd91c212">SUPC_SR_WKUPIS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 5  <a href="#ga3581fd9ee1d919cd121c4ebecd91c212">More...</a><br /></td></tr>
<tr class="separator:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e42e17d0abb5abd3ebf7a9a3fe8cdac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga3e42e17d0abb5abd3ebf7a9a3fe8cdac">SUPC_SR_WKUPIS5_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga3e42e17d0abb5abd3ebf7a9a3fe8cdac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga3e42e17d0abb5abd3ebf7a9a3fe8cdac">More...</a><br /></td></tr>
<tr class="separator:ga3e42e17d0abb5abd3ebf7a9a3fe8cdac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b08f25f07cb8f18cec20a158a94773d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2b08f25f07cb8f18cec20a158a94773d">SUPC_SR_WKUPIS5_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga2b08f25f07cb8f18cec20a158a94773d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga2b08f25f07cb8f18cec20a158a94773d">More...</a><br /></td></tr>
<tr class="separator:ga2b08f25f07cb8f18cec20a158a94773d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gabb5f54eab4f4dc68e28175cbfcd52654">SUPC_SR_WKUPIS6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 6  <a href="#gabb5f54eab4f4dc68e28175cbfcd52654">More...</a><br /></td></tr>
<tr class="separator:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c17db8b549e5093a655efdf161ab1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga77c17db8b549e5093a655efdf161ab1e">SUPC_SR_WKUPIS6_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga77c17db8b549e5093a655efdf161ab1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga77c17db8b549e5093a655efdf161ab1e">More...</a><br /></td></tr>
<tr class="separator:ga77c17db8b549e5093a655efdf161ab1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141ae72bc8a7f16a3514d1fd47be86c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga141ae72bc8a7f16a3514d1fd47be86c4">SUPC_SR_WKUPIS6_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga141ae72bc8a7f16a3514d1fd47be86c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga141ae72bc8a7f16a3514d1fd47be86c4">More...</a><br /></td></tr>
<tr class="separator:ga141ae72bc8a7f16a3514d1fd47be86c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7319144436fe27ecef61eb32cae3d2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga7319144436fe27ecef61eb32cae3d2e0">SUPC_SR_WKUPIS7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga7319144436fe27ecef61eb32cae3d2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 7  <a href="#ga7319144436fe27ecef61eb32cae3d2e0">More...</a><br /></td></tr>
<tr class="separator:ga7319144436fe27ecef61eb32cae3d2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ebc537ae2ca4d0f600affc880f3ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga81ebc537ae2ca4d0f600affc880f3ee8">SUPC_SR_WKUPIS7_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga81ebc537ae2ca4d0f600affc880f3ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga81ebc537ae2ca4d0f600affc880f3ee8">More...</a><br /></td></tr>
<tr class="separator:ga81ebc537ae2ca4d0f600affc880f3ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f66f0c490c96ca3da32664890f82f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga84f66f0c490c96ca3da32664890f82f0">SUPC_SR_WKUPIS7_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga84f66f0c490c96ca3da32664890f82f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga84f66f0c490c96ca3da32664890f82f0">More...</a><br /></td></tr>
<tr class="separator:ga84f66f0c490c96ca3da32664890f82f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822dfff1691421f943360284ba6d912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga822dfff1691421f943360284ba6d912d">SUPC_SR_WKUPIS8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga822dfff1691421f943360284ba6d912d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 8  <a href="#ga822dfff1691421f943360284ba6d912d">More...</a><br /></td></tr>
<tr class="separator:ga822dfff1691421f943360284ba6d912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14ad5afe4b92fea447019a3c761190f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab14ad5afe4b92fea447019a3c761190f">SUPC_SR_WKUPIS8_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gab14ad5afe4b92fea447019a3c761190f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gab14ad5afe4b92fea447019a3c761190f">More...</a><br /></td></tr>
<tr class="separator:gab14ad5afe4b92fea447019a3c761190f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8fca0355841eb3bcc7cbbd782cebe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gabb8fca0355841eb3bcc7cbbd782cebe4">SUPC_SR_WKUPIS8_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gabb8fca0355841eb3bcc7cbbd782cebe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#gabb8fca0355841eb3bcc7cbbd782cebe4">More...</a><br /></td></tr>
<tr class="separator:gabb8fca0355841eb3bcc7cbbd782cebe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff60b4e21a7abfae4512dbeff068a752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaff60b4e21a7abfae4512dbeff068a752">SUPC_SR_WKUPIS9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaff60b4e21a7abfae4512dbeff068a752"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 9  <a href="#gaff60b4e21a7abfae4512dbeff068a752">More...</a><br /></td></tr>
<tr class="separator:gaff60b4e21a7abfae4512dbeff068a752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd713fffc69306a3f71dc288713bbcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gadd713fffc69306a3f71dc288713bbcfe">SUPC_SR_WKUPIS9_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gadd713fffc69306a3f71dc288713bbcfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#gadd713fffc69306a3f71dc288713bbcfe">More...</a><br /></td></tr>
<tr class="separator:gadd713fffc69306a3f71dc288713bbcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e51cf42bbc06597d161ac378597cf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga7e51cf42bbc06597d161ac378597cf37">SUPC_SR_WKUPIS9_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga7e51cf42bbc06597d161ac378597cf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga7e51cf42bbc06597d161ac378597cf37">More...</a><br /></td></tr>
<tr class="separator:ga7e51cf42bbc06597d161ac378597cf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed0b1280d03475fcadb26102b59e094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0ed0b1280d03475fcadb26102b59e094">SUPC_SR_WKUPIS10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga0ed0b1280d03475fcadb26102b59e094"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 10  <a href="#ga0ed0b1280d03475fcadb26102b59e094">More...</a><br /></td></tr>
<tr class="separator:ga0ed0b1280d03475fcadb26102b59e094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e4ef8e8383728ebd33c333431528a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga69e4ef8e8383728ebd33c333431528a5">SUPC_SR_WKUPIS10_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga69e4ef8e8383728ebd33c333431528a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga69e4ef8e8383728ebd33c333431528a5">More...</a><br /></td></tr>
<tr class="separator:ga69e4ef8e8383728ebd33c333431528a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b87f8c7379a875da98315a5bae2f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga73b87f8c7379a875da98315a5bae2f8a">SUPC_SR_WKUPIS10_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga73b87f8c7379a875da98315a5bae2f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga73b87f8c7379a875da98315a5bae2f8a">More...</a><br /></td></tr>
<tr class="separator:ga73b87f8c7379a875da98315a5bae2f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae4972fa9c6e12b2413cfa176b1372cb7">SUPC_SR_WKUPIS11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 11  <a href="#gae4972fa9c6e12b2413cfa176b1372cb7">More...</a><br /></td></tr>
<tr class="separator:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571a9c264da6ac6eed9887a54c813214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga571a9c264da6ac6eed9887a54c813214">SUPC_SR_WKUPIS11_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga571a9c264da6ac6eed9887a54c813214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga571a9c264da6ac6eed9887a54c813214">More...</a><br /></td></tr>
<tr class="separator:ga571a9c264da6ac6eed9887a54c813214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf05833a047068fc0259d5f468a0b67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gadf05833a047068fc0259d5f468a0b67a">SUPC_SR_WKUPIS11_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gadf05833a047068fc0259d5f468a0b67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#gadf05833a047068fc0259d5f468a0b67a">More...</a><br /></td></tr>
<tr class="separator:gadf05833a047068fc0259d5f468a0b67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf523c9091a64fff9807bd6a6fd28287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gabf523c9091a64fff9807bd6a6fd28287">SUPC_SR_WKUPIS12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gabf523c9091a64fff9807bd6a6fd28287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 12  <a href="#gabf523c9091a64fff9807bd6a6fd28287">More...</a><br /></td></tr>
<tr class="separator:gabf523c9091a64fff9807bd6a6fd28287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32981fa159eec6a11946ba5304434287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga32981fa159eec6a11946ba5304434287">SUPC_SR_WKUPIS12_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga32981fa159eec6a11946ba5304434287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga32981fa159eec6a11946ba5304434287">More...</a><br /></td></tr>
<tr class="separator:ga32981fa159eec6a11946ba5304434287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01360282716910f16ef08aabbc1a1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae01360282716910f16ef08aabbc1a1cf">SUPC_SR_WKUPIS12_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gae01360282716910f16ef08aabbc1a1cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#gae01360282716910f16ef08aabbc1a1cf">More...</a><br /></td></tr>
<tr class="separator:gae01360282716910f16ef08aabbc1a1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72338e58315c3ef88f7a9328533328e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac72338e58315c3ef88f7a9328533328e">SUPC_SR_WKUPIS13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gac72338e58315c3ef88f7a9328533328e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 13  <a href="#gac72338e58315c3ef88f7a9328533328e">More...</a><br /></td></tr>
<tr class="separator:gac72338e58315c3ef88f7a9328533328e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767cea3a758df83bc7c40e74bb0a7b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga767cea3a758df83bc7c40e74bb0a7b28">SUPC_SR_WKUPIS13_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga767cea3a758df83bc7c40e74bb0a7b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga767cea3a758df83bc7c40e74bb0a7b28">More...</a><br /></td></tr>
<tr class="separator:ga767cea3a758df83bc7c40e74bb0a7b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac881b058f272355af4e4ef56c78c5bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac881b058f272355af4e4ef56c78c5bc8">SUPC_SR_WKUPIS13_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gac881b058f272355af4e4ef56c78c5bc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#gac881b058f272355af4e4ef56c78c5bc8">More...</a><br /></td></tr>
<tr class="separator:gac881b058f272355af4e4ef56c78c5bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8ee3419a8927e1c6d9bb8c8f3fed45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1f8ee3419a8927e1c6d9bb8c8f3fed45">SUPC_SR_WKUPIS14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga1f8ee3419a8927e1c6d9bb8c8f3fed45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 14  <a href="#ga1f8ee3419a8927e1c6d9bb8c8f3fed45">More...</a><br /></td></tr>
<tr class="separator:ga1f8ee3419a8927e1c6d9bb8c8f3fed45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309d6376f1a66e91b57df9a00cd4ceba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga309d6376f1a66e91b57df9a00cd4ceba">SUPC_SR_WKUPIS14_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga309d6376f1a66e91b57df9a00cd4ceba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga309d6376f1a66e91b57df9a00cd4ceba">More...</a><br /></td></tr>
<tr class="separator:ga309d6376f1a66e91b57df9a00cd4ceba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c6909328f9bab775fdd4dc855bdd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga78c6909328f9bab775fdd4dc855bdd60">SUPC_SR_WKUPIS14_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga78c6909328f9bab775fdd4dc855bdd60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga78c6909328f9bab775fdd4dc855bdd60">More...</a><br /></td></tr>
<tr class="separator:ga78c6909328f9bab775fdd4dc855bdd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cce968cb4fb6ea658c4201cd1ab10b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga8cce968cb4fb6ea658c4201cd1ab10b7">SUPC_SR_WKUPIS15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga8cce968cb4fb6ea658c4201cd1ab10b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 15  <a href="#ga8cce968cb4fb6ea658c4201cd1ab10b7">More...</a><br /></td></tr>
<tr class="separator:ga8cce968cb4fb6ea658c4201cd1ab10b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537bfbe69e1aa6aa0deab5b08bf94fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga537bfbe69e1aa6aa0deab5b08bf94fa8">SUPC_SR_WKUPIS15_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga537bfbe69e1aa6aa0deab5b08bf94fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <a href="#ga537bfbe69e1aa6aa0deab5b08bf94fa8">More...</a><br /></td></tr>
<tr class="separator:ga537bfbe69e1aa6aa0deab5b08bf94fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e948f1eaaa21654034935a1bbd4b1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0e948f1eaaa21654034935a1bbd4b1e9">SUPC_SR_WKUPIS15_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga0e948f1eaaa21654034935a1bbd4b1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event.  <a href="#ga0e948f1eaaa21654034935a1bbd4b1e9">More...</a><br /></td></tr>
<tr class="separator:ga0e948f1eaaa21654034935a1bbd4b1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84061e8c69a1942d40756ad1e2241b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga84061e8c69a1942d40756ad1e2241b9f">SUPC_PWMR_LPOWERS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga84061e8c69a1942d40756ad1e2241b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Low Power Value Selection  <a href="#ga84061e8c69a1942d40756ad1e2241b9f">More...</a><br /></td></tr>
<tr class="separator:ga84061e8c69a1942d40756ad1e2241b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04ca3d0686d68910655e9035c9bab1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad04ca3d0686d68910655e9035c9bab1b">SUPC_PWMR_LPOWERS_FACTORY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad04ca3d0686d68910655e9035c9bab1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) The trimming value applied to the regulator when the device is in wait mode.  <a href="#gad04ca3d0686d68910655e9035c9bab1b">More...</a><br /></td></tr>
<tr class="separator:gad04ca3d0686d68910655e9035c9bab1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b9ebc5b77a7faff8eae6c25cc2b2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab6b9ebc5b77a7faff8eae6c25cc2b2f8">SUPC_PWMR_LPOWERS_USER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab6b9ebc5b77a7faff8eae6c25cc2b2f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) The trimming value applied to the regulator is defined by the value programmed in the LPOWERx bits.  <a href="#gab6b9ebc5b77a7faff8eae6c25cc2b2f8">More...</a><br /></td></tr>
<tr class="separator:gab6b9ebc5b77a7faff8eae6c25cc2b2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a05c7892f8e7227e1805fa26ac89927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2a05c7892f8e7227e1805fa26ac89927">SUPC_PWMR_LPOWER0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga2a05c7892f8e7227e1805fa26ac89927"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Low Power Value  <a href="#ga2a05c7892f8e7227e1805fa26ac89927">More...</a><br /></td></tr>
<tr class="separator:ga2a05c7892f8e7227e1805fa26ac89927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac00b1e431a46f77f0c577f332153d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaac00b1e431a46f77f0c577f332153d35">SUPC_PWMR_LPOWER1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaac00b1e431a46f77f0c577f332153d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Low Power Value  <a href="#gaac00b1e431a46f77f0c577f332153d35">More...</a><br /></td></tr>
<tr class="separator:gaac00b1e431a46f77f0c577f332153d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e4b74f123919bd3ea53b3d88f5e199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga96e4b74f123919bd3ea53b3d88f5e199">SUPC_PWMR_LPOWER2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga96e4b74f123919bd3ea53b3d88f5e199"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Low Power Value  <a href="#ga96e4b74f123919bd3ea53b3d88f5e199">More...</a><br /></td></tr>
<tr class="separator:ga96e4b74f123919bd3ea53b3d88f5e199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cbfd632147d151c0b1c77badaba269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga56cbfd632147d151c0b1c77badaba269">SUPC_PWMR_LPOWER3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga56cbfd632147d151c0b1c77badaba269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Low Power Value  <a href="#ga56cbfd632147d151c0b1c77badaba269">More...</a><br /></td></tr>
<tr class="separator:ga56cbfd632147d151c0b1c77badaba269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42f211620025979b494fde5ff753649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa42f211620025979b494fde5ff753649">SUPC_PWMR_STUPTIME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa42f211620025979b494fde5ff753649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Start-up Time when Resuming from Wait Mode  <a href="#gaa42f211620025979b494fde5ff753649">More...</a><br /></td></tr>
<tr class="separator:gaa42f211620025979b494fde5ff753649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf71dfaa39ad376143405fc6651469dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gabf71dfaa39ad376143405fc6651469dc">SUPC_PWMR_STUPTIME_FAST</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gabf71dfaa39ad376143405fc6651469dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Fast start-up.  <a href="#gabf71dfaa39ad376143405fc6651469dc">More...</a><br /></td></tr>
<tr class="separator:gabf71dfaa39ad376143405fc6651469dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8a935f392570647abcc9934df97584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga7f8a935f392570647abcc9934df97584">SUPC_PWMR_STUPTIME_SLOW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga7f8a935f392570647abcc9934df97584"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Slow start-up.  <a href="#ga7f8a935f392570647abcc9934df97584">More...</a><br /></td></tr>
<tr class="separator:ga7f8a935f392570647abcc9934df97584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c63066d73c339baab10aaef5f324f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga9c63066d73c339baab10aaef5f324f84">SUPC_PWMR_ECPWRS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga9c63066d73c339baab10aaef5f324f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Enhanced Custom Power Value Selection  <a href="#ga9c63066d73c339baab10aaef5f324f84">More...</a><br /></td></tr>
<tr class="separator:ga9c63066d73c339baab10aaef5f324f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85731149e3156c1a361d4d339c3a99a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga85731149e3156c1a361d4d339c3a99a9">SUPC_PWMR_ECPWRS_FACTORY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga85731149e3156c1a361d4d339c3a99a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) The trimming value applied to the regulator when the device is in active mode.  <a href="#ga85731149e3156c1a361d4d339c3a99a9">More...</a><br /></td></tr>
<tr class="separator:ga85731149e3156c1a361d4d339c3a99a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41bf289373d3564c9e29ac3302e9f891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga41bf289373d3564c9e29ac3302e9f891">SUPC_PWMR_ECPWRS_USER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga41bf289373d3564c9e29ac3302e9f891"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) The trimming value applied to the regulator is defined by the value programmed in ECPWRx bits.  <a href="#ga41bf289373d3564c9e29ac3302e9f891">More...</a><br /></td></tr>
<tr class="separator:ga41bf289373d3564c9e29ac3302e9f891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc350c7a1a2dc6b357b68075e92d2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaabc350c7a1a2dc6b357b68075e92d2f3">SUPC_PWMR_ECPWR0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaabc350c7a1a2dc6b357b68075e92d2f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Enhanced Custom Power Value  <a href="#gaabc350c7a1a2dc6b357b68075e92d2f3">More...</a><br /></td></tr>
<tr class="separator:gaabc350c7a1a2dc6b357b68075e92d2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdae5408410ca9dda8f6ad842a90da2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gacdae5408410ca9dda8f6ad842a90da2a">SUPC_PWMR_ECPWR1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gacdae5408410ca9dda8f6ad842a90da2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Enhanced Custom Power Value  <a href="#gacdae5408410ca9dda8f6ad842a90da2a">More...</a><br /></td></tr>
<tr class="separator:gacdae5408410ca9dda8f6ad842a90da2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b3bcc40f8ae773e32cf715de75145a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga75b3bcc40f8ae773e32cf715de75145a">SUPC_PWMR_ECPWR2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga75b3bcc40f8ae773e32cf715de75145a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Enhanced Custom Power Value  <a href="#ga75b3bcc40f8ae773e32cf715de75145a">More...</a><br /></td></tr>
<tr class="separator:ga75b3bcc40f8ae773e32cf715de75145a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c890fb3a4b90eef4dee7211c3d9a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga02c890fb3a4b90eef4dee7211c3d9a8d">SUPC_PWMR_ECPWR3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga02c890fb3a4b90eef4dee7211c3d9a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Enhanced Custom Power Value  <a href="#ga02c890fb3a4b90eef4dee7211c3d9a8d">More...</a><br /></td></tr>
<tr class="separator:ga02c890fb3a4b90eef4dee7211c3d9a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf45277b90da8305266620effeefbf17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gabf45277b90da8305266620effeefbf17">SUPC_PWMR_SRAM0ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gabf45277b90da8305266620effeefbf17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAM Power Control  <a href="#gabf45277b90da8305266620effeefbf17">More...</a><br /></td></tr>
<tr class="separator:gabf45277b90da8305266620effeefbf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0659dde885ff0b97e4ef6157554d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga4a0659dde885ff0b97e4ef6157554d1d">SUPC_PWMR_SRAM0ON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga4a0659dde885ff0b97e4ef6157554d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is not powered.  <a href="#ga4a0659dde885ff0b97e4ef6157554d1d">More...</a><br /></td></tr>
<tr class="separator:ga4a0659dde885ff0b97e4ef6157554d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa23e3ae8451486ed82f229f499fc660b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaa23e3ae8451486ed82f229f499fc660b">SUPC_PWMR_SRAM0ON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaa23e3ae8451486ed82f229f499fc660b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is powered.  <a href="#gaa23e3ae8451486ed82f229f499fc660b">More...</a><br /></td></tr>
<tr class="separator:gaa23e3ae8451486ed82f229f499fc660b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d1f704a6984e990b0ed4dd1a7a7c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaf0d1f704a6984e990b0ed4dd1a7a7c6a">SUPC_PWMR_SRAM1ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaf0d1f704a6984e990b0ed4dd1a7a7c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAM Power Control  <a href="#gaf0d1f704a6984e990b0ed4dd1a7a7c6a">More...</a><br /></td></tr>
<tr class="separator:gaf0d1f704a6984e990b0ed4dd1a7a7c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7da04bfea0e180cdd22abd648e037e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga8d7da04bfea0e180cdd22abd648e037e">SUPC_PWMR_SRAM1ON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga8d7da04bfea0e180cdd22abd648e037e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is not powered.  <a href="#ga8d7da04bfea0e180cdd22abd648e037e">More...</a><br /></td></tr>
<tr class="separator:ga8d7da04bfea0e180cdd22abd648e037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf338b944a2fd9652119a9213ef728af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gadf338b944a2fd9652119a9213ef728af">SUPC_PWMR_SRAM1ON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gadf338b944a2fd9652119a9213ef728af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is powered.  <a href="#gadf338b944a2fd9652119a9213ef728af">More...</a><br /></td></tr>
<tr class="separator:gadf338b944a2fd9652119a9213ef728af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc8ffd5d2ac416e3f56e7f3d2e89821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaefc8ffd5d2ac416e3f56e7f3d2e89821">SUPC_PWMR_SRAM2ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaefc8ffd5d2ac416e3f56e7f3d2e89821"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAM Power Control  <a href="#gaefc8ffd5d2ac416e3f56e7f3d2e89821">More...</a><br /></td></tr>
<tr class="separator:gaefc8ffd5d2ac416e3f56e7f3d2e89821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046fdb62a102a3d7329cc9980678b7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga046fdb62a102a3d7329cc9980678b7ed">SUPC_PWMR_SRAM2ON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga046fdb62a102a3d7329cc9980678b7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is not powered.  <a href="#ga046fdb62a102a3d7329cc9980678b7ed">More...</a><br /></td></tr>
<tr class="separator:ga046fdb62a102a3d7329cc9980678b7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53524433cc70ff051eb7306181530498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga53524433cc70ff051eb7306181530498">SUPC_PWMR_SRAM2ON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga53524433cc70ff051eb7306181530498"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is powered.  <a href="#ga53524433cc70ff051eb7306181530498">More...</a><br /></td></tr>
<tr class="separator:ga53524433cc70ff051eb7306181530498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3c94a88286de0d22b78940059afb23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaee3c94a88286de0d22b78940059afb23">SUPC_PWMR_SRAM3ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaee3c94a88286de0d22b78940059afb23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAM Power Control  <a href="#gaee3c94a88286de0d22b78940059afb23">More...</a><br /></td></tr>
<tr class="separator:gaee3c94a88286de0d22b78940059afb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acad7327e35b293f514cc203122f425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga8acad7327e35b293f514cc203122f425">SUPC_PWMR_SRAM3ON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga8acad7327e35b293f514cc203122f425"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is not powered.  <a href="#ga8acad7327e35b293f514cc203122f425">More...</a><br /></td></tr>
<tr class="separator:ga8acad7327e35b293f514cc203122f425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f64599addf067fa15dffcbb51c1a043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga2f64599addf067fa15dffcbb51c1a043">SUPC_PWMR_SRAM3ON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga2f64599addf067fa15dffcbb51c1a043"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is powered.  <a href="#ga2f64599addf067fa15dffcbb51c1a043">More...</a><br /></td></tr>
<tr class="separator:ga2f64599addf067fa15dffcbb51c1a043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe1eeb9acacc28beb218896fb43831e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafbe1eeb9acacc28beb218896fb43831e">SUPC_PWMR_SRAM4ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gafbe1eeb9acacc28beb218896fb43831e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAM Power Control  <a href="#gafbe1eeb9acacc28beb218896fb43831e">More...</a><br /></td></tr>
<tr class="separator:gafbe1eeb9acacc28beb218896fb43831e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c05dca5b551efaff4f39aa76dc5a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga46c05dca5b551efaff4f39aa76dc5a47">SUPC_PWMR_SRAM4ON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga46c05dca5b551efaff4f39aa76dc5a47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is not powered.  <a href="#ga46c05dca5b551efaff4f39aa76dc5a47">More...</a><br /></td></tr>
<tr class="separator:ga46c05dca5b551efaff4f39aa76dc5a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4353e19220ac3ad7a2dfd71c2a1e5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gad4353e19220ac3ad7a2dfd71c2a1e5ad">SUPC_PWMR_SRAM4ON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gad4353e19220ac3ad7a2dfd71c2a1e5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is powered.  <a href="#gad4353e19220ac3ad7a2dfd71c2a1e5ad">More...</a><br /></td></tr>
<tr class="separator:gad4353e19220ac3ad7a2dfd71c2a1e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875628c321aa7af129068fd697961ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga875628c321aa7af129068fd697961ef4">SUPC_PWMR_SRAM5ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga875628c321aa7af129068fd697961ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAM Power Control  <a href="#ga875628c321aa7af129068fd697961ef4">More...</a><br /></td></tr>
<tr class="separator:ga875628c321aa7af129068fd697961ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912c8796f8e8d10fb06c68a57487e833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga912c8796f8e8d10fb06c68a57487e833">SUPC_PWMR_SRAM5ON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga912c8796f8e8d10fb06c68a57487e833"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is not powered.  <a href="#ga912c8796f8e8d10fb06c68a57487e833">More...</a><br /></td></tr>
<tr class="separator:ga912c8796f8e8d10fb06c68a57487e833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab474cdcb7757cdbb749b184ac9f4b123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gab474cdcb7757cdbb749b184ac9f4b123">SUPC_PWMR_SRAM5ON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gab474cdcb7757cdbb749b184ac9f4b123"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is powered.  <a href="#gab474cdcb7757cdbb749b184ac9f4b123">More...</a><br /></td></tr>
<tr class="separator:gab474cdcb7757cdbb749b184ac9f4b123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2665b7300edbf15de04983077674f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gac2665b7300edbf15de04983077674f5f">SUPC_PWMR_SRAM6ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gac2665b7300edbf15de04983077674f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAM Power Control  <a href="#gac2665b7300edbf15de04983077674f5f">More...</a><br /></td></tr>
<tr class="separator:gac2665b7300edbf15de04983077674f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d62c7d416a339ea0e5b9d3213c3cb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga0d62c7d416a339ea0e5b9d3213c3cb3e">SUPC_PWMR_SRAM6ON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga0d62c7d416a339ea0e5b9d3213c3cb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is not powered.  <a href="#ga0d62c7d416a339ea0e5b9d3213c3cb3e">More...</a><br /></td></tr>
<tr class="separator:ga0d62c7d416a339ea0e5b9d3213c3cb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62801c18cdc1e30f0f81f1c48e1dab72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga62801c18cdc1e30f0f81f1c48e1dab72">SUPC_PWMR_SRAM6ON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga62801c18cdc1e30f0f81f1c48e1dab72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) SRAMx is powered.  <a href="#ga62801c18cdc1e30f0f81f1c48e1dab72">More...</a><br /></td></tr>
<tr class="separator:ga62801c18cdc1e30f0f81f1c48e1dab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae031d4bf67a37fd7867a5cf74d05a0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gae031d4bf67a37fd7867a5cf74d05a0b5">SUPC_PWMR_DPRAMON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gae031d4bf67a37fd7867a5cf74d05a0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Dual-port RAM Power Control  <a href="#gae031d4bf67a37fd7867a5cf74d05a0b5">More...</a><br /></td></tr>
<tr class="separator:gae031d4bf67a37fd7867a5cf74d05a0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb43fb5455611c41ab6bf453f96578ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaeb43fb5455611c41ab6bf453f96578ea">SUPC_PWMR_DPRAMON_OFF</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaeb43fb5455611c41ab6bf453f96578ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) USB dual-port RAM is not powered.  <a href="#gaeb43fb5455611c41ab6bf453f96578ea">More...</a><br /></td></tr>
<tr class="separator:gaeb43fb5455611c41ab6bf453f96578ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604f628492090e4d06f4b9ce669d1316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga604f628492090e4d06f4b9ce669d1316">SUPC_PWMR_DPRAMON_ON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga604f628492090e4d06f4b9ce669d1316"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) USB dual-port RAM is powered.  <a href="#ga604f628492090e4d06f4b9ce669d1316">More...</a><br /></td></tr>
<tr class="separator:ga604f628492090e4d06f4b9ce669d1316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a65906838a75c1e333694b5493465a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1a65906838a75c1e333694b5493465a5">SUPC_PWMR_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga1a65906838a75c1e333694b5493465a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9ca38d1e3e74fbbed72ee688f59bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gaaba9ca38d1e3e74fbbed72ee688f59bc">SUPC_PWMR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_PWMR_KEY_Pos)</td></tr>
<tr class="memdesc:gaaba9ca38d1e3e74fbbed72ee688f59bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Password Key  <a href="#gaaba9ca38d1e3e74fbbed72ee688f59bc">More...</a><br /></td></tr>
<tr class="separator:gaaba9ca38d1e3e74fbbed72ee688f59bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5080a5ed03fde5da493ced34ecd30033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga5080a5ed03fde5da493ced34ecd30033">SUPC_PWMR_KEY_PASSWD</a>&#160;&#160;&#160;(0x5Au &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga5080a5ed03fde5da493ced34ecd30033"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_PWMR) Writing any other value in this field aborts the write operation.Always reads as 0.  <a href="#ga5080a5ed03fde5da493ced34ecd30033">More...</a><br /></td></tr>
<tr class="separator:ga5080a5ed03fde5da493ced34ecd30033"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Supply Controller. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga15f5e7c4a620a59d7ac626f870b74755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f5e7c4a620a59d7ac626f870b74755">&sect;&nbsp;</a></span>SUPC_CR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_CR_KEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Password </p>

</div>
</div>
<a id="ga610961afa898ead3d5a179ac0634c845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga610961afa898ead3d5a179ac0634c845">&sect;&nbsp;</a></span>SUPC_CR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_PASSWD&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Writing any other value in this field aborts the write operation.Always reads as 0. </p>

</div>
</div>
<a id="ga44d942edaa48fccc264dcab1b437a979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44d942edaa48fccc264dcab1b437a979">&sect;&nbsp;</a></span>SUPC_CR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91d6cc3df1041f228dd5a7f6efa9a7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d6cc3df1041f228dd5a7f6efa9a7a0">&sect;&nbsp;</a></span>SUPC_CR_VROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Voltage Regulator Off </p>

</div>
</div>
<a id="ga988066d0598337ffb5042ef2aadc05ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga988066d0598337ffb5042ef2aadc05ae">&sect;&nbsp;</a></span>SUPC_CR_VROFF_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) No effect. </p>

</div>
</div>
<a id="ga189ba44b468276136fa168b9eaea192e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga189ba44b468276136fa168b9eaea192e">&sect;&nbsp;</a></span>SUPC_CR_VROFF_STOP_VREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF_STOP_VREG&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) If KEY is correct, asserts the system reset signal and stops the voltage regulator. </p>

</div>
</div>
<a id="ga61ab50e404b9df177bc47d9af0b54dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ab50e404b9df177bc47d9af0b54dee">&sect;&nbsp;</a></span>SUPC_CR_XTALSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Crystal Oscillator Select </p>

</div>
</div>
<a id="gaa2fdec6729f95cbd512ef7a635ccf55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2fdec6729f95cbd512ef7a635ccf55f">&sect;&nbsp;</a></span>SUPC_CR_XTALSEL_CRYSTAL_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL_CRYSTAL_SEL&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) If KEY is correct, switches the slow clock on the crystal oscillator output. </p>

</div>
</div>
<a id="gab7b141e3e7021aee6d0ffa7428d754af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7b141e3e7021aee6d0ffa7428d754af">&sect;&nbsp;</a></span>SUPC_CR_XTALSEL_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) No effect. </p>

</div>
</div>
<a id="ga2cdd12b025fab88307ea6d9d48233916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cdd12b025fab88307ea6d9d48233916">&sect;&nbsp;</a></span>SUPC_MR_BODDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) POR Core Disable </p>

</div>
</div>
<a id="ga566b9091bc31e3ea332ab9f2c6d472dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga566b9091bc31e3ea332ab9f2c6d472dd">&sect;&nbsp;</a></span>SUPC_MR_BODDIS_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS_DISABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core brownout detector is disabled. </p>

</div>
</div>
<a id="ga9fe059d07add915227eebac02a018768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe059d07add915227eebac02a018768">&sect;&nbsp;</a></span>SUPC_MR_BODDIS_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core brownout detector is enabled. </p>

</div>
</div>
<a id="ga67664342e1fce1b895978fd503843f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67664342e1fce1b895978fd503843f17">&sect;&nbsp;</a></span>SUPC_MR_BODRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) POR Core Reset Enable </p>

</div>
</div>
<a id="gac8f017eeb0fd106f0500ea8b2f02cd96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f017eeb0fd106f0500ea8b2f02cd96">&sect;&nbsp;</a></span>SUPC_MR_BODRSTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core reset signal vddcore_nreset is asserted when a brownout detection occurs. </p>

</div>
</div>
<a id="ga1e352a0404edfe9921372e2bcba4a265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e352a0404edfe9921372e2bcba4a265">&sect;&nbsp;</a></span>SUPC_MR_BODRSTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs. </p>

</div>
</div>
<a id="gac4753c6018bda50f3995e5f340b4b4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4753c6018bda50f3995e5f340b4b4f9">&sect;&nbsp;</a></span>SUPC_MR_CDPSWITCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_CDPSWITCH&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Cache Data SRAM Power Switch </p>

</div>
</div>
<a id="gaf0683395e3b2936ed1e4e4a7dbfc3585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0683395e3b2936ed1e4e4a7dbfc3585">&sect;&nbsp;</a></span>SUPC_MR_CDPSWITCH_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_CDPSWITCH_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The cache data SRAM is not powered. </p>

</div>
</div>
<a id="gad9b1e2a91bb0ccf2ec46406b17dcde78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b1e2a91bb0ccf2ec46406b17dcde78">&sect;&nbsp;</a></span>SUPC_MR_CDPSWITCH_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_CDPSWITCH_ON&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The cache data SRAM is powered. </p>

</div>
</div>
<a id="ga289e262a18a3b882c7d5a37472af7381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289e262a18a3b882c7d5a37472af7381">&sect;&nbsp;</a></span>SUPC_MR_CTPSWITCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_CTPSWITCH&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Cache Tag SRAM Power Switch </p>

</div>
</div>
<a id="ga50757c4c794c5988f15f974c96955840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50757c4c794c5988f15f974c96955840">&sect;&nbsp;</a></span>SUPC_MR_CTPSWITCH_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_CTPSWITCH_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The cache tag SRAM is not powered. </p>

</div>
</div>
<a id="gae054232b7bc63aa87a8e639f1ce8b279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae054232b7bc63aa87a8e639f1ce8b279">&sect;&nbsp;</a></span>SUPC_MR_CTPSWITCH_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_CTPSWITCH_ON&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The cache tag SRAM is powered. </p>

</div>
</div>
<a id="gabd65bbb5d401352f6e48ba1c3d0d3cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd65bbb5d401352f6e48ba1c3d0d3cb2">&sect;&nbsp;</a></span>SUPC_MR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_MR_KEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Password Key </p>

</div>
</div>
<a id="gae08beb72463dfd4c0dcccceda5afd90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08beb72463dfd4c0dcccceda5afd90e">&sect;&nbsp;</a></span>SUPC_MR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_PASSWD&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Writing any other value in this field aborts the write operation.Always reads as 0. </p>

</div>
</div>
<a id="ga2eb72192fe9adabcac5150052966b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb72192fe9adabcac5150052966b613">&sect;&nbsp;</a></span>SUPC_MR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1664ed65b8574306bf95facaa9b81c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1664ed65b8574306bf95facaa9b81c32">&sect;&nbsp;</a></span>SUPC_MR_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_ONE&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) This bit must always be set to 1. </p>

</div>
</div>
<a id="ga1ec4d7611027716c6fc8c0cc88d4d58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ec4d7611027716c6fc8c0cc88d4d58c">&sect;&nbsp;</a></span>SUPC_MR_OSCBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Oscillator Bypass </p>

</div>
</div>
<a id="ga160f8faab25e1c990c821fde0d11751d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga160f8faab25e1c990c821fde0d11751d">&sect;&nbsp;</a></span>SUPC_MR_OSCBYPASS_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS_BYPASS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The 32 kHz crystal oscillator is selected and put in bypass mode. </p>

</div>
</div>
<a id="ga82c7dae798dd290723882d2a4239503e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c7dae798dd290723882d2a4239503e">&sect;&nbsp;</a></span>SUPC_MR_OSCBYPASS_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) No effect. </p>
<p>Clock selection depends on XTALSEL value. </p>

</div>
</div>
<a id="gae031d4bf67a37fd7867a5cf74d05a0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae031d4bf67a37fd7867a5cf74d05a0b5">&sect;&nbsp;</a></span>SUPC_PWMR_DPRAMON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_DPRAMON&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Dual-port RAM Power Control </p>

</div>
</div>
<a id="gaeb43fb5455611c41ab6bf453f96578ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb43fb5455611c41ab6bf453f96578ea">&sect;&nbsp;</a></span>SUPC_PWMR_DPRAMON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_DPRAMON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) USB dual-port RAM is not powered. </p>

</div>
</div>
<a id="ga604f628492090e4d06f4b9ce669d1316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga604f628492090e4d06f4b9ce669d1316">&sect;&nbsp;</a></span>SUPC_PWMR_DPRAMON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_DPRAMON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) USB dual-port RAM is powered. </p>

</div>
</div>
<a id="gaabc350c7a1a2dc6b357b68075e92d2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabc350c7a1a2dc6b357b68075e92d2f3">&sect;&nbsp;</a></span>SUPC_PWMR_ECPWR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_ECPWR0&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Enhanced Custom Power Value </p>

</div>
</div>
<a id="gacdae5408410ca9dda8f6ad842a90da2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdae5408410ca9dda8f6ad842a90da2a">&sect;&nbsp;</a></span>SUPC_PWMR_ECPWR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_ECPWR1&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Enhanced Custom Power Value </p>

</div>
</div>
<a id="ga75b3bcc40f8ae773e32cf715de75145a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b3bcc40f8ae773e32cf715de75145a">&sect;&nbsp;</a></span>SUPC_PWMR_ECPWR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_ECPWR2&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Enhanced Custom Power Value </p>

</div>
</div>
<a id="ga02c890fb3a4b90eef4dee7211c3d9a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c890fb3a4b90eef4dee7211c3d9a8d">&sect;&nbsp;</a></span>SUPC_PWMR_ECPWR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_ECPWR3&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Enhanced Custom Power Value </p>

</div>
</div>
<a id="ga9c63066d73c339baab10aaef5f324f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c63066d73c339baab10aaef5f324f84">&sect;&nbsp;</a></span>SUPC_PWMR_ECPWRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_ECPWRS&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Enhanced Custom Power Value Selection </p>

</div>
</div>
<a id="ga85731149e3156c1a361d4d339c3a99a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85731149e3156c1a361d4d339c3a99a9">&sect;&nbsp;</a></span>SUPC_PWMR_ECPWRS_FACTORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_ECPWRS_FACTORY&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) The trimming value applied to the regulator when the device is in active mode. </p>
<p>This value is factory-defined. </p>

</div>
</div>
<a id="ga41bf289373d3564c9e29ac3302e9f891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41bf289373d3564c9e29ac3302e9f891">&sect;&nbsp;</a></span>SUPC_PWMR_ECPWRS_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_ECPWRS_USER&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) The trimming value applied to the regulator is defined by the value programmed in ECPWRx bits. </p>

</div>
</div>
<a id="gaaba9ca38d1e3e74fbbed72ee688f59bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba9ca38d1e3e74fbbed72ee688f59bc">&sect;&nbsp;</a></span>SUPC_PWMR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_PWMR_KEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Password Key </p>

</div>
</div>
<a id="ga5080a5ed03fde5da493ced34ecd30033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5080a5ed03fde5da493ced34ecd30033">&sect;&nbsp;</a></span>SUPC_PWMR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_KEY_PASSWD&#160;&#160;&#160;(0x5Au &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Writing any other value in this field aborts the write operation.Always reads as 0. </p>

</div>
</div>
<a id="ga1a65906838a75c1e333694b5493465a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a65906838a75c1e333694b5493465a5">&sect;&nbsp;</a></span>SUPC_PWMR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2a05c7892f8e7227e1805fa26ac89927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a05c7892f8e7227e1805fa26ac89927">&sect;&nbsp;</a></span>SUPC_PWMR_LPOWER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_LPOWER0&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Low Power Value </p>

</div>
</div>
<a id="gaac00b1e431a46f77f0c577f332153d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac00b1e431a46f77f0c577f332153d35">&sect;&nbsp;</a></span>SUPC_PWMR_LPOWER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_LPOWER1&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Low Power Value </p>

</div>
</div>
<a id="ga96e4b74f123919bd3ea53b3d88f5e199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96e4b74f123919bd3ea53b3d88f5e199">&sect;&nbsp;</a></span>SUPC_PWMR_LPOWER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_LPOWER2&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Low Power Value </p>

</div>
</div>
<a id="ga56cbfd632147d151c0b1c77badaba269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56cbfd632147d151c0b1c77badaba269">&sect;&nbsp;</a></span>SUPC_PWMR_LPOWER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_LPOWER3&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Low Power Value </p>

</div>
</div>
<a id="ga84061e8c69a1942d40756ad1e2241b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84061e8c69a1942d40756ad1e2241b9f">&sect;&nbsp;</a></span>SUPC_PWMR_LPOWERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_LPOWERS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Low Power Value Selection </p>

</div>
</div>
<a id="gad04ca3d0686d68910655e9035c9bab1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04ca3d0686d68910655e9035c9bab1b">&sect;&nbsp;</a></span>SUPC_PWMR_LPOWERS_FACTORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_LPOWERS_FACTORY&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) The trimming value applied to the regulator when the device is in wait mode. </p>
<p>This value is factory-defined. </p>

</div>
</div>
<a id="gab6b9ebc5b77a7faff8eae6c25cc2b2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6b9ebc5b77a7faff8eae6c25cc2b2f8">&sect;&nbsp;</a></span>SUPC_PWMR_LPOWERS_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_LPOWERS_USER&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) The trimming value applied to the regulator is defined by the value programmed in the LPOWERx bits. </p>

</div>
</div>
<a id="gabf45277b90da8305266620effeefbf17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf45277b90da8305266620effeefbf17">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM0ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM0ON&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAM Power Control </p>

</div>
</div>
<a id="ga4a0659dde885ff0b97e4ef6157554d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a0659dde885ff0b97e4ef6157554d1d">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM0ON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM0ON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is not powered. </p>

</div>
</div>
<a id="gaa23e3ae8451486ed82f229f499fc660b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa23e3ae8451486ed82f229f499fc660b">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM0ON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM0ON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is powered. </p>

</div>
</div>
<a id="gaf0d1f704a6984e990b0ed4dd1a7a7c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0d1f704a6984e990b0ed4dd1a7a7c6a">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM1ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM1ON&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAM Power Control </p>

</div>
</div>
<a id="ga8d7da04bfea0e180cdd22abd648e037e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d7da04bfea0e180cdd22abd648e037e">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM1ON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM1ON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is not powered. </p>

</div>
</div>
<a id="gadf338b944a2fd9652119a9213ef728af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf338b944a2fd9652119a9213ef728af">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM1ON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM1ON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is powered. </p>

</div>
</div>
<a id="gaefc8ffd5d2ac416e3f56e7f3d2e89821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc8ffd5d2ac416e3f56e7f3d2e89821">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM2ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM2ON&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAM Power Control </p>

</div>
</div>
<a id="ga046fdb62a102a3d7329cc9980678b7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga046fdb62a102a3d7329cc9980678b7ed">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM2ON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM2ON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is not powered. </p>

</div>
</div>
<a id="ga53524433cc70ff051eb7306181530498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53524433cc70ff051eb7306181530498">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM2ON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM2ON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is powered. </p>

</div>
</div>
<a id="gaee3c94a88286de0d22b78940059afb23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3c94a88286de0d22b78940059afb23">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM3ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM3ON&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAM Power Control </p>

</div>
</div>
<a id="ga8acad7327e35b293f514cc203122f425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8acad7327e35b293f514cc203122f425">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM3ON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM3ON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is not powered. </p>

</div>
</div>
<a id="ga2f64599addf067fa15dffcbb51c1a043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f64599addf067fa15dffcbb51c1a043">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM3ON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM3ON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is powered. </p>

</div>
</div>
<a id="gafbe1eeb9acacc28beb218896fb43831e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbe1eeb9acacc28beb218896fb43831e">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM4ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM4ON&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAM Power Control </p>

</div>
</div>
<a id="ga46c05dca5b551efaff4f39aa76dc5a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c05dca5b551efaff4f39aa76dc5a47">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM4ON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM4ON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is not powered. </p>

</div>
</div>
<a id="gad4353e19220ac3ad7a2dfd71c2a1e5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4353e19220ac3ad7a2dfd71c2a1e5ad">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM4ON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM4ON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is powered. </p>

</div>
</div>
<a id="ga875628c321aa7af129068fd697961ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875628c321aa7af129068fd697961ef4">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM5ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM5ON&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAM Power Control </p>

</div>
</div>
<a id="ga912c8796f8e8d10fb06c68a57487e833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912c8796f8e8d10fb06c68a57487e833">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM5ON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM5ON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is not powered. </p>

</div>
</div>
<a id="gab474cdcb7757cdbb749b184ac9f4b123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab474cdcb7757cdbb749b184ac9f4b123">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM5ON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM5ON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is powered. </p>

</div>
</div>
<a id="gac2665b7300edbf15de04983077674f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2665b7300edbf15de04983077674f5f">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM6ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM6ON&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAM Power Control </p>

</div>
</div>
<a id="ga0d62c7d416a339ea0e5b9d3213c3cb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d62c7d416a339ea0e5b9d3213c3cb3e">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM6ON_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM6ON_OFF&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is not powered. </p>

</div>
</div>
<a id="ga62801c18cdc1e30f0f81f1c48e1dab72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62801c18cdc1e30f0f81f1c48e1dab72">&sect;&nbsp;</a></span>SUPC_PWMR_SRAM6ON_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_SRAM6ON_ON&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) SRAMx is powered. </p>

</div>
</div>
<a id="gaa42f211620025979b494fde5ff753649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa42f211620025979b494fde5ff753649">&sect;&nbsp;</a></span>SUPC_PWMR_STUPTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_STUPTIME&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Start-up Time when Resuming from Wait Mode </p>

</div>
</div>
<a id="gabf71dfaa39ad376143405fc6651469dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf71dfaa39ad376143405fc6651469dc">&sect;&nbsp;</a></span>SUPC_PWMR_STUPTIME_FAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_STUPTIME_FAST&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Fast start-up. </p>

</div>
</div>
<a id="ga7f8a935f392570647abcc9934df97584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f8a935f392570647abcc9934df97584">&sect;&nbsp;</a></span>SUPC_PWMR_STUPTIME_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_PWMR_STUPTIME_SLOW&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_PWMR) Slow start-up. </p>

</div>
</div>
<a id="gaacf68ab926d55134b498d050c9d06998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf68ab926d55134b498d050c9d06998">&sect;&nbsp;</a></span>SUPC_SMMR_SMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Interrupt Enable </p>

</div>
</div>
<a id="ga54b14a12ff28fbcb142b372204b5b974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54b14a12ff28fbcb142b372204b5b974">&sect;&nbsp;</a></span>SUPC_SMMR_SMIEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs. </p>

</div>
</div>
<a id="ga1cb6adb230e5922b53341b0988386859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb6adb230e5922b53341b0988386859">&sect;&nbsp;</a></span>SUPC_SMMR_SMIEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs. </p>

</div>
</div>
<a id="gaaf6f151d4e1023a292d5217b615c3d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf6f151d4e1023a292d5217b615c3d8e">&sect;&nbsp;</a></span>SUPC_SMMR_SMRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Reset Enable </p>

</div>
</div>
<a id="ga6a2017da6ebba59be73537b7968e90f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2017da6ebba59be73537b7968e90f8">&sect;&nbsp;</a></span>SUPC_SMMR_SMRSTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The core reset signal vddcore_nreset is asserted when a supply monitor detection occurs. </p>

</div>
</div>
<a id="gac1624fb2f9e29de8d06fb58a44479ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1624fb2f9e29de8d06fb58a44479ae9">&sect;&nbsp;</a></span>SUPC_SMMR_SMRSTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs. </p>

</div>
</div>
<a id="gaf5649b21d98718c8c5a3a109c9634d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5649b21d98718c8c5a3a109c9634d1f">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_2048SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_2048SLCK&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enables one SLCK period every 2,048 SLCK periods </p>

</div>
</div>
<a id="gacfd8e4abaa80bdc210d0eb19eae2299e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd8e4abaa80bdc210d0eb19eae2299e">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_256SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_256SLCK&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enables one SLCK period every 256 SLCK periods </p>

</div>
</div>
<a id="gaec61f383003750bc3eb06a0e10587af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec61f383003750bc3eb06a0e10587af1">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_32SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_32SLCK&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enables one SLCK period every 32 SLCK periods </p>

</div>
</div>
<a id="gad979303ad767b0f9c79c1c3c4ff9941a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad979303ad767b0f9c79c1c3c4ff9941a">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_CSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_CSM&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Continuous Supply Monitor </p>

</div>
</div>
<a id="ga9be0396f5a00090a757d0d84739bddac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be0396f5a00090a757d0d84739bddac">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_Msk&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Sampling Period </p>

</div>
</div>
<a id="ga1c85fe12e03bf8e2e510b5c97a8de7d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c85fe12e03bf8e2e510b5c97a8de7d1">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5402b0024eb008ce42cf763c86195437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5402b0024eb008ce42cf763c86195437">&sect;&nbsp;</a></span>SUPC_SMMR_SMSMPL_SMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_SMD&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor disabled </p>

</div>
</div>
<a id="ga4173b9bb1b77d81f3f3ea14314c97925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4173b9bb1b77d81f3f3ea14314c97925">&sect;&nbsp;</a></span>SUPC_SMMR_SMTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml#gafdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1744aeb462c30febddee1337c5412eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1744aeb462c30febddee1337c5412eea">&sect;&nbsp;</a></span>SUPC_SMMR_SMTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH_Msk&#160;&#160;&#160;(0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Threshold </p>

</div>
</div>
<a id="gafdf16d8d02bbdd0054b5cb1503756263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf16d8d02bbdd0054b5cb1503756263">&sect;&nbsp;</a></span>SUPC_SMMR_SMTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">&sect;&nbsp;</a></span>SUPC_SR_BODRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Brownout Detector Reset Status </p>

</div>
</div>
<a id="ga640c5de34d13f48f26d92b539a32f3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga640c5de34d13f48f26d92b539a32f3b1">&sect;&nbsp;</a></span>SUPC_SR_BODRSTS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="ga3116cdf97768c5b49a87912f8ffa318c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3116cdf97768c5b49a87912f8ffa318c">&sect;&nbsp;</a></span>SUPC_SR_BODRSTS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="ga72e8a47e09f0269f14872a4844fe1447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e8a47e09f0269f14872a4844fe1447">&sect;&nbsp;</a></span>SUPC_SR_OSCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) 32-kHz Oscillator Selection Status </p>

</div>
</div>
<a id="gab28a70a417353f3e8d872bc90d2725c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab28a70a417353f3e8d872bc90d2725c2">&sect;&nbsp;</a></span>SUPC_SR_OSCSEL_CRYST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL_CRYST&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The slow clock SLCK is generated by the 32 kHz crystal oscillator. </p>

</div>
</div>
<a id="gab2c400a9bac9602e462c67d0f98894da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c400a9bac9602e462c67d0f98894da">&sect;&nbsp;</a></span>SUPC_SR_OSCSEL_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL_RC&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The slow clock SLCK is generated by the embedded 32 kHz RC oscillator. </p>

</div>
</div>
<a id="ga94d0ddd037a793670aa82608620768dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d0ddd037a793670aa82608620768dc">&sect;&nbsp;</a></span>SUPC_SR_SMOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Output Status </p>

</div>
</div>
<a id="ga49bad131859338323be85f40b76d2d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49bad131859338323be85f40b76d2d6c">&sect;&nbsp;</a></span>SUPC_SR_SMOS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS_HIGH&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement. </p>

</div>
</div>
<a id="gae5e2ca00232d4771caeeff483ec4b003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5e2ca00232d4771caeeff483ec4b003">&sect;&nbsp;</a></span>SUPC_SR_SMOS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS_LOW&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement. </p>

</div>
</div>
<a id="gae48ab1a7fffb981efefdca372d3d7fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae48ab1a7fffb981efefdca372d3d7fcb">&sect;&nbsp;</a></span>SUPC_SR_SMRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Reset Status </p>

</div>
</div>
<a id="ga22ebf02ead35de24fa472195a6b73144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ebf02ead35de24fa472195a6b73144">&sect;&nbsp;</a></span>SUPC_SR_SMRSTS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="ga00b6e76fa436337daf3eda2a40dc4f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b6e76fa436337daf3eda2a40dc4f36">&sect;&nbsp;</a></span>SUPC_SR_SMRSTS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. </p>

</div>
</div>
<a id="ga0b740f64b912d2a15b75edeb79f76c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b740f64b912d2a15b75edeb79f76c65">&sect;&nbsp;</a></span>SUPC_SR_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Status </p>

</div>
</div>
<a id="gacdd3383eb45bf512d4907af2a76adbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdd3383eb45bf512d4907af2a76adbf3">&sect;&nbsp;</a></span>SUPC_SR_SMS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No supply monitor detection since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gae55b5e0a82b518f322239fffef4c80b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae55b5e0a82b518f322239fffef4c80b5">&sect;&nbsp;</a></span>SUPC_SR_SMS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR. </p>

</div>
</div>
<a id="gafcb0d19725fb9fe71c830620efb31930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb0d19725fb9fe71c830620efb31930">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 0 </p>

</div>
</div>
<a id="gad3f3db6e46a99f40b49dd952114f44b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3f3db6e46a99f40b49dd952114f44b0">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS0_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga273810a563d1d7d4effbcd3b7e899c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga273810a563d1d7d4effbcd3b7e899c64">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS0_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga50b5babc92ba6085b025f668eeeabcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b5babc92ba6085b025f668eeeabcdc">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 1 </p>

</div>
</div>
<a id="ga0ed0b1280d03475fcadb26102b59e094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ed0b1280d03475fcadb26102b59e094">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 10 </p>

</div>
</div>
<a id="ga69e4ef8e8383728ebd33c333431528a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e4ef8e8383728ebd33c333431528a5">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS10_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga73b87f8c7379a875da98315a5bae2f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73b87f8c7379a875da98315a5bae2f8a">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS10_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gae4972fa9c6e12b2413cfa176b1372cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4972fa9c6e12b2413cfa176b1372cb7">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 11 </p>

</div>
</div>
<a id="ga571a9c264da6ac6eed9887a54c813214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga571a9c264da6ac6eed9887a54c813214">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS11_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gadf05833a047068fc0259d5f468a0b67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf05833a047068fc0259d5f468a0b67a">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS11_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gabf523c9091a64fff9807bd6a6fd28287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf523c9091a64fff9807bd6a6fd28287">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 12 </p>

</div>
</div>
<a id="ga32981fa159eec6a11946ba5304434287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32981fa159eec6a11946ba5304434287">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS12_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gae01360282716910f16ef08aabbc1a1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae01360282716910f16ef08aabbc1a1cf">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS12_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gac72338e58315c3ef88f7a9328533328e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72338e58315c3ef88f7a9328533328e">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 13 </p>

</div>
</div>
<a id="ga767cea3a758df83bc7c40e74bb0a7b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga767cea3a758df83bc7c40e74bb0a7b28">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS13_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gac881b058f272355af4e4ef56c78c5bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac881b058f272355af4e4ef56c78c5bc8">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS13_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga1f8ee3419a8927e1c6d9bb8c8f3fed45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f8ee3419a8927e1c6d9bb8c8f3fed45">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS14&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 14 </p>

</div>
</div>
<a id="ga309d6376f1a66e91b57df9a00cd4ceba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga309d6376f1a66e91b57df9a00cd4ceba">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS14_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS14_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga78c6909328f9bab775fdd4dc855bdd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78c6909328f9bab775fdd4dc855bdd60">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS14_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS14_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga8cce968cb4fb6ea658c4201cd1ab10b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cce968cb4fb6ea658c4201cd1ab10b7">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS15&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 15 </p>

</div>
</div>
<a id="ga537bfbe69e1aa6aa0deab5b08bf94fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga537bfbe69e1aa6aa0deab5b08bf94fa8">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS15_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS15_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga0e948f1eaaa21654034935a1bbd4b1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e948f1eaaa21654034935a1bbd4b1e9">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS15_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS15_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga6d833d1a9a5a370bd0ba80ec059603dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d833d1a9a5a370bd0ba80ec059603dc">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS1_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga2998619112a0f83d213adb30007727f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2998619112a0f83d213adb30007727f0">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS1_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gacb6e56dbd1c8bc1f5c0e706af3e80ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 2 </p>

</div>
</div>
<a id="ga823e03220aff8c8e89f4efa6b065730e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga823e03220aff8c8e89f4efa6b065730e">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS2_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga5772393915c86beab6f392f4ddfa1835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5772393915c86beab6f392f4ddfa1835">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS2_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gaeaf18ea3ed18c20d753e7e0539e037f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaf18ea3ed18c20d753e7e0539e037f2">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 3 </p>

</div>
</div>
<a id="gaa52542c53b3ee9c9af11b78465764391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa52542c53b3ee9c9af11b78465764391">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS3_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga4bb05e9700ace9ac4f6399d2f43d599a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bb05e9700ace9ac4f6399d2f43d599a">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS3_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gab9c9b5eff9ffd5971ec7f62f0467f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c9b5eff9ffd5971ec7f62f0467f47b">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 4 </p>

</div>
</div>
<a id="gae9164395b883b96e186481bbf8b7754e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9164395b883b96e186481bbf8b7754e">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS4_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga6bd5c9555a24d8619fbd6e93b4b53ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd5c9555a24d8619fbd6e93b4b53ef4">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS4_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga3581fd9ee1d919cd121c4ebecd91c212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3581fd9ee1d919cd121c4ebecd91c212">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 5 </p>

</div>
</div>
<a id="ga3e42e17d0abb5abd3ebf7a9a3fe8cdac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e42e17d0abb5abd3ebf7a9a3fe8cdac">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS5_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga2b08f25f07cb8f18cec20a158a94773d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b08f25f07cb8f18cec20a158a94773d">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS5_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gabb5f54eab4f4dc68e28175cbfcd52654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb5f54eab4f4dc68e28175cbfcd52654">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 6 </p>

</div>
</div>
<a id="ga77c17db8b549e5093a655efdf161ab1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77c17db8b549e5093a655efdf161ab1e">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS6_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga141ae72bc8a7f16a3514d1fd47be86c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga141ae72bc8a7f16a3514d1fd47be86c4">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS6_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga7319144436fe27ecef61eb32cae3d2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7319144436fe27ecef61eb32cae3d2e0">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 7 </p>

</div>
</div>
<a id="ga81ebc537ae2ca4d0f600affc880f3ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ebc537ae2ca4d0f600affc880f3ee8">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS7_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga84f66f0c490c96ca3da32664890f82f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84f66f0c490c96ca3da32664890f82f0">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS7_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga822dfff1691421f943360284ba6d912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga822dfff1691421f943360284ba6d912d">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 8 </p>

</div>
</div>
<a id="gab14ad5afe4b92fea447019a3c761190f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab14ad5afe4b92fea447019a3c761190f">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS8_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gabb8fca0355841eb3bcc7cbbd782cebe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb8fca0355841eb3bcc7cbbd782cebe4">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS8_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gaff60b4e21a7abfae4512dbeff068a752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff60b4e21a7abfae4512dbeff068a752">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Input Status 9 </p>

</div>
</div>
<a id="gadd713fffc69306a3f71dc288713bbcfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd713fffc69306a3f71dc288713bbcfe">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS9_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="ga7e51cf42bbc06597d161ac378597cf37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e51cf42bbc06597d161ac378597cf37">&sect;&nbsp;</a></span>SUPC_SR_WKUPIS9_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event. </p>

</div>
</div>
<a id="gac16a71c6dc2309fe3aa16c2c4d5ae264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16a71c6dc2309fe3aa16c2c4d5ae264">&sect;&nbsp;</a></span>SUPC_SR_WKUPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Wake-up Status </p>

</div>
</div>
<a id="gaec0745fe651da5f156721ff006623dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec0745fe651da5f156721ff006623dce">&sect;&nbsp;</a></span>SUPC_SR_WKUPS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga665c5d05d1f26b9610621e19c586c70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665c5d05d1f26b9610621e19c586c70c">&sect;&nbsp;</a></span>SUPC_SR_WKUPS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. </p>

</div>
</div>
<a id="ga0f98555dcae38a3e67fa3d22dc807e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f98555dcae38a3e67fa3d22dc807e58">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 </p>

</div>
</div>
<a id="gafb10f521acac731214911d9acf132fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb10f521acac731214911d9acf132fa4">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN0_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga29494668f688dc2a92c0ec14d067a113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29494668f688dc2a92c0ec14d067a113">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN0_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga44c5efdb246028d01dffdc5c29d4107f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44c5efdb246028d01dffdc5c29d4107f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 1 </p>

</div>
</div>
<a id="ga1e4da5003568c69f48d05f9ea820da19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4da5003568c69f48d05f9ea820da19">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 10 </p>

</div>
</div>
<a id="ga9ffc5f4282aaf839fb53d89873c7b279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffc5f4282aaf839fb53d89873c7b279">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN10_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gaf16031535b0397a11664d87c240e749e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16031535b0397a11664d87c240e749e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN10_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gac8440563701c393902400f0d63beafc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8440563701c393902400f0d63beafc6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 11 </p>

</div>
</div>
<a id="gae5b9d6e9f5371aae439cf46b7a5de01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b9d6e9f5371aae439cf46b7a5de01a">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN11_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gacaea5f31231e5cf154714d8ea5a90722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaea5f31231e5cf154714d8ea5a90722">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN11_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga4433b3132f5df0d20d93ed2050990044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4433b3132f5df0d20d93ed2050990044">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 12 </p>

</div>
</div>
<a id="ga2557034b8056488d5047a248fa7eb007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2557034b8056488d5047a248fa7eb007">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN12_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gac1ec81c17969fdc3f080cf23b3cd1775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ec81c17969fdc3f080cf23b3cd1775">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN12_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gad48272b06106fbe276c91910a4841b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad48272b06106fbe276c91910a4841b18">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 13 </p>

</div>
</div>
<a id="ga747bfcfc6efd329bcac3841d145128a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga747bfcfc6efd329bcac3841d145128a5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN13_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga916b8a88af54f9dcdf45b44b356a6db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga916b8a88af54f9dcdf45b44b356a6db1">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN13_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gab91f0b24658b643c116c7cc26f3aa8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91f0b24658b643c116c7cc26f3aa8d2">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 14 </p>

</div>
</div>
<a id="ga10e166d31fa345bf7b2375a116868125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10e166d31fa345bf7b2375a116868125">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN14_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN14_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga7a151a21d78588367bb4c19128003768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a151a21d78588367bb4c19128003768">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN14_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN14_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga42feb56f3a141bb03405e9f4db3a7a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42feb56f3a141bb03405e9f4db3a7a52">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 15 </p>

</div>
</div>
<a id="ga00f72d26d49f1856a473364a7e9492ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00f72d26d49f1856a473364a7e9492ec">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN15_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN15_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga0b011ec43f6a1eeaacf39bca3840fc47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b011ec43f6a1eeaacf39bca3840fc47">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN15_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN15_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga97698e2d6597ef8d0961b11eece74fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97698e2d6597ef8d0961b11eece74fd6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN1_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga127c62c37d34f31ddcbe566a5522fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga127c62c37d34f31ddcbe566a5522fdba">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga7d08cc99acc51234ac245becb3ae30e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d08cc99acc51234ac245becb3ae30e6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 2 </p>

</div>
</div>
<a id="ga13744a78464b636f8ca0f4f74435f57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13744a78464b636f8ca0f4f74435f57b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN2_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gac1e46ca4038735090add873a2eea7210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1e46ca4038735090add873a2eea7210">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga8948deb17380a026ceee6a55183183b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8948deb17380a026ceee6a55183183b5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 3 </p>

</div>
</div>
<a id="gaa86cc72a689ab95b8e249925c38b0969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86cc72a689ab95b8e249925c38b0969">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN3_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gac9f83c87b4d951d8976e32d1161b84d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f83c87b4d951d8976e32d1161b84d6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN3_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1da835c1d1ee52a16123703f228ad833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da835c1d1ee52a16123703f228ad833">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 4 </p>

</div>
</div>
<a id="gadc06b21912546ba27b29c959ee110f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc06b21912546ba27b29c959ee110f57">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN4_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gaa8b5cda82de91043dc04c67e21920795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b5cda82de91043dc04c67e21920795">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN4_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga2ec8453db6f583ef877f384d13ac92ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec8453db6f583ef877f384d13ac92ac">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 5 </p>

</div>
</div>
<a id="gabf17d6a62ab8c71a02a26b97d903d092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf17d6a62ab8c71a02a26b97d903d092">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN5_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga87e3625d8f8d70812ba68e48dc49b126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e3625d8f8d70812ba68e48dc49b126">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN5_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga81a8f30eba6e6598ed00c76856618f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81a8f30eba6e6598ed00c76856618f83">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 6 </p>

</div>
</div>
<a id="ga5880d08d270b2c69fb66aa1f73319632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5880d08d270b2c69fb66aa1f73319632">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN6_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga79695ae85e9e648e005b95ef81d64239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79695ae85e9e648e005b95ef81d64239">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN6_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga3b89b8f213ffecd3a96c0a8b0a254a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b89b8f213ffecd3a96c0a8b0a254a34">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 7 </p>

</div>
</div>
<a id="ga0ea677df8b8649fe7b7b59816580158d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ea677df8b8649fe7b7b59816580158d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN7_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="gaf6368309e1045493c86c6c735fddd81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6368309e1045493c86c6c735fddd81f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN7_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga648ffd0827c2b4633dbbefc48966aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga648ffd0827c2b4633dbbefc48966aca2">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 8 </p>

</div>
</div>
<a id="gaacf00d51841cb6f075410b42c8bcbd0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf00d51841cb6f075410b42c8bcbd0e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN8_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga430861d2259ae64addfd1017eb7a2cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga430861d2259ae64addfd1017eb7a2cf8">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN8_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaeab46b524ab360e59acd791c555c6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab46b524ab360e59acd791c555c6868">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 9 </p>

</div>
</div>
<a id="gac92fcef50b277cea46e6336a2638750e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac92fcef50b277cea46e6336a2638750e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN9_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

</div>
</div>
<a id="ga5ac91835efaef4b99023eeb0a079e584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac91835efaef4b99023eeb0a079e584">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPEN9_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga586dbe4e72afcd043f76145c71791bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga586dbe4e72afcd043f76145c71791bbb">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 </p>

</div>
</div>
<a id="ga01586a133468cc2d683a08230402d265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01586a133468cc2d683a08230402d265">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT0_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gafa4080671ca12668cf2de29759b2e011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa4080671ca12668cf2de29759b2e011">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT0_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gafc529a4aed07d4efb781a93e7722c73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc529a4aed07d4efb781a93e7722c73a">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 1 </p>

</div>
</div>
<a id="ga13a30fda5d4e9cf7ef393673fb077649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13a30fda5d4e9cf7ef393673fb077649">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 10 </p>

</div>
</div>
<a id="ga5dd92fc7b4167dfd443a2ad52cf037b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dd92fc7b4167dfd443a2ad52cf037b7">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT10_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga9467fbffb3eed98092a28ffdf21cbf8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9467fbffb3eed98092a28ffdf21cbf8c">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT10_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaa0a1a486878de76e4580a9d930b26741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a1a486878de76e4580a9d930b26741">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 11 </p>

</div>
</div>
<a id="ga2cfae9424c0bd86f4d02691ed4d59507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cfae9424c0bd86f4d02691ed4d59507">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT11_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga360e923d9a175c6fecba20145b98cc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga360e923d9a175c6fecba20145b98cc78">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT11_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gae8c17df3267c0c41ec4797100cef51d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c17df3267c0c41ec4797100cef51d7">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 12 </p>

</div>
</div>
<a id="ga3c51a4240d3dbe029085d4977845a94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c51a4240d3dbe029085d4977845a94b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT12_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1822ac66545503bf3fe1eb15cf8f49f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1822ac66545503bf3fe1eb15cf8f49f5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT12_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 13 </p>

</div>
</div>
<a id="gaae86504154f7848e62f7e9626a37ef9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae86504154f7848e62f7e9626a37ef9f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT13_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga565876a5f7bf1874237ed7cdb924c56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565876a5f7bf1874237ed7cdb924c56e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT13_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gadec308874cb67edbe40a28fe93958289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadec308874cb67edbe40a28fe93958289">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT14&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 14 </p>

</div>
</div>
<a id="ga0c031d5561d54a8c250232d4ce1103f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c031d5561d54a8c250232d4ce1103f2">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT14_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT14_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga5ee87dc502e7d94503c3ef53bf45ebab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ee87dc502e7d94503c3ef53bf45ebab">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT14_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT14_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga5433b188640f6399858b4bc9afda174d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5433b188640f6399858b4bc9afda174d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT15&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 15 </p>

</div>
</div>
<a id="ga6495509aaf23f232eb9b75fd597d51e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6495509aaf23f232eb9b75fd597d51e4">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT15_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT15_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaeec665f9088d53495ecb0f007fece3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeec665f9088d53495ecb0f007fece3cf">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT15_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT15_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga5cf1c6b2e63ae9bd66d718598db1c56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf1c6b2e63ae9bd66d718598db1c56e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT1_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga7ed142ebbbdcb8e3c9db3b6a95a31191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ed142ebbbdcb8e3c9db3b6a95a31191">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT1_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga3d026ad31223f8d04845ef499f87545b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d026ad31223f8d04845ef499f87545b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 2 </p>

</div>
</div>
<a id="gae80d2ef65dc4ff1a6eb44b097950863d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80d2ef65dc4ff1a6eb44b097950863d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT2_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga3d0ae84a7c90cffca8d207c0d75f92f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d0ae84a7c90cffca8d207c0d75f92f5">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT2_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gad3804492975b3efe3096f3533eb40b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3804492975b3efe3096f3533eb40b16">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 3 </p>

</div>
</div>
<a id="ga170c1d3a03b4c0e3a833648c434f5002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170c1d3a03b4c0e3a833648c434f5002">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT3_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga923b424615cc6c33b2345918e364d000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923b424615cc6c33b2345918e364d000">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT3_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga794528ac0f2495b11d03db55bb60155e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794528ac0f2495b11d03db55bb60155e">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 4 </p>

</div>
</div>
<a id="ga9c5c5004813b4909a2851b0f937d55f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c5c5004813b4909a2851b0f937d55f9">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT4_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gab700dfe522952879726f7322f0efc0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab700dfe522952879726f7322f0efc0c6">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT4_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1cc718730b2fc5e53faa13d924920474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc718730b2fc5e53faa13d924920474">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 5 </p>

</div>
</div>
<a id="ga52d859c58699a1ac62813b617c448829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52d859c58699a1ac62813b617c448829">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT5_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga10f891ab437e811cf616bb1165a301e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f891ab437e811cf616bb1165a301e3">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT5_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga4194e5cebbf16b507b5c81cd96a6363b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4194e5cebbf16b507b5c81cd96a6363b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 6 </p>

</div>
</div>
<a id="ga41a00c081e28d96c4cdab15f81a6e92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41a00c081e28d96c4cdab15f81a6e92d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT6_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gac0c79de64f96622ddd761193574454d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c79de64f96622ddd761193574454d4">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT6_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga6906afa371355c0acb8dd98dc9349e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6906afa371355c0acb8dd98dc9349e17">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 7 </p>

</div>
</div>
<a id="gaf5c7982fa084d39bc739a9c463dd1bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c7982fa084d39bc739a9c463dd1bd9">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT7_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga2265fb4acb26acd0e3c557e6ffe288f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2265fb4acb26acd0e3c557e6ffe288f2">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT7_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga1e6972f45798fdcf46c882bb214a1660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e6972f45798fdcf46c882bb214a1660">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 8 </p>

</div>
</div>
<a id="gab1134073ab12c53c5f34fd17fe21a79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1134073ab12c53c5f34fd17fe21a79b">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT8_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga6e1e8dabe3b7bfa654c3d714b538792d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1e8dabe3b7bfa654c3d714b538792d">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT8_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaecda8de7a24aee7c0caddcb0ac2b553f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecda8de7a24aee7c0caddcb0ac2b553f">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 9 </p>

</div>
</div>
<a id="gab3c92ef685797caffd3d8bcdacad7169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c92ef685797caffd3d8bcdacad7169">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT9_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="gaea881592009d3f52b67f8747f9d3de57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea881592009d3f52b67f8747f9d3de57">&sect;&nbsp;</a></span>SUPC_WUIR_WKUPT9_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga2724a30af5f28bebc44ac059eeef14c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2724a30af5f28bebc44ac059eeef14c7">&sect;&nbsp;</a></span>SUPC_WUMR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Real-time Clock Wake-up Enable </p>

</div>
</div>
<a id="ga2348bcbaaa99cd83a4be737fcc00a9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2348bcbaaa99cd83a4be737fcc00a9b8">&sect;&nbsp;</a></span>SUPC_WUMR_RTCEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga07eb80cbf34ca0e828379ba008caba92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07eb80cbf34ca0e828379ba008caba92">&sect;&nbsp;</a></span>SUPC_WUMR_RTTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Real-time Timer Wake-up Enable </p>

</div>
</div>
<a id="gab0c079da9deeffb4abb01b3eb9eb1901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0c079da9deeffb4abb01b3eb9eb1901">&sect;&nbsp;</a></span>SUPC_WUMR_RTTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga3672dcfd2531a33d0a7dc6388e662f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3672dcfd2531a33d0a7dc6388e662f34">&sect;&nbsp;</a></span>SUPC_WUMR_SMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Supply Monitor Wake-up Enable </p>

</div>
</div>
<a id="ga764721eab8574029a45eadd6a6991f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764721eab8574029a45eadd6a6991f0e">&sect;&nbsp;</a></span>SUPC_WUMR_SMEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply. </p>

</div>
</div>
<a id="ga9cab8565015e65dd347006f06f086666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cab8565015e65dd347006f06f086666">&sect;&nbsp;</a></span>SUPC_WUMR_SMEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The supply monitor detection has no wake-up effect. </p>

</div>
</div>
<a id="gad7a70e5096b53148cf7c95ee5bb05970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a70e5096b53148cf7c95ee5bb05970">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_32768_SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_32768_SCLK&#160;&#160;&#160;(0x5u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods </p>

</div>
</div>
<a id="ga77472245e75a7fe00c47c176ee84bd3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77472245e75a7fe00c47c176ee84bd3f">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_32_SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_32_SCLK&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods </p>

</div>
</div>
<a id="gadcbdd86e31c8077587f98717fa7fcebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcbdd86e31c8077587f98717fa7fcebe">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_3_SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_3_SCLK&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods </p>

</div>
</div>
<a id="ga4ec14f557affa834b8b1143f934bb20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec14f557affa834b8b1143f934bb20e">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_4096_SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_4096_SCLK&#160;&#160;&#160;(0x4u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods </p>

</div>
</div>
<a id="gaa61c34ab745363dd0536f0f562c890b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa61c34ab745363dd0536f0f562c890b2">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_512_SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_512_SCLK&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods </p>

</div>
</div>
<a id="ga84237507d9727d36dbe0f2edab302100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84237507d9727d36dbe0f2edab302100">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_IMMEDIATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_IMMEDIATE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. </p>

</div>
</div>
<a id="ga37cb073c1203b1d56cc5fc5dab1cd396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37cb073c1203b1d56cc5fc5dab1cd396">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_Msk&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Wake-up Inputs Debouncer Period </p>

</div>
</div>
<a id="gaceabb49fe84f12c2248951c72a2c89e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceabb49fe84f12c2248951c72a2c89e1">&sect;&nbsp;</a></span>SUPC_WUMR_WKUPDBC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
