<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - security/nss/lib/freebl/mpi/mpcpucache.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">security/nss/lib/freebl/mpi</a> - mpcpucache.c<span style="font-size: 80%;"> (source / <a href="mpcpucache.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">29</td>
            <td class="headerCovTableEntry">67</td>
            <td class="headerCovTableEntryLo">43.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-04-21 12:24:28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">50.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* This Source Code Form is subject to the terms of the Mozilla Public</a>
<span class="lineNum">       2 </span>            :  * License, v. 2.0. If a copy of the MPL was not distributed with this
<span class="lineNum">       3 </span>            :  * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
<span class="lineNum">       4 </span>            : 
<span class="lineNum">       5 </span>            : #include &quot;mpi.h&quot;
<span class="lineNum">       6 </span>            : #include &quot;prtypes.h&quot;
<span class="lineNum">       7 </span>            : 
<span class="lineNum">       8 </span>            : /*
<span class="lineNum">       9 </span>            :  * This file implements a single function: s_mpi_getProcessorLineSize();
<span class="lineNum">      10 </span>            :  * s_mpi_getProcessorLineSize() returns the size in bytes of the cache line
<span class="lineNum">      11 </span>            :  * if a cache exists, or zero if there is no cache. If more than one
<span class="lineNum">      12 </span>            :  * cache line exists, it should return the smallest line size (which is
<span class="lineNum">      13 </span>            :  * usually the L1 cache).
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * mp_modexp uses this information to make sure that private key information
<span class="lineNum">      16 </span>            :  * isn't being leaked through the cache.
<span class="lineNum">      17 </span>            :  *
<span class="lineNum">      18 </span>            :  * Currently the file returns good data for most modern x86 processors, and
<span class="lineNum">      19 </span>            :  * reasonable data on 64-bit ppc processors. All other processors are assumed
<span class="lineNum">      20 </span>            :  * to have a cache line size of 32 bytes unless modified by target.mk.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #if defined(i386) || defined(__i386) || defined(__X86__) || defined(_M_IX86) || defined(__x86_64__) || defined(__x86_64) || defined(_M_AMD64)
<span class="lineNum">      25 </span>            : /* X86 processors have special instructions that tell us about the cache */
<span class="lineNum">      26 </span>            : #include &quot;string.h&quot;
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : #if defined(__x86_64__) || defined(__x86_64) || defined(_M_AMD64)
<span class="lineNum">      29 </span>            : #define AMD_64 1
<span class="lineNum">      30 </span>            : #endif
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : /* Generic CPUID function */
<span class="lineNum">      33 </span>            : #if defined(AMD_64)
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : #if defined(__GNUC__)
<a name="36"><span class="lineNum">      36 </span>            : </a>
<span class="lineNum">      37 </span>            : void
<span class="lineNum">      38 </span><span class="lineCov">          1 : freebl_cpuid(unsigned long op, unsigned long *eax,</span>
<span class="lineNum">      39 </span>            :              unsigned long *ebx, unsigned long *ecx,
<span class="lineNum">      40 </span>            :              unsigned long *edx)
<span class="lineNum">      41 </span>            : {
<span class="lineNum">      42 </span><span class="lineCov">          1 :     __asm__(&quot;cpuid\n\t&quot;</span>
<span class="lineNum">      43 </span>            :             : &quot;=a&quot;(*eax),
<span class="lineNum">      44 </span>            :               &quot;=b&quot;(*ebx),
<span class="lineNum">      45 </span>            :               &quot;=c&quot;(*ecx),
<span class="lineNum">      46 </span>            :               &quot;=d&quot;(*edx)
<span class="lineNum">      47 </span>            :             : &quot;0&quot;(op));
<span class="lineNum">      48 </span><span class="lineCov">          1 : }</span>
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : #elif defined(_MSC_VER)
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : #include &lt;intrin.h&gt;
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : void
<span class="lineNum">      55 </span>            : freebl_cpuid(unsigned long op, unsigned long *eax,
<span class="lineNum">      56 </span>            :              unsigned long *ebx, unsigned long *ecx,
<span class="lineNum">      57 </span>            :              unsigned long *edx)
<span class="lineNum">      58 </span>            : {
<span class="lineNum">      59 </span>            :     int intrinsic_out[4];
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            :     __cpuid(intrinsic_out, op);
<span class="lineNum">      62 </span>            :     *eax = intrinsic_out[0];
<span class="lineNum">      63 </span>            :     *ebx = intrinsic_out[1];
<span class="lineNum">      64 </span>            :     *ecx = intrinsic_out[2];
<span class="lineNum">      65 </span>            :     *edx = intrinsic_out[3];
<span class="lineNum">      66 </span>            : }
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : #endif
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : #else /* !defined(AMD_64) */
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            : /* x86 */
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span>            : #if defined(__GNUC__)
<span class="lineNum">      75 </span>            : void
<span class="lineNum">      76 </span>            : freebl_cpuid(unsigned long op, unsigned long *eax,
<span class="lineNum">      77 </span>            :              unsigned long *ebx, unsigned long *ecx,
<span class="lineNum">      78 </span>            :              unsigned long *edx)
<span class="lineNum">      79 </span>            : {
<span class="lineNum">      80 </span>            :     /* Some older processors don't fill the ecx register with cpuid, so clobber it
<span class="lineNum">      81 </span>            :      * before calling cpuid, so that there's no risk of picking random bits that
<span class="lineNum">      82 </span>            :      * erroneously indicate that absent CPU features are present.
<span class="lineNum">      83 </span>            :      * Also, GCC isn't smart enough to save the ebx PIC register on its own
<span class="lineNum">      84 </span>            :      * in this case, so do it by hand. Use edi to store ebx and pass the
<span class="lineNum">      85 </span>            :      * value returned in ebx from cpuid through edi. */
<span class="lineNum">      86 </span>            :     __asm__(&quot;xor %%ecx, %%ecx\n\t&quot;
<span class="lineNum">      87 </span>            :             &quot;mov %%ebx,%%edi\n\t&quot;
<span class="lineNum">      88 </span>            :             &quot;cpuid\n\t&quot;
<span class="lineNum">      89 </span>            :             &quot;xchgl %%ebx,%%edi\n\t&quot;
<span class="lineNum">      90 </span>            :             : &quot;=a&quot;(*eax),
<span class="lineNum">      91 </span>            :               &quot;=D&quot;(*ebx),
<span class="lineNum">      92 </span>            :               &quot;=c&quot;(*ecx),
<span class="lineNum">      93 </span>            :               &quot;=d&quot;(*edx)
<span class="lineNum">      94 </span>            :             : &quot;0&quot;(op));
<span class="lineNum">      95 </span>            : }
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span>            : /*
<span class="lineNum">      98 </span>            :  * try flipping a processor flag to determine CPU type
<span class="lineNum">      99 </span>            :  */
<span class="lineNum">     100 </span>            : static unsigned long
<span class="lineNum">     101 </span>            : changeFlag(unsigned long flag)
<span class="lineNum">     102 </span>            : {
<span class="lineNum">     103 </span>            :     unsigned long changedFlags, originalFlags;
<span class="lineNum">     104 </span>            :     __asm__(&quot;pushfl\n\t&quot; /* get the flags */
<span class="lineNum">     105 </span>            :             &quot;popl %0\n\t&quot;
<span class="lineNum">     106 </span>            :             &quot;movl %0,%1\n\t&quot; /* save the original flags */
<span class="lineNum">     107 </span>            :             &quot;xorl %2,%0\n\t&quot; /* flip the bit */
<span class="lineNum">     108 </span>            :             &quot;pushl %0\n\t&quot;   /* set the flags */
<span class="lineNum">     109 </span>            :             &quot;popfl\n\t&quot;
<span class="lineNum">     110 </span>            :             &quot;pushfl\n\t&quot; /* get the flags again (for return) */
<span class="lineNum">     111 </span>            :             &quot;popl %0\n\t&quot;
<span class="lineNum">     112 </span>            :             &quot;pushl %1\n\t&quot; /* restore the original flags */
<span class="lineNum">     113 </span>            :             &quot;popfl\n\t&quot;
<span class="lineNum">     114 </span>            :             : &quot;=r&quot;(changedFlags),
<span class="lineNum">     115 </span>            :               &quot;=r&quot;(originalFlags),
<span class="lineNum">     116 </span>            :               &quot;=r&quot;(flag)
<span class="lineNum">     117 </span>            :             : &quot;2&quot;(flag));
<span class="lineNum">     118 </span>            :     return changedFlags ^ originalFlags;
<span class="lineNum">     119 </span>            : }
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span>            : #elif defined(_MSC_VER)
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            : /*
<span class="lineNum">     124 </span>            :  * windows versions of the above assembler
<span class="lineNum">     125 </span>            :  */
<span class="lineNum">     126 </span>            : #define wcpuid __asm __emit 0fh __asm __emit 0a2h
<span class="lineNum">     127 </span>            : void
<span class="lineNum">     128 </span>            : freebl_cpuid(unsigned long op, unsigned long *Reax,
<span class="lineNum">     129 </span>            :              unsigned long *Rebx, unsigned long *Recx, unsigned long *Redx)
<span class="lineNum">     130 </span>            : {
<span class="lineNum">     131 </span>            :     unsigned long Leax, Lebx, Lecx, Ledx;
<span class="lineNum">     132 </span>            :     __asm {
<span class="lineNum">     133 </span>            :         pushad
<span class="lineNum">     134 </span>            :         xor     ecx,ecx
<span class="lineNum">     135 </span>            :         mov     eax,op
<span class="lineNum">     136 </span>            :         wcpuid
<span class="lineNum">     137 </span>            :         mov     Leax,eax
<span class="lineNum">     138 </span>            :         mov     Lebx,ebx
<span class="lineNum">     139 </span>            :         mov     Lecx,ecx
<span class="lineNum">     140 </span>            :         mov     Ledx,edx
<span class="lineNum">     141 </span>            :         popad
<span class="lineNum">     142 </span>            :     }
<span class="lineNum">     143 </span>            :     *Reax = Leax;
<span class="lineNum">     144 </span>            :     *Rebx = Lebx;
<span class="lineNum">     145 </span>            :     *Recx = Lecx;
<span class="lineNum">     146 </span>            :     *Redx = Ledx;
<span class="lineNum">     147 </span>            : }
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            : static unsigned long
<span class="lineNum">     150 </span>            : changeFlag(unsigned long flag)
<span class="lineNum">     151 </span>            : {
<span class="lineNum">     152 </span>            :     unsigned long changedFlags, originalFlags;
<span class="lineNum">     153 </span>            :     __asm {
<span class="lineNum">     154 </span>            :         push eax
<span class="lineNum">     155 </span>            :         push ebx
<span class="lineNum">     156 </span>            :         pushfd /* get the flags */
<span class="lineNum">     157 </span>            :             pop  eax
<span class="lineNum">     158 </span>            :         push eax /* save the flags on the stack */
<span class="lineNum">     159 </span>            :             mov  originalFlags,eax /* save the original flags */
<span class="lineNum">     160 </span>            :         mov  ebx,flag
<span class="lineNum">     161 </span>            :             xor  eax,ebx /* flip the bit */
<span class="lineNum">     162 </span>            :         push eax /* set the flags */
<span class="lineNum">     163 </span>            :             popfd
<span class="lineNum">     164 </span>            :         pushfd /* get the flags again (for return) */
<span class="lineNum">     165 </span>            :         pop  eax
<span class="lineNum">     166 </span>            :         popfd /* restore the original flags */
<span class="lineNum">     167 </span>            :         mov changedFlags,eax
<span class="lineNum">     168 </span>            :         pop ebx
<span class="lineNum">     169 </span>            :         pop eax
<span class="lineNum">     170 </span>            :     }
<span class="lineNum">     171 </span>            :     return changedFlags ^ originalFlags;
<span class="lineNum">     172 </span>            : }
<span class="lineNum">     173 </span>            : #endif
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span>            : #endif
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : #if !defined(AMD_64)
<span class="lineNum">     178 </span>            : #define AC_FLAG 0x40000
<span class="lineNum">     179 </span>            : #define ID_FLAG 0x200000
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span>            : /* 386 processors can't flip the AC_FLAG, intel AP Note AP-485 */
<span class="lineNum">     182 </span>            : static int
<span class="lineNum">     183 </span>            : is386()
<span class="lineNum">     184 </span>            : {
<span class="lineNum">     185 </span>            :     return changeFlag(AC_FLAG) == 0;
<span class="lineNum">     186 </span>            : }
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span>            : /* 486 processors can't flip the ID_FLAG, intel AP Note AP-485 */
<span class="lineNum">     189 </span>            : static int
<span class="lineNum">     190 </span>            : is486()
<span class="lineNum">     191 </span>            : {
<span class="lineNum">     192 </span>            :     return changeFlag(ID_FLAG) == 0;
<span class="lineNum">     193 </span>            : }
<span class="lineNum">     194 </span>            : #endif
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            : /*
<span class="lineNum">     197 </span>            :  * table for Intel Cache.
<span class="lineNum">     198 </span>            :  * See Intel Application Note AP-485 for more information
<span class="lineNum">     199 </span>            :  */
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            : typedef unsigned char CacheTypeEntry;
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            : typedef enum {
<span class="lineNum">     204 </span>            :     Cache_NONE = 0,
<span class="lineNum">     205 </span>            :     Cache_UNKNOWN = 1,
<span class="lineNum">     206 </span>            :     Cache_TLB = 2,
<span class="lineNum">     207 </span>            :     Cache_TLBi = 3,
<span class="lineNum">     208 </span>            :     Cache_TLBd = 4,
<span class="lineNum">     209 </span>            :     Cache_Trace = 5,
<span class="lineNum">     210 </span>            :     Cache_L1 = 6,
<span class="lineNum">     211 </span>            :     Cache_L1i = 7,
<span class="lineNum">     212 </span>            :     Cache_L1d = 8,
<span class="lineNum">     213 </span>            :     Cache_L2 = 9,
<span class="lineNum">     214 </span>            :     Cache_L2i = 10,
<span class="lineNum">     215 </span>            :     Cache_L2d = 11,
<span class="lineNum">     216 </span>            :     Cache_L3 = 12,
<span class="lineNum">     217 </span>            :     Cache_L3i = 13,
<span class="lineNum">     218 </span>            :     Cache_L3d = 14
<span class="lineNum">     219 </span>            : } CacheType;
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span>            : struct _cache {
<span class="lineNum">     222 </span>            :     CacheTypeEntry type;
<span class="lineNum">     223 </span>            :     unsigned char lineSize;
<span class="lineNum">     224 </span>            : };
<span class="lineNum">     225 </span>            : static const struct _cache CacheMap[256] = {
<span class="lineNum">     226 </span>            :     /* 00 */ { Cache_NONE, 0 },
<span class="lineNum">     227 </span>            :     /* 01 */ { Cache_TLBi, 0 },
<span class="lineNum">     228 </span>            :     /* 02 */ { Cache_TLBi, 0 },
<span class="lineNum">     229 </span>            :     /* 03 */ { Cache_TLBd, 0 },
<span class="lineNum">     230 </span>            :     /* 04 */ {
<span class="lineNum">     231 </span>            :         Cache_TLBd,
<span class="lineNum">     232 </span>            :     },
<span class="lineNum">     233 </span>            :     /* 05 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     234 </span>            :     /* 06 */ { Cache_L1i, 32 },
<span class="lineNum">     235 </span>            :     /* 07 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     236 </span>            :     /* 08 */ { Cache_L1i, 32 },
<span class="lineNum">     237 </span>            :     /* 09 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     238 </span>            :     /* 0a */ { Cache_L1d, 32 },
<span class="lineNum">     239 </span>            :     /* 0b */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     240 </span>            :     /* 0c */ { Cache_L1d, 32 },
<span class="lineNum">     241 </span>            :     /* 0d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     242 </span>            :     /* 0e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     243 </span>            :     /* 0f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     244 </span>            :     /* 10 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     245 </span>            :     /* 11 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     246 </span>            :     /* 12 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     247 </span>            :     /* 13 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     248 </span>            :     /* 14 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     249 </span>            :     /* 15 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     250 </span>            :     /* 16 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     251 </span>            :     /* 17 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     252 </span>            :     /* 18 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     253 </span>            :     /* 19 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     254 </span>            :     /* 1a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     255 </span>            :     /* 1b */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     256 </span>            :     /* 1c */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     257 </span>            :     /* 1d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     258 </span>            :     /* 1e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     259 </span>            :     /* 1f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     260 </span>            :     /* 20 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     261 </span>            :     /* 21 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     262 </span>            :     /* 22 */ { Cache_L3, 64 },
<span class="lineNum">     263 </span>            :     /* 23 */ { Cache_L3, 64 },
<span class="lineNum">     264 </span>            :     /* 24 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     265 </span>            :     /* 25 */ { Cache_L3, 64 },
<span class="lineNum">     266 </span>            :     /* 26 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     267 </span>            :     /* 27 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     268 </span>            :     /* 28 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     269 </span>            :     /* 29 */ { Cache_L3, 64 },
<span class="lineNum">     270 </span>            :     /* 2a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     271 </span>            :     /* 2b */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     272 </span>            :     /* 2c */ { Cache_L1d, 64 },
<span class="lineNum">     273 </span>            :     /* 2d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     274 </span>            :     /* 2e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     275 </span>            :     /* 2f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     276 </span>            :     /* 30 */ { Cache_L1i, 64 },
<span class="lineNum">     277 </span>            :     /* 31 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     278 </span>            :     /* 32 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     279 </span>            :     /* 33 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     280 </span>            :     /* 34 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     281 </span>            :     /* 35 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     282 </span>            :     /* 36 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     283 </span>            :     /* 37 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     284 </span>            :     /* 38 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     285 </span>            :     /* 39 */ { Cache_L2, 64 },
<span class="lineNum">     286 </span>            :     /* 3a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     287 </span>            :     /* 3b */ { Cache_L2, 64 },
<span class="lineNum">     288 </span>            :     /* 3c */ { Cache_L2, 64 },
<span class="lineNum">     289 </span>            :     /* 3d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     290 </span>            :     /* 3e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     291 </span>            :     /* 3f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     292 </span>            :     /* 40 */ { Cache_L2, 0 },
<span class="lineNum">     293 </span>            :     /* 41 */ { Cache_L2, 32 },
<span class="lineNum">     294 </span>            :     /* 42 */ { Cache_L2, 32 },
<span class="lineNum">     295 </span>            :     /* 43 */ { Cache_L2, 32 },
<span class="lineNum">     296 </span>            :     /* 44 */ { Cache_L2, 32 },
<span class="lineNum">     297 </span>            :     /* 45 */ { Cache_L2, 32 },
<span class="lineNum">     298 </span>            :     /* 46 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     299 </span>            :     /* 47 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     300 </span>            :     /* 48 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     301 </span>            :     /* 49 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     302 </span>            :     /* 4a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     303 </span>            :     /* 4b */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     304 </span>            :     /* 4c */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     305 </span>            :     /* 4d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     306 </span>            :     /* 4e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     307 </span>            :     /* 4f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     308 </span>            :     /* 50 */ { Cache_TLBi, 0 },
<span class="lineNum">     309 </span>            :     /* 51 */ { Cache_TLBi, 0 },
<span class="lineNum">     310 </span>            :     /* 52 */ { Cache_TLBi, 0 },
<span class="lineNum">     311 </span>            :     /* 53 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     312 </span>            :     /* 54 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     313 </span>            :     /* 55 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     314 </span>            :     /* 56 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     315 </span>            :     /* 57 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     316 </span>            :     /* 58 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     317 </span>            :     /* 59 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     318 </span>            :     /* 5a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     319 </span>            :     /* 5b */ { Cache_TLBd, 0 },
<span class="lineNum">     320 </span>            :     /* 5c */ { Cache_TLBd, 0 },
<span class="lineNum">     321 </span>            :     /* 5d */ { Cache_TLBd, 0 },
<span class="lineNum">     322 </span>            :     /* 5e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     323 </span>            :     /* 5f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     324 </span>            :     /* 60 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     325 </span>            :     /* 61 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     326 </span>            :     /* 62 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     327 </span>            :     /* 63 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     328 </span>            :     /* 64 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     329 </span>            :     /* 65 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     330 </span>            :     /* 66 */ { Cache_L1d, 64 },
<span class="lineNum">     331 </span>            :     /* 67 */ { Cache_L1d, 64 },
<span class="lineNum">     332 </span>            :     /* 68 */ { Cache_L1d, 64 },
<span class="lineNum">     333 </span>            :     /* 69 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     334 </span>            :     /* 6a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     335 </span>            :     /* 6b */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     336 </span>            :     /* 6c */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     337 </span>            :     /* 6d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     338 </span>            :     /* 6e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     339 </span>            :     /* 6f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     340 </span>            :     /* 70 */ { Cache_Trace, 1 },
<span class="lineNum">     341 </span>            :     /* 71 */ { Cache_Trace, 1 },
<span class="lineNum">     342 </span>            :     /* 72 */ { Cache_Trace, 1 },
<span class="lineNum">     343 </span>            :     /* 73 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     344 </span>            :     /* 74 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     345 </span>            :     /* 75 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     346 </span>            :     /* 76 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     347 </span>            :     /* 77 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     348 </span>            :     /* 78 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     349 </span>            :     /* 79 */ { Cache_L2, 64 },
<span class="lineNum">     350 </span>            :     /* 7a */ { Cache_L2, 64 },
<span class="lineNum">     351 </span>            :     /* 7b */ { Cache_L2, 64 },
<span class="lineNum">     352 </span>            :     /* 7c */ { Cache_L2, 64 },
<span class="lineNum">     353 </span>            :     /* 7d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     354 </span>            :     /* 7e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     355 </span>            :     /* 7f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     356 </span>            :     /* 80 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     357 </span>            :     /* 81 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     358 </span>            :     /* 82 */ { Cache_L2, 32 },
<span class="lineNum">     359 </span>            :     /* 83 */ { Cache_L2, 32 },
<span class="lineNum">     360 </span>            :     /* 84 */ { Cache_L2, 32 },
<span class="lineNum">     361 </span>            :     /* 85 */ { Cache_L2, 32 },
<span class="lineNum">     362 </span>            :     /* 86 */ { Cache_L2, 64 },
<span class="lineNum">     363 </span>            :     /* 87 */ { Cache_L2, 64 },
<span class="lineNum">     364 </span>            :     /* 88 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     365 </span>            :     /* 89 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     366 </span>            :     /* 8a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     367 </span>            :     /* 8b */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     368 </span>            :     /* 8c */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     369 </span>            :     /* 8d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     370 </span>            :     /* 8e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     371 </span>            :     /* 8f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     372 </span>            :     /* 90 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     373 </span>            :     /* 91 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     374 </span>            :     /* 92 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     375 </span>            :     /* 93 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     376 </span>            :     /* 94 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     377 </span>            :     /* 95 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     378 </span>            :     /* 96 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     379 </span>            :     /* 97 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     380 </span>            :     /* 98 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     381 </span>            :     /* 99 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     382 </span>            :     /* 9a */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     383 </span>            :     /* 9b */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     384 </span>            :     /* 9c */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     385 </span>            :     /* 9d */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     386 </span>            :     /* 9e */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     387 </span>            :     /* 9f */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     388 </span>            :     /* a0 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     389 </span>            :     /* a1 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     390 </span>            :     /* a2 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     391 </span>            :     /* a3 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     392 </span>            :     /* a4 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     393 </span>            :     /* a5 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     394 </span>            :     /* a6 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     395 </span>            :     /* a7 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     396 </span>            :     /* a8 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     397 </span>            :     /* a9 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     398 </span>            :     /* aa */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     399 </span>            :     /* ab */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     400 </span>            :     /* ac */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     401 </span>            :     /* ad */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     402 </span>            :     /* ae */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     403 </span>            :     /* af */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     404 </span>            :     /* b0 */ { Cache_TLBi, 0 },
<span class="lineNum">     405 </span>            :     /* b1 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     406 </span>            :     /* b2 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     407 </span>            :     /* b3 */ { Cache_TLBd, 0 },
<span class="lineNum">     408 </span>            :     /* b4 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     409 </span>            :     /* b5 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     410 </span>            :     /* b6 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     411 </span>            :     /* b7 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     412 </span>            :     /* b8 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     413 </span>            :     /* b9 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     414 </span>            :     /* ba */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     415 </span>            :     /* bb */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     416 </span>            :     /* bc */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     417 </span>            :     /* bd */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     418 </span>            :     /* be */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     419 </span>            :     /* bf */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     420 </span>            :     /* c0 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     421 </span>            :     /* c1 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     422 </span>            :     /* c2 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     423 </span>            :     /* c3 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     424 </span>            :     /* c4 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     425 </span>            :     /* c5 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     426 </span>            :     /* c6 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     427 </span>            :     /* c7 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     428 </span>            :     /* c8 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     429 </span>            :     /* c9 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     430 </span>            :     /* ca */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     431 </span>            :     /* cb */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     432 </span>            :     /* cc */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     433 </span>            :     /* cd */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     434 </span>            :     /* ce */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     435 </span>            :     /* cf */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     436 </span>            :     /* d0 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     437 </span>            :     /* d1 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     438 </span>            :     /* d2 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     439 </span>            :     /* d3 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     440 </span>            :     /* d4 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     441 </span>            :     /* d5 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     442 </span>            :     /* d6 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     443 </span>            :     /* d7 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     444 </span>            :     /* d8 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     445 </span>            :     /* d9 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     446 </span>            :     /* da */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     447 </span>            :     /* db */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     448 </span>            :     /* dc */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     449 </span>            :     /* dd */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     450 </span>            :     /* de */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     451 </span>            :     /* df */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     452 </span>            :     /* e0 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     453 </span>            :     /* e1 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     454 </span>            :     /* e2 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     455 </span>            :     /* e3 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     456 </span>            :     /* e4 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     457 </span>            :     /* e5 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     458 </span>            :     /* e6 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     459 </span>            :     /* e7 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     460 </span>            :     /* e8 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     461 </span>            :     /* e9 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     462 </span>            :     /* ea */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     463 </span>            :     /* eb */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     464 </span>            :     /* ec */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     465 </span>            :     /* ed */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     466 </span>            :     /* ee */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     467 </span>            :     /* ef */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     468 </span>            :     /* f0 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     469 </span>            :     /* f1 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     470 </span>            :     /* f2 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     471 </span>            :     /* f3 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     472 </span>            :     /* f4 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     473 </span>            :     /* f5 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     474 </span>            :     /* f6 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     475 </span>            :     /* f7 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     476 </span>            :     /* f8 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     477 </span>            :     /* f9 */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     478 </span>            :     /* fa */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     479 </span>            :     /* fb */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     480 </span>            :     /* fc */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     481 </span>            :     /* fd */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     482 </span>            :     /* fe */ { Cache_UNKNOWN, 0 },
<span class="lineNum">     483 </span>            :     /* ff */ { Cache_UNKNOWN, 0 }
<span class="lineNum">     484 </span>            : };
<span class="lineNum">     485 </span>            : 
<span class="lineNum">     486 </span>            : /*
<span class="lineNum">     487 </span>            :  * use the above table to determine the CacheEntryLineSize.
<a name="488"><span class="lineNum">     488 </span>            :  */</a>
<span class="lineNum">     489 </span>            : static void
<span class="lineNum">     490 </span><span class="lineNoCov">          0 : getIntelCacheEntryLineSize(unsigned long val, int *level,</span>
<span class="lineNum">     491 </span>            :                            unsigned long *lineSize)
<span class="lineNum">     492 </span>            : {
<span class="lineNum">     493 </span>            :     CacheType type;
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :     type = CacheMap[val].type;</span>
<span class="lineNum">     496 </span>            :     /* only interested in data caches */
<span class="lineNum">     497 </span>            :     /* NOTE val = 0x40 is a special value that means no L2 or L3 cache.
<span class="lineNum">     498 </span>            :      * this data check has the side effect of rejecting that entry. If
<span class="lineNum">     499 </span>            :      * that wasn't the case, we could have to reject it explicitly */
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :     if (CacheMap[val].lineSize == 0) {</span>
<span class="lineNum">     501 </span>            :         return;
<span class="lineNum">     502 </span>            :     }
<span class="lineNum">     503 </span>            :     /* look at the caches, skip types we aren't interested in.
<span class="lineNum">     504 </span>            :      * if we already have a value for a lower level cache, skip the
<span class="lineNum">     505 </span>            :      * current entry */
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :     if ((type == Cache_L1) || (type == Cache_L1d)) {</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         *level = 1;</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         *lineSize = CacheMap[val].lineSize;</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :     } else if ((*level &gt;= 2) &amp;&amp; ((type == Cache_L2) || (type == Cache_L2d))) {</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :         *level = 2;</span>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :         *lineSize = CacheMap[val].lineSize;</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :     } else if ((*level &gt;= 3) &amp;&amp; ((type == Cache_L3) || (type == Cache_L3d))) {</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         *level = 3;</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :         *lineSize = CacheMap[val].lineSize;</span>
<span class="lineNum">     515 </span>            :     }
<span class="lineNum">     516 </span>            :     return;
<span class="lineNum">     517 </span>            : }
<a name="518"><span class="lineNum">     518 </span>            : </a>
<span class="lineNum">     519 </span>            : static void
<span class="lineNum">     520 </span><span class="lineNoCov">          0 : getIntelRegisterCacheLineSize(unsigned long val,</span>
<span class="lineNum">     521 </span>            :                               int *level, unsigned long *lineSize)
<span class="lineNum">     522 </span>            : {
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :     getIntelCacheEntryLineSize(val &gt;&gt; 24 &amp; 0xff, level, lineSize);</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :     getIntelCacheEntryLineSize(val &gt;&gt; 16 &amp; 0xff, level, lineSize);</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :     getIntelCacheEntryLineSize(val &gt;&gt; 8 &amp; 0xff, level, lineSize);</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :     getIntelCacheEntryLineSize(val &amp; 0xff, level, lineSize);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span>            : /*
<span class="lineNum">     530 </span>            :  * returns '0' if no recognized cache is found, or if the cache
<span class="lineNum">     531 </span>            :  * information is supported by this processor
<a name="532"><span class="lineNum">     532 </span>            :  */</a>
<span class="lineNum">     533 </span>            : static unsigned long
<span class="lineNum">     534 </span><span class="lineNoCov">          0 : getIntelCacheLineSize(int cpuidLevel)</span>
<span class="lineNum">     535 </span>            : {
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :     int level = 4;</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :     unsigned long lineSize = 0;</span>
<span class="lineNum">     538 </span>            :     unsigned long eax, ebx, ecx, edx;
<span class="lineNum">     539 </span>            :     int repeat, count;
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :     if (cpuidLevel &lt; 2) {</span>
<span class="lineNum">     542 </span>            :         return 0;
<span class="lineNum">     543 </span>            :     }
<span class="lineNum">     544 </span>            : 
<span class="lineNum">     545 </span>            :     /* command '2' of the cpuid is intel's cache info call. Each byte of the
<span class="lineNum">     546 </span>            :      * 4 registers contain a potential descriptor for the cache. The CacheMap
<span class="lineNum">     547 </span>            :      * table maps the cache entry with the processor cache. Register 'al'
<span class="lineNum">     548 </span>            :      * contains a count value that cpuid '2' needs to be called in order to
<span class="lineNum">     549 </span>            :      * find all the cache descriptors. Only registers with the high bit set
<span class="lineNum">     550 </span>            :      * to 'zero' have valid descriptors. This code loops through all the
<span class="lineNum">     551 </span>            :      * required calls to cpuid '2' and passes any valid descriptors it finds
<span class="lineNum">     552 </span>            :      * to the getIntelRegisterCacheLineSize code, which breaks the registers
<span class="lineNum">     553 </span>            :      * down into their component descriptors. In the end the lineSize of the
<span class="lineNum">     554 </span>            :      * lowest level cache data cache is returned. */
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :     freebl_cpuid(2, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :     repeat = eax &amp; 0xf;</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :     for (count = 0; count &lt; repeat; count++) {</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :         if ((eax &amp; 0x80000000) == 0) {</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :             getIntelRegisterCacheLineSize(eax &amp; 0xffffff00, &amp;level, &amp;lineSize);</span>
<span class="lineNum">     560 </span>            :         }
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if ((ebx &amp; 0x80000000) == 0) {</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :             getIntelRegisterCacheLineSize(ebx, &amp;level, &amp;lineSize);</span>
<span class="lineNum">     563 </span>            :         }
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         if ((ecx &amp; 0x80000000) == 0) {</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :             getIntelRegisterCacheLineSize(ecx, &amp;level, &amp;lineSize);</span>
<span class="lineNum">     566 </span>            :         }
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :         if ((edx &amp; 0x80000000) == 0) {</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :             getIntelRegisterCacheLineSize(edx, &amp;level, &amp;lineSize);</span>
<span class="lineNum">     569 </span>            :         }
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         if (count + 1 != repeat) {</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :             freebl_cpuid(2, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span>
<span class="lineNum">     572 </span>            :         }
<span class="lineNum">     573 </span>            :     }
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :     return lineSize;</span>
<span class="lineNum">     575 </span>            : }
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span>            : /*
<span class="lineNum">     578 </span>            :  * returns '0' if the cache info is not supported by this processor.
<span class="lineNum">     579 </span>            :  * This is based on the AMD extended cache commands for cpuid.
<span class="lineNum">     580 </span>            :  * (see &quot;AMD Processor Recognition Application Note&quot; Publication 20734).
<span class="lineNum">     581 </span>            :  * Some other processors use the identical scheme.
<span class="lineNum">     582 </span>            :  * (see &quot;Processor Recognition, Transmeta Corporation&quot;).
<a name="583"><span class="lineNum">     583 </span>            :  */</a>
<span class="lineNum">     584 </span>            : static unsigned long
<span class="lineNum">     585 </span><span class="lineCov">          1 : getOtherCacheLineSize(unsigned long cpuidLevel)</span>
<span class="lineNum">     586 </span>            : {
<span class="lineNum">     587 </span><span class="lineCov">          1 :     unsigned long lineSize = 0;</span>
<span class="lineNum">     588 </span>            :     unsigned long eax, ebx, ecx, edx;
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span>            :     /* get the Extended CPUID level */
<span class="lineNum">     591 </span><span class="lineCov">          1 :     freebl_cpuid(0x80000000, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span>
<span class="lineNum">     592 </span><span class="lineCov">          1 :     cpuidLevel = eax;</span>
<span class="lineNum">     593 </span>            : 
<span class="lineNum">     594 </span><span class="lineCov">          1 :     if (cpuidLevel &gt;= 0x80000005) {</span>
<span class="lineNum">     595 </span><span class="lineCov">          1 :         freebl_cpuid(0x80000005, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span>
<span class="lineNum">     596 </span><span class="lineCov">          1 :         lineSize = ecx &amp; 0xff; /* line Size, L1 Data Cache */</span>
<span class="lineNum">     597 </span>            :     }
<span class="lineNum">     598 </span><span class="lineCov">          1 :     return lineSize;</span>
<span class="lineNum">     599 </span>            : }
<span class="lineNum">     600 </span>            : 
<span class="lineNum">     601 </span>            : static const char *const manMap[] = {
<span class="lineNum">     602 </span>            : #define INTEL 0
<span class="lineNum">     603 </span>            :     &quot;GenuineIntel&quot;,
<span class="lineNum">     604 </span>            : #define AMD 1
<span class="lineNum">     605 </span>            :     &quot;AuthenticAMD&quot;,
<span class="lineNum">     606 </span>            : #define CYRIX 2
<span class="lineNum">     607 </span>            :     &quot;CyrixInstead&quot;,
<span class="lineNum">     608 </span>            : #define CENTAUR 2
<span class="lineNum">     609 </span>            :     &quot;CentaurHauls&quot;,
<span class="lineNum">     610 </span>            : #define NEXGEN 3
<span class="lineNum">     611 </span>            :     &quot;NexGenDriven&quot;,
<span class="lineNum">     612 </span>            : #define TRANSMETA 4
<span class="lineNum">     613 </span>            :     &quot;GenuineTMx86&quot;,
<span class="lineNum">     614 </span>            : #define RISE 5
<span class="lineNum">     615 </span>            :     &quot;RiseRiseRise&quot;,
<span class="lineNum">     616 </span>            : #define UMC 6
<span class="lineNum">     617 </span>            :     &quot;UMC UMC UMC &quot;,
<span class="lineNum">     618 </span>            : #define SIS 7
<span class="lineNum">     619 </span>            :     &quot;Sis Sis Sis &quot;,
<span class="lineNum">     620 </span>            : #define NATIONAL 8
<span class="lineNum">     621 </span>            :     &quot;Geode by NSC&quot;,
<span class="lineNum">     622 </span>            : };
<span class="lineNum">     623 </span>            : 
<span class="lineNum">     624 </span>            : static const int n_manufacturers = sizeof(manMap) / sizeof(manMap[0]);
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span>            : #define MAN_UNKNOWN 9
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span>            : #if !defined(AMD_64)
<span class="lineNum">     629 </span>            : #define SSE2_FLAG (1 &lt;&lt; 26)
<span class="lineNum">     630 </span>            : unsigned long
<span class="lineNum">     631 </span>            : s_mpi_is_sse2()
<span class="lineNum">     632 </span>            : {
<span class="lineNum">     633 </span>            :     unsigned long eax, ebx, ecx, edx;
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span>            :     if (is386() || is486()) {
<span class="lineNum">     636 </span>            :         return 0;
<span class="lineNum">     637 </span>            :     }
<span class="lineNum">     638 </span>            :     freebl_cpuid(0, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span>            :     /* has no SSE2 extensions */
<span class="lineNum">     641 </span>            :     if (eax == 0) {
<span class="lineNum">     642 </span>            :         return 0;
<span class="lineNum">     643 </span>            :     }
<span class="lineNum">     644 </span>            : 
<span class="lineNum">     645 </span>            :     freebl_cpuid(1, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<span class="lineNum">     646 </span>            :     return (edx &amp; SSE2_FLAG) == SSE2_FLAG;
<span class="lineNum">     647 </span>            : }
<span class="lineNum">     648 </span>            : #endif
<a name="649"><span class="lineNum">     649 </span>            : </a>
<span class="lineNum">     650 </span>            : unsigned long
<span class="lineNum">     651 </span><span class="lineCov">          1 : s_mpi_getProcessorLineSize()</span>
<span class="lineNum">     652 </span>            : {
<span class="lineNum">     653 </span>            :     unsigned long eax, ebx, ecx, edx;
<span class="lineNum">     654 </span>            :     PRUint32 cpuid[3];
<span class="lineNum">     655 </span>            :     unsigned long cpuidLevel;
<span class="lineNum">     656 </span><span class="lineCov">          1 :     unsigned long cacheLineSize = 0;</span>
<span class="lineNum">     657 </span><span class="lineCov">          1 :     int manufacturer = MAN_UNKNOWN;</span>
<span class="lineNum">     658 </span>            :     int i;
<span class="lineNum">     659 </span>            :     char string[13];
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span>            : #if !defined(AMD_64)
<span class="lineNum">     662 </span>            :     if (is386()) {
<span class="lineNum">     663 </span>            :         return 0; /* 386 had no cache */
<span class="lineNum">     664 </span>            :     }
<span class="lineNum">     665 </span>            :     if (is486()) {
<span class="lineNum">     666 </span>            :         return 32; /* really? need more info */
<span class="lineNum">     667 </span>            :     }
<span class="lineNum">     668 </span>            : #endif
<span class="lineNum">     669 </span>            : 
<span class="lineNum">     670 </span>            :     /* Pentium, cpuid command is available */
<span class="lineNum">     671 </span><span class="lineCov">          1 :     freebl_cpuid(0, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span>
<span class="lineNum">     672 </span><span class="lineCov">          1 :     cpuidLevel = eax;</span>
<span class="lineNum">     673 </span>            :     /* string holds the CPU's manufacturer ID string - a twelve
<span class="lineNum">     674 </span>            :      * character ASCII string stored in ebx, edx, ecx, and
<span class="lineNum">     675 </span>            :      * the 32-bit extended feature flags are in edx, ecx.
<span class="lineNum">     676 </span>            :      */
<span class="lineNum">     677 </span><span class="lineCov">          1 :     cpuid[0] = ebx;</span>
<span class="lineNum">     678 </span><span class="lineCov">          1 :     cpuid[1] = ecx;</span>
<span class="lineNum">     679 </span><span class="lineCov">          1 :     cpuid[2] = edx;</span>
<span class="lineNum">     680 </span><span class="lineCov">          1 :     memcpy(string, cpuid, sizeof(cpuid));</span>
<span class="lineNum">     681 </span><span class="lineCov">          1 :     string[12] = 0;</span>
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span><span class="lineCov">          1 :     manufacturer = MAN_UNKNOWN;</span>
<span class="lineNum">     684 </span><span class="lineCov">          1 :     for (i = 0; i &lt; n_manufacturers; i++) {</span>
<span class="lineNum">     685 </span><span class="lineCov">          1 :         if (strcmp(manMap[i], string) == 0) {</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :             manufacturer = i;</span>
<span class="lineNum">     687 </span>            :         }
<span class="lineNum">     688 </span>            :     }
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineCov">          1 :     if (manufacturer == INTEL) {</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         cacheLineSize = getIntelCacheLineSize(cpuidLevel);</span>
<span class="lineNum">     692 </span>            :     } else {
<span class="lineNum">     693 </span><span class="lineCov">          1 :         cacheLineSize = getOtherCacheLineSize(cpuidLevel);</span>
<span class="lineNum">     694 </span>            :     }
<span class="lineNum">     695 </span>            :     /* doesn't support cache info based on cpuid. This means
<span class="lineNum">     696 </span>            :      * an old pentium class processor, which have cache lines of
<span class="lineNum">     697 </span>            :      * 32. If we learn differently, we can use a switch based on
<span class="lineNum">     698 </span>            :      * the Manufacturer id  */
<span class="lineNum">     699 </span><span class="lineCov">          1 :     if (cacheLineSize == 0) {</span>
<span class="lineNum">     700 </span><span class="lineCov">          1 :         cacheLineSize = 32;</span>
<span class="lineNum">     701 </span>            :     }
<span class="lineNum">     702 </span><span class="lineCov">          1 :     return cacheLineSize;</span>
<span class="lineNum">     703 </span>            : }
<span class="lineNum">     704 </span>            : #define MPI_GET_PROCESSOR_LINE_SIZE_DEFINED 1
<span class="lineNum">     705 </span>            : #endif
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span>            : #if defined(__ppc64__)
<span class="lineNum">     708 </span>            : /*
<span class="lineNum">     709 </span>            :  *  Sigh, The PPC has some really nice features to help us determine cache
<span class="lineNum">     710 </span>            :  *  size, since it had lots of direct control functions to do so. The POWER
<span class="lineNum">     711 </span>            :  *  processor even has an instruction to do this, but it was dropped in
<span class="lineNum">     712 </span>            :  *  PowerPC. Unfortunately most of them are not available in user mode.
<span class="lineNum">     713 </span>            :  *
<span class="lineNum">     714 </span>            :  *  The dcbz function would be a great way to determine cache line size except
<span class="lineNum">     715 </span>            :  *  1) it only works on write-back memory (it throws an exception otherwise),
<span class="lineNum">     716 </span>            :  *  and 2) because so many mac programs 'knew' the processor cache size was
<span class="lineNum">     717 </span>            :  *  32 bytes, they used this instruction as a fast 'zero 32 bytes'. Now the new
<span class="lineNum">     718 </span>            :  *  G5 processor has 128 byte cache, but dcbz only clears 32 bytes to keep
<span class="lineNum">     719 </span>            :  *  these programs happy. dcbzl work if 64 bit instructions are supported.
<span class="lineNum">     720 </span>            :  *  If you know 64 bit instructions are supported, and that stack is
<span class="lineNum">     721 </span>            :  *  write-back, you can use this code.
<span class="lineNum">     722 </span>            :  */
<span class="lineNum">     723 </span>            : #include &quot;memory.h&quot;
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span>            : /* clear the cache line that contains 'array' */
<span class="lineNum">     726 </span>            : static inline void
<span class="lineNum">     727 </span>            : dcbzl(char *array)
<span class="lineNum">     728 </span>            : {
<span class="lineNum">     729 </span>            :     register char *a asm(&quot;r2&quot;) = array;
<span class="lineNum">     730 </span>            :     __asm__ __volatile__(&quot;dcbzl %0,r0&quot;
<span class="lineNum">     731 </span>            :                          : &quot;=r&quot;(a)
<span class="lineNum">     732 </span>            :                          : &quot;0&quot;(a));
<span class="lineNum">     733 </span>            : }
<span class="lineNum">     734 </span>            : 
<span class="lineNum">     735 </span>            : #define PPC_DO_ALIGN(x, y) ((char *)((((long long)(x)) + ((y)-1)) &amp; ~((y)-1)))
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span>            : #define PPC_MAX_LINE_SIZE 256
<span class="lineNum">     738 </span>            : unsigned long
<span class="lineNum">     739 </span>            : s_mpi_getProcessorLineSize()
<span class="lineNum">     740 </span>            : {
<span class="lineNum">     741 </span>            :     char testArray[2 * PPC_MAX_LINE_SIZE + 1];
<span class="lineNum">     742 </span>            :     char *test;
<span class="lineNum">     743 </span>            :     int i;
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span>            :     /* align the array on a maximum line size boundary, so we
<span class="lineNum">     746 </span>            :      * know we are starting to clear from the first address */
<span class="lineNum">     747 </span>            :     test = PPC_DO_ALIGN(testArray, PPC_MAX_LINE_SIZE);
<span class="lineNum">     748 </span>            :     /* set all the values to 1's */
<span class="lineNum">     749 </span>            :     memset(test, 0xff, PPC_MAX_LINE_SIZE);
<span class="lineNum">     750 </span>            :     /* clear one cache block starting at 'test' */
<span class="lineNum">     751 </span>            :     dcbzl(test);
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span>            :     /* find the size of the cleared area, that's our block size */
<span class="lineNum">     754 </span>            :     for (i = PPC_MAX_LINE_SIZE; i != 0; i = i / 2) {
<span class="lineNum">     755 </span>            :         if (test[i - 1] == 0) {
<span class="lineNum">     756 </span>            :             return i;
<span class="lineNum">     757 </span>            :         }
<span class="lineNum">     758 </span>            :     }
<span class="lineNum">     759 </span>            :     return 0;
<span class="lineNum">     760 </span>            : }
<span class="lineNum">     761 </span>            : 
<span class="lineNum">     762 </span>            : #define MPI_GET_PROCESSOR_LINE_SIZE_DEFINED 1
<span class="lineNum">     763 </span>            : #endif
<span class="lineNum">     764 </span>            : 
<span class="lineNum">     765 </span>            : /*
<span class="lineNum">     766 </span>            :  * put other processor and platform specific cache code here
<span class="lineNum">     767 </span>            :  * return the smallest cache line size in bytes on the processor
<span class="lineNum">     768 </span>            :  * (usually the L1 cache). If the OS has a call, this would be
<span class="lineNum">     769 </span>            :  * a greate place to put it.
<span class="lineNum">     770 </span>            :  *
<span class="lineNum">     771 </span>            :  * If there is no cache, return 0;
<span class="lineNum">     772 </span>            :  *
<span class="lineNum">     773 </span>            :  * define MPI_GET_PROCESSOR_LINE_SIZE_DEFINED so the generic functions
<span class="lineNum">     774 </span>            :  * below aren't compiled.
<span class="lineNum">     775 </span>            :  *
<span class="lineNum">     776 </span>            :  */
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span>            : /* target.mk can define MPI_CACHE_LINE_SIZE if it's common for the family or
<span class="lineNum">     779 </span>            :  * OS */
<span class="lineNum">     780 </span>            : #if defined(MPI_CACHE_LINE_SIZE) &amp;&amp; !defined(MPI_GET_PROCESSOR_LINE_SIZE_DEFINED)
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span>            : unsigned long
<span class="lineNum">     783 </span>            : s_mpi_getProcessorLineSize()
<span class="lineNum">     784 </span>            : {
<span class="lineNum">     785 </span>            :     return MPI_CACHE_LINE_SIZE;
<span class="lineNum">     786 </span>            : }
<span class="lineNum">     787 </span>            : #define MPI_GET_PROCESSOR_LINE_SIZE_DEFINED 1
<span class="lineNum">     788 </span>            : #endif
<span class="lineNum">     789 </span>            : 
<span class="lineNum">     790 </span>            : /* If no way to get the processor cache line size has been defined, assume
<span class="lineNum">     791 </span>            :  * it's 32 bytes (most common value, does not significantly impact performance)
<span class="lineNum">     792 </span>            :  */
<span class="lineNum">     793 </span>            : #ifndef MPI_GET_PROCESSOR_LINE_SIZE_DEFINED
<span class="lineNum">     794 </span>            : unsigned long
<span class="lineNum">     795 </span>            : s_mpi_getProcessorLineSize()
<span class="lineNum">     796 </span>            : {
<span class="lineNum">     797 </span>            :     return 32;
<span class="lineNum">     798 </span>            : }
<span class="lineNum">     799 </span>            : #endif
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span>            : #ifdef TEST_IT
<span class="lineNum">     802 </span>            : #include &lt;stdio.h&gt;
<span class="lineNum">     803 </span>            : 
<span class="lineNum">     804 </span>            : main()
<span class="lineNum">     805 </span>            : {
<span class="lineNum">     806 </span>            :     printf(&quot;line size = %d\n&quot;, s_mpi_getProcessorLineSize());
<span class="lineNum">     807 </span>            : }
<span class="lineNum">     808 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.12</a></td></tr>
  </table>
  <br>

</body>
</html>
