
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.40

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency div_counter[10]$_SDFFE_PN0P_/CK ^
  -0.07 target latency counter[5]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.79    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    5.87    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   19.14    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.78    0.01    0.09    0.16 v counter[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         counter[7] (net)
                  0.01    0.00    0.16 v _393_/A (INV_X1)
     2    3.42    0.01    0.02    0.18 ^ _393_/ZN (INV_X1)
                                         _115_ (net)
                  0.01    0.00    0.18 ^ _398_/A2 (OAI33_X1)
     1    1.33    0.01    0.01    0.19 v _398_/ZN (OAI33_X1)
                                         _007_ (net)
                  0.01    0.00    0.19 v counter[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.79    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    5.87    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   19.14    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.12    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/A (BUF_X1)
     2    4.04    0.01    0.03    0.23 v input6/Z (BUF_X1)
                                         net6 (net)
                  0.01    0.00    0.23 v _288_/A (INV_X1)
     1    3.26    0.01    0.02    0.24 ^ _288_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.24 ^ _492_/A (HA_X1)
     2    4.35    0.03    0.06    0.30 ^ _492_/S (HA_X1)
                                         _233_ (net)
                  0.03    0.00    0.30 ^ _312_/A4 (AND4_X1)
     3    6.64    0.02    0.08    0.38 ^ _312_/ZN (AND4_X1)
                                         _041_ (net)
                  0.02    0.00    0.38 ^ _314_/A1 (AND2_X2)
     4   14.42    0.02    0.05    0.43 ^ _314_/ZN (AND2_X2)
                                         _043_ (net)
                  0.02    0.00    0.43 ^ _341_/A3 (NAND4_X2)
     1    6.81    0.03    0.04    0.47 v _341_/ZN (NAND4_X2)
                                         _070_ (net)
                  0.03    0.00    0.47 v _342_/C2 (OAI211_X4)
     8   18.02    0.03    0.06    0.52 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.03    0.00    0.52 ^ _368_/A2 (NOR3_X1)
     1    1.06    0.01    0.01    0.54 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.54 v _371_/A2 (OR4_X1)
     1    1.24    0.02    0.10    0.64 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.64 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.64   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.79    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    5.87    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   19.14    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.12    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/A (BUF_X1)
     2    4.04    0.01    0.03    0.23 v input6/Z (BUF_X1)
                                         net6 (net)
                  0.01    0.00    0.23 v _288_/A (INV_X1)
     1    3.26    0.01    0.02    0.24 ^ _288_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.24 ^ _492_/A (HA_X1)
     2    4.35    0.03    0.06    0.30 ^ _492_/S (HA_X1)
                                         _233_ (net)
                  0.03    0.00    0.30 ^ _312_/A4 (AND4_X1)
     3    6.64    0.02    0.08    0.38 ^ _312_/ZN (AND4_X1)
                                         _041_ (net)
                  0.02    0.00    0.38 ^ _314_/A1 (AND2_X2)
     4   14.42    0.02    0.05    0.43 ^ _314_/ZN (AND2_X2)
                                         _043_ (net)
                  0.02    0.00    0.43 ^ _341_/A3 (NAND4_X2)
     1    6.81    0.03    0.04    0.47 v _341_/ZN (NAND4_X2)
                                         _070_ (net)
                  0.03    0.00    0.47 v _342_/C2 (OAI211_X4)
     8   18.02    0.03    0.06    0.52 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.03    0.00    0.52 ^ _368_/A2 (NOR3_X1)
     1    1.06    0.01    0.01    0.54 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.54 v _371_/A2 (OR4_X1)
     1    1.24    0.02    0.10    0.64 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.64 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.64   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.79    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    5.87    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   19.14    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.143794983625412

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7243

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.811432838439941

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7460

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[12]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ div_counter[12]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.20 ^ div_counter[12]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.24 ^ _494_/S (HA_X1)
   0.07    0.32 ^ _312_/ZN (AND4_X1)
   0.05    0.37 ^ _314_/ZN (AND2_X2)
   0.04    0.41 v _341_/ZN (NAND4_X2)
   0.06    0.46 ^ _342_/ZN (OAI211_X4)
   0.01    0.48 v _368_/ZN (NOR3_X1)
   0.10    0.58 v _371_/ZN (OR4_X1)
   0.00    0.58 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.58   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v counter[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.18 ^ _393_/ZN (INV_X1)
   0.01    0.19 v _398_/ZN (OAI33_X1)
   0.00    0.19 v counter[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0715

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0715

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6377

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3962

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
62.129528

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.74e-04   5.70e-06   2.22e-06   1.82e-04  50.7%
Combinational          4.14e-05   3.85e-05   7.25e-06   8.72e-05  24.3%
Clock                  3.46e-05   5.51e-05   1.20e-07   8.98e-05  25.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.50e-04   9.93e-05   9.59e-06   3.59e-04 100.0%
                          69.6%      27.7%       2.7%
