<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us" data-whc_version="24.1">
    <head><link rel="shortcut icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><link rel="icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="description" content="Dual Core Demo Main Application Configurations Dual Core Demo Main Application should be configured via MCC. Below is the Snapshot of the MCC configuration window for Dual Core Demo Main Application ..."/><meta name="copyright" content="(C) Copyright 2024"/><meta name="generator" content="DITA-OT"/><title>1.3.2.1 Configuring Dual Core Demo Main Application</title><!--  Generated with Oxygen version 24.1, build number 2022062014.  --><meta name="wh-path2root" content=""/><meta name="wh-toc-id" content="&lt;?xml version=&#34;1.0&#34; encoding=&#34;UTF-8&#34;?&gt;&lt;?workdir /D:\InfoShare\Data\Publish\Data\fzcncp5rhyd\work\temp?&gt;&lt;?workdir-uri file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/temp/?&gt;&lt;?path2project?&gt;&lt;?path2project-uri ./?&gt;&lt;?path2rootmap-uri ./?&gt;&lt;topic xmlns:dita-ot=&#34;http://dita-ot.sourceforge.net/ns/201007/dita-ot&#34; xmlns:ditaarch=&#34;http://dita.oasis-open.org/architecture/2005/&#34; class=&#34;- topic/topic &#34; ditaarch:DITAArchVersion=&#34;2.0&#34; specializations=&#34;@props/audience @props/deliveryTarget @props/otherprops @props/platform @props/product&#34; id=&#34;configuring-dual-core-demo-main-application&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;topic:1;184:15&#34; domains=&#34;a(props audience) a(props deliveryTarget) a(props otherprops) a(props platform) a(props product)&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;title:1;184:15&#34;&gt;Configuring Dual Core Demo Main Application&lt;/title&gt;&lt;body class=&#34;- topic/body &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;body:1;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:1;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;b:1;184:15&#34;&gt;Dual Core Demo Main Application Configurations&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:2;184:15&#34;&gt;Dual Core Demo Main Application should be configured via MCC. Below is the Snapshot of the MCC configuration window for Dual Core Demo Main Application and some important description.&lt;/p&gt;&lt;fig class=&#34;- topic/fig &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;fig:1;184:15&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;title:2;184:15&#34;&gt;Dual Core Demo Main Application configuration options&lt;/title&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-961D8330-6505-4FC9-9F9D-6E430B1F5C34-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;image:1;184:15&#34; dita-ot:image-width=&#34;809&#34; dita-ot:image-height=&#34;450&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;alt:1;184:15&#34;&gt;MCC_MainApp&lt;/alt&gt;&lt;/image&gt;&lt;/fig&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:3;184:15&#34;&gt;IPC peripheral (IPC0, IPC1) handles the inter-processor communication via interrupt sources. Interrupt sources can be individually generated by writing the Interrupt Set Command (IPC_ISCR) and Interrupt Clear Command (IPC_ICCR) registers. Each interrupt source (IRQ0 to IRQ31) can be enabled or disabled by using the command registers Interrupt Enable Command (IPC_IECR) and Interrupt Disable Command (IPC_IDCR). This set of registers conducts enabling or disabling of an instruction.&lt;/p&gt;&lt;fig class=&#34;- topic/fig &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;fig:2;184:15&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;title:3;184:15&#34;&gt;Dual Core Demo IPC description&lt;/title&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-9995B952-C220-49CF-A43D-C75A886C8C1A-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;image:2;184:15&#34; dita-ot:image-width=&#34;913&#34; dita-ot:image-height=&#34;375&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;alt:2;184:15&#34;&gt;DualCoreDemo_IPC&lt;/alt&gt;&lt;/image&gt;&lt;/fig&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:1;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:1;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:4;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;b:2;184:15&#34;&gt;IPC0:&lt;/b&gt;&lt;/p&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:2;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:2;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:5;184:15&#34;&gt;IPC0 Interrupt Handler is responsible for capturing the interrupt signal (IPC_IRQ1_MASK) triggered by the Secondary Application. Therefore IRQ1 must be enabled.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:3;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:6;184:15&#34;&gt;IPC0 initialization is required.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:4;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:7;184:15&#34;&gt;IPC_IRQ1_MASK signal is used to send command from the Secondary core to the Main core.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:5;184:15&#34;&gt;&lt;fig class=&#34;- topic/fig &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;fig:3;184:15&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;title:4;184:15&#34;&gt;Dual Core Demo IPC0 configuration&lt;/title&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-C59CE8DC-4480-4048-8012-7D9BB440335E-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;image:3;184:15&#34; dita-ot:image-width=&#34;241&#34; dita-ot:image-height=&#34;203&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;alt:3;184:15&#34;&gt;DualCoreDemo_MainApp_IPC0&lt;/alt&gt;&lt;/image&gt;&lt;/fig&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:6;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:8;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;b:3;184:15&#34;&gt;IPC1:&lt;/b&gt;&lt;/p&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:3;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:7;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:9;184:15&#34;&gt;IPC1 is only used to send commands from Main core to the Secondary core, no interrupt handler is required. Therefore IRQs must be disabled.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:8;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:10;184:15&#34;&gt;IPC_IRQ0_MASK signal is used to send command from the Main core to the Secondary core.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:9;184:15&#34;&gt;&lt;fig class=&#34;- topic/fig &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;fig:4;184:15&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;title:5;184:15&#34;&gt;Dual Core Demo IPC1 configuration&lt;/title&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-2DD79EA6-BD47-41A9-9C89-6392F02DD02A-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;image:4;184:15&#34; dita-ot:image-width=&#34;221&#34; dita-ot:image-height=&#34;201&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;alt:4;184:15&#34;&gt;DualCoreDemo_MainApp_IPC1&lt;/alt&gt;&lt;/image&gt;&lt;/fig&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:10;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:11;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;b:4;184:15&#34;&gt;NVIC Settings:&lt;/b&gt;&lt;/p&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:4;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:11;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:12;184:15&#34;&gt;Since only IPC0 interrupt is required, only the IPC0_InterruptHandler must be enabled.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:12;184:15&#34;&gt;&lt;fig class=&#34;- topic/fig &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;fig:5;184:15&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;title:6;184:15&#34;&gt;Dual Core Demo IPC NVIC Settings&lt;/title&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-FED4A6E3-90DA-42D0-B5DF-9D2BD54E35EF-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;image:5;184:15&#34; dita-ot:image-width=&#34;683&#34; dita-ot:image-height=&#34;137&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;alt:5;184:15&#34;&gt;DualCoreDemo_MainApp_IPC0_Int&lt;/alt&gt;&lt;/image&gt;&lt;/fig&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:13;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:13;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;b:5;184:15&#34;&gt;Peripheral Clock:&lt;/b&gt;&lt;/p&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:5;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:14;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:14;184:15&#34;&gt;The Main core enables the IPC0 peripheral clock but not IPC1 peripheral clock, which is enabled by the Secondary core.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:15;184:15&#34;&gt;&lt;fig class=&#34;- topic/fig &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;fig:6;184:15&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;title:7;184:15&#34;&gt;Dual Core Demo IPC Peripheral Clocks&lt;/title&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-83F2B251-FCF1-45BC-AC02-CFCB3EE078B5-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;image:6;184:15&#34; dita-ot:image-width=&#34;378&#34; dita-ot:image-height=&#34;159&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;alt:6;184:15&#34;&gt;DualCoreDemo_MainApp_IPC_Clocks&lt;/alt&gt;&lt;/image&gt;&lt;/fig&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:16;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:15;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;b:6;184:15&#34;&gt;Initialization Routine:&lt;/b&gt;&lt;/p&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:6;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:17;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:16;184:15&#34;&gt;Peripherals used by the Main and Secondary application simultaneously must been only initialized and configured by the Main application.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:18;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:17;184:15&#34;&gt;Peripherals used only by the Secondary application must be configured by the Secondary application.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:19;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:18;184:15&#34;&gt;Peripherals included in the subsystem 1 (secondary) must be initialized by the Secondary application due to the recommended programming sequence for powering up the Secondary core.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:20;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:19;184:15&#34;&gt;NVIC Interrupt vector must be configured independently in each application.&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;/ul&gt;&lt;codeblock class=&#34;+ topic/pre pr-d/codeblock &#34; xml:space=&#34;preserve&#34; outputclass=&#34;c&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;codeblock:1;184:15&#34;&gt;void SYS_Initialize ( void* data ) { /* MISRAC 2012 deviation block start */ /* MISRA C-2012 Rule 2.2 deviated in this file. Deviation record ID - H3_MISRAC_2012_R_2_2_DR_1 */ SEFC0_Initialize(); SEFC1_Initialize(); DWDT_Initialize(); CLK_Initialize(); PIO_Initialize(); SUPC_Initialize(); RSTC_Initialize(); TC0_CH0_TimerInitialize(); IPC0_Initialize(); FLEXCOM0_USART_Initialize(); BSP_Initialize(); sysObj.sysTime = SYS_TIME_Initialize(SYS_TIME_INDEX_0, (SYS_MODULE_INIT *)&amp;amp;sysTimeInitData); APPCORE0_Initialize(); NVIC_Initialize(); /* MISRAC 2012 deviation block end */ }&lt;/codeblock&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:7;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:21;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:20;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;b:7;184:15&#34;&gt;Recommended Programming Sequence for Secondary core:&lt;/b&gt;&lt;/p&gt;&lt;ul class=&#34;- topic/ul &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ul:8;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:22;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:21;184:15&#34;&gt;This programming sequence must be performed at some point of the Main application.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:23;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:22;184:15&#34;&gt;The following steps should be performed to ensure an optimum Secondary core start-up procedure:&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;ol:1;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:24;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:23;184:15&#34;&gt;Assert reset of the coprocessor and its peripherals&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:25;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:24;184:15&#34;&gt;Disable coprocessor Clocks&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:26;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:25;184:15&#34;&gt;Disable coprocessor peripheral clocks&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:27;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:26;184:15&#34;&gt;De-assert reset of the coprocessor peripherals&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:28;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:27;184:15&#34;&gt;Enable coprocessor peripheral clocks&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:29;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:28;184:15&#34;&gt;Load all secondary sections.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:30;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:29;184:15&#34;&gt;De-assert the reset of the coprocessor (Core 1)&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;li:31;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;p:30;184:15&#34;&gt;Enable the coprocessor clock (Core 1)&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;/ul&gt;&lt;codeblock class=&#34;+ topic/pre pr-d/codeblock &#34; xml:space=&#34;preserve&#34; outputclass=&#34;c&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md&#34; xtrc=&#34;codeblock:2;184:15&#34;&gt;static void _APPCORE0_CoprocessorInitialize(void) { uint32_t tmp; /* Assert reset of the coprocessor and its peripherals */ tmp = RSTC_REGS-&amp;gt;RSTC_MR; tmp &amp;amp;= ~(RSTC_MR_CPROCEN_Msk | RSTC_MR_CPEREN_Msk); RSTC_REGS-&amp;gt;RSTC_MR = RSTC_MR_KEY_PASSWD | tmp; /* Disable coprocessor Clocks */ PMC_REGS-&amp;gt;PMC_SCDR = PMC_SCDR_CPKEY_PASSWD | PMC_SCDR_CPCK_Msk; /* Disable coprocessor peripheral clocks */ PMC_REGS-&amp;gt;PMC_SCDR = PMC_SCDR_CPKEY_PASSWD | PMC_SCDR_CPBMCK_Msk; /* De-assert reset of the coprocessor peripherals */ RSTC_REGS-&amp;gt;RSTC_MR |= RSTC_MR_KEY_PASSWD | RSTC_MR_CPEREN_Msk; /* Enable coprocessor peripheral clocks */ PMC_REGS-&amp;gt;PMC_SCER = PMC_SCER_CPKEY_PASSWD | PMC_SCER_CPBMCK_Msk; __xc32_LoadAllSecondarySections(); /* De-assert the reset of the coprocessor (Core 1) */ RSTC_REGS-&amp;gt;RSTC_MR |= (RSTC_MR_KEY_PASSWD | RSTC_MR_CPROCEN_Msk); /* Enable the coprocessor clock (Core 1) */ PMC_REGS-&amp;gt;PMC_SCER = (PMC_SCER_CPKEY_PASSWD | PMC_SCER_CPCK_Msk); }&lt;/codeblock&gt;&lt;/body&gt;&lt;related-links class=&#34;- topic/related-links &#34;&gt;&lt;linkpool class=&#34;- topic/linkpool &#34; mapkeyref=&#34;GUID-F454DB36-5AD7-4DBC-882C-6FC64DF4ADB2&#34; xtrc=&#34;topicref:2;6:245&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-091281EA-25EB-4F5D-AB77-6263423064F8.ditamap&#34;&gt;&lt;link class=&#34;- topic/link &#34; format=&#34;dita&#34; href=&#34;GUID-9FA1FFFF-E886-463A-8C9E-E2EA03789F2D.md&#34; mapclass=&#34;- map/topicref &#34; role=&#34;parent&#34; scope=&#34;local&#34; type=&#34;topic&#34; xtrc=&#34;topicref:1;6:99&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fzcncp5rhyd/work/2/en-US/GUID-091281EA-25EB-4F5D-AB77-6263423064F8.ditamap&#34;&gt;&lt;?ditaot usertext?&gt;&lt;linktext class=&#34;- topic/linktext &#34;&gt;&lt;?ditaot gentext?&gt;Dual Core Demo Application&lt;/linktext&gt;&lt;/link&gt;&lt;/linkpool&gt;&lt;/related-links&gt;&lt;/topic&gt;"/><meta name="wh-source-relpath" content="GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.md"/><meta name="wh-out-relpath" content="GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.html"/>
    <!-- Latest compiled and minified Bootstrap CSS -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/lib/bootstrap/css/bootstrap.min.css"/>
    
    <link rel="stylesheet" href="./oxygen-webhelp/lib/jquery-ui/jquery-ui.min.css"/>
    
    <!-- Template default styles  -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/app/topic-page.css?buildId=2022062014"/>
    
    
    <script src="./oxygen-webhelp/lib/jquery/jquery-3.5.1.min.js"></script>
    
    <script data-main="./oxygen-webhelp/app/topic-page.js" src="./oxygen-webhelp/lib/requirejs/require.js"></script>
<link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/microchip.css?buildId=2022062014"/><link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/notes.css?buildId=2022062014"/>
<script src="mchp-context-help.js"></script>
<link href="https://fonts.googleapis.com/css?family=Open+Sans:400,600,300" rel="stylesheet" type="text/css"/>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" async="" type="text/javascript"></script>
    <script src="https://assets.adobedtm.com/6a72a357eb48/a636c708c7fe/launch-0b0023397020.min.js"></script><!-- Adobe Analytics -->
</head>

    <body id="configuring-dual-core-demo-main-application" class="wh_topic_page frmBody">
        <a href="#wh_topic_body" class="sr-only sr-only-focusable">
            Jump to main content
        </a>
        
        
        
        
        <header class="navbar navbar-default wh_header">
    <div class="container-fluid">
        <div class="wh_header_flex_container navbar-nav navbar-expand-md navbar-dark">
            <div class="wh_logo_and_publication_title_container">
                <div class="wh_logo_and_publication_title">
                    
                    <a href="index.html" class=" wh_logo d-none d-sm-block "><img src="oxygen-webhelp\template\resources/images/microchip.png" alt="MPLAB Harmony Smart Energy Library &#xA;    "/></a>
                    <div class=" wh_publication_title "><a href="index.html">MPLAB Harmony Smart Energy Library 
    </a></div>
                    
                </div>
                
                
            </div>

            <div class="wh_top_menu_and_indexterms_link collapse navbar-collapse" id="wh_top_menu_and_indexterms_link">
                
                
                
                
            </div>
        </div>
    </div>
</header>
        
        
         
        
        <div class=" wh_search_input navbar-form wh_topic_page_search search " role="form">
            
            
            
            <form id="searchForm" method="get" role="search" action="search.html"><div class="d-flex justify-contents-around"><div class="flex-grow-1"></div><div class="position-relative flex-grow-1"><input type="search" placeholder="Search " class="wh_search_textfield" id="textToSearch" name="searchQuery" aria-label="Search query" required="required"/><button type="submit" class="wh_search_button" aria-label="Search"><span class="search_input_text">Search</span></button></div><div class="align-self-center flex-grow-1 ml-2"></div></div></form>
            
            <div class="mchp-color-stripe-grid-container">
  <div class="mchp-main-bar mchp-orange-bar"></div>
  <div class="mchp-main-bar mchp-blue-bar"></div>
  <div class="mchp-main-bar mchp-green-bar"></div>
</div>
            
        </div>
        
        <div class="container-fluid" id="wh_topic_container">
            <div class="row">

                <nav class="wh_tools d-print-none navbar-expand-md" aria-label="Tools">
                    
                    <div data-tooltip-position="bottom" class=" wh_breadcrumb "><ol class="d-print-none"><li><span class="home"><a href="index.html"><span>Home</span></a></span></li><li><div class="topicref" data-id="mplab-harmony-smart-energy-library"><div class="title"><a href="GUID-81A73CB2-02C0-41CF-9C28-0AECE56FFF26.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
MPLAB® Harmony Smart Energy Library</a></div></div></li><li><div class="topicref" data-id="demo-applications"><div class="title"><a href="GUID-2188B5B7-760D-4261-AEB9-DDCD9B01A109.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3</ph>
Demo Applications</a></div></div></li><li><div class="topicref" data-id="dual-core-demo-application"><div class="title"><a href="GUID-9FA1FFFF-E886-463A-8C9E-E2EA03789F2D.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3.2</ph>
Dual Core Demo Application</a></div></div></li><li class="active"><div class="topicref" data-id="configuring-dual-core-demo-main-application"><div class="title"><a href="GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3.2.1</ph>
Configuring Dual Core Demo Main Application</a></div></div></li></ol></div>
                    
                    
                    
                    <div class="wh_right_tools">
                        <button class="wh_hide_highlight" aria-label="Toggle search highlights" title="Toggle search highlights"></button>
                        <button class="webhelp_expand_collapse_sections" data-next-state="collapsed" aria-label="Collapse sections" title="Collapse sections"></button>
                        
                        
                        
                        
                        <div class=" wh_print_link print d-none d-md-inline-block "><button onClick="window.print()" title="Print this page" aria-label="Print this page"></button></div>
                        
                        <button type="button" id="wh_toc_button" class="custom-toggler navbar-toggler collapsed wh_toggle_button navbar-light" aria-expanded="false" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc">
                            <span class="navbar-toggler-icon"></span>
                        </button>
                    </div>
                    
                </nav>
            </div>
            
            <div class="row" style="margin-top: -1em;"><div class="col-lg-9 col-md-9 col-sm-12 offset-lg-3 offset-md-3 text-right border-bottom mb-1"><h2 class="text-dark header_title">
    </h2></div></div>
            
            
            <div class="wh_content_area">
                <div class="row">
                    
                        <nav id="wh_publication_toc" class="col-lg-3 col-md-3 col-sm-12 d-md-block d-none d-print-none" aria-label="Table of Contents Container">
                            <div id="wh_publication_toc_content">
		                        
                            	<div class=" wh_publication_toc " data-tooltip-position="right"><span class="expand-button-action-labels"><span id="button-expand-action" role="button" aria-label="Expand"></span><span id="button-collapse-action" role="button" aria-label="Collapse"></span><span id="button-pending-action" role="button" aria-label="Pending"></span></span><ul role="tree" aria-label="Table of Contents"><li role="treeitem" aria-expanded="true"><div data-tocid="mplab-harmony-smart-energy-library-d3797e11" class="topicref" data-id="mplab-harmony-smart-energy-library" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action mplab-harmony-smart-energy-library-d3797e11-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-81A73CB2-02C0-41CF-9C28-0AECE56FFF26.html" id="mplab-harmony-smart-energy-library-d3797e11-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
MPLAB® Harmony Smart Energy Library</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="driver-libraries-d3797e19" class="topicref" data-id="driver-libraries" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action driver-libraries-d3797e19-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-97853572-2DF9-4BDC-8CC2-427931EE96D9.html" id="driver-libraries-d3797e19-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.1</ph>
Driver Libraries</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="service-libraries-d3797e1875" class="topicref" data-id="service-libraries" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action service-libraries-d3797e1875-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-3DBF4BBC-895F-4E64-901F-C76DB2918FDD.html" id="service-libraries-d3797e1875-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.2</ph>
Service Libraries</a></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="demo-applications-d3797e3246" class="topicref" data-id="demo-applications" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action demo-applications-d3797e3246-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-2188B5B7-760D-4261-AEB9-DDCD9B01A109.html" id="demo-applications-d3797e3246-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3</ph>
Demo Applications</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="demo-meter-application-d3797e3254" class="topicref" data-id="demo-meter-application" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action demo-meter-application-d3797e3254-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A4FB6CF6-F917-4873-BBF0-AD192B833A11.html" id="demo-meter-application-d3797e3254-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3.1</ph>
Demo Meter Application</a></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="dual-core-demo-application-d3797e3710" class="topicref" data-id="dual-core-demo-application" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action dual-core-demo-application-d3797e3710-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9FA1FFFF-E886-463A-8C9E-E2EA03789F2D.html" id="dual-core-demo-application-d3797e3710-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3.2</ph>
Dual Core Demo Application</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" class="active"><div data-tocid="configuring-dual-core-demo-main-application-d3797e3718" class="topicref" data-id="configuring-dual-core-demo-main-application" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-4664A371-1B3C-475D-81FD-8989A2A2E768.html" id="configuring-dual-core-demo-main-application-d3797e3718-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3.2.1</ph>
Configuring Dual Core Demo Main Application</a></div></div></li><li role="treeitem"><div data-tocid="configuring-dual-core-demo-secondary-application-d3797e3726" class="topicref" data-id="configuring-dual-core-demo-secondary-application" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-BB7FA537-41CA-460C-8463-9C9FB4C8F8BA.html" id="configuring-dual-core-demo-secondary-application-d3797e3726-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3.2.2</ph>
Configuring Dual Core Demo Secondary Application</a></div></div></li><li role="treeitem"><div data-tocid="linking-dual-core-demo-applications-d3797e3734" class="topicref" data-id="linking-dual-core-demo-applications" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-47A5CBE3-CDC3-4BF1-99E9-C204EA3698E6.html" id="linking-dual-core-demo-applications-d3797e3734-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1.3.2.3</ph>
Linking Dual Core Demo Applications</a></div></div></li></ul></li></ul></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="getting-started-with-mplab-harmony-plc-stack-d3797e3742" class="topicref" data-id="getting-started-with-mplab-harmony-plc-stack" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action getting-started-with-mplab-harmony-plc-stack-d3797e3742-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-4183CE78-B659-4918-8651-B77A34D15302.html" id="getting-started-with-mplab-harmony-plc-stack-d3797e3742-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">2</ph>
Getting Started with MPLAB® Harmony PLC Stack</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d3797e3919" class="topicref backmatter backmatter_parent" data-id="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d3797e3919-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B.html" id="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d3797e3919-link">Microchip Information</a></div></div></li></ul></div>
		                        
                            </div>
                        </nav>
                    
                    
                    <div class="col-lg-9 col-md-9 col-sm-12" id="wh_topic_body">
                        <button id="wh_close_publication_toc_button" class="close-toc-button d-none" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        
                        
                        <div class=" wh_topic_content body "><main role="main"><article role="article" aria-labelledby="ariaid-title1"><h1 class="- topic/title title topictitle1" id="ariaid-title1" style="">1.3.2.1 Configuring Dual Core Demo Main Application</h1><div class="- topic/body body"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Dual Core Demo Main Application Configurations</strong></p><p class="- topic/p p">Dual Core Demo Main Application should be configured via MCC. Below is the Snapshot of the MCC configuration window for Dual Core Demo Main Application and some important description.</p><figure class="- topic/fig fig fignone"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure . <span class="fig--title">Dual Core Demo Main Application configuration options</span></span></figcaption><div class=""><img class="- topic/image image" src="GUID-961D8330-6505-4FC9-9F9D-6E430B1F5C34-low.png" alt="MCC_MainApp"/></div></figure><p class="- topic/p p">IPC peripheral (IPC0, IPC1) handles the inter-processor communication via interrupt sources. Interrupt sources can be individually generated by writing the Interrupt Set Command
(IPC_ISCR) and Interrupt Clear Command (IPC_ICCR) registers. Each interrupt source (IRQ0 to IRQ31) can be enabled or disabled by using the command registers Interrupt Enable
Command (IPC_IECR) and Interrupt Disable Command (IPC_IDCR). This set of registers conducts enabling or disabling of an instruction.</p><figure class="- topic/fig fig fignone"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure . <span class="fig--title">Dual Core Demo IPC description</span></span></figcaption><div class=""><img class="- topic/image image" src="GUID-9995B952-C220-49CF-A43D-C75A886C8C1A-low.png" alt="DualCoreDemo_IPC"/></div></figure><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">IPC0:</strong></p><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p">IPC0 Interrupt Handler is responsible for capturing the interrupt signal (IPC_IRQ1_MASK) triggered by the Secondary Application. Therefore IRQ1 must be enabled.</p></li><li class="- topic/li li"><p class="- topic/p p">IPC0 initialization is required.</p></li><li class="- topic/li li"><p class="- topic/p p">IPC_IRQ1_MASK signal is used to send command from the Secondary core to the Main core.</p></li><li class="- topic/li li"><figure class="- topic/fig fig fignone"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure . <span class="fig--title">Dual Core Demo IPC0 configuration</span></span></figcaption><div class=""><img class="- topic/image image" src="GUID-C59CE8DC-4480-4048-8012-7D9BB440335E-low.png" alt="DualCoreDemo_MainApp_IPC0"/></div></figure></li></ul></li><li class="- topic/li li"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">IPC1:</strong></p><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p">IPC1 is only used to send commands from Main core to the Secondary core, no interrupt handler is required. Therefore IRQs must be disabled.</p></li><li class="- topic/li li"><p class="- topic/p p">IPC_IRQ0_MASK signal is used to send command from the Main core to the Secondary core.</p></li><li class="- topic/li li"><figure class="- topic/fig fig fignone"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure . <span class="fig--title">Dual Core Demo IPC1 configuration</span></span></figcaption><div class=""><img class="- topic/image image" src="GUID-2DD79EA6-BD47-41A9-9C89-6392F02DD02A-low.png" alt="DualCoreDemo_MainApp_IPC1"/></div></figure></li></ul></li><li class="- topic/li li"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">NVIC Settings:</strong></p><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p">Since only IPC0 interrupt is required, only the IPC0_InterruptHandler must be enabled.</p></li><li class="- topic/li li"><figure class="- topic/fig fig fignone"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure . <span class="fig--title">Dual Core Demo IPC NVIC Settings</span></span></figcaption><div class=""><img class="- topic/image image" src="GUID-FED4A6E3-90DA-42D0-B5DF-9D2BD54E35EF-low.png" alt="DualCoreDemo_MainApp_IPC0_Int"/></div></figure></li></ul></li><li class="- topic/li li"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Peripheral Clock:</strong></p><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p">The Main core enables the IPC0 peripheral clock but not IPC1 peripheral clock, which is enabled by the Secondary core.</p></li><li class="- topic/li li"><figure class="- topic/fig fig fignone"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure . <span class="fig--title">Dual Core Demo IPC Peripheral Clocks</span></span></figcaption><div class=""><img class="- topic/image image" src="GUID-83F2B251-FCF1-45BC-AC02-CFCB3EE078B5-low.png" alt="DualCoreDemo_MainApp_IPC_Clocks"/></div></figure></li></ul></li><li class="- topic/li li"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Initialization Routine:</strong></p><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p">Peripherals used by the Main and Secondary application simultaneously must been only initialized and configured by the Main application.</p></li><li class="- topic/li li"><p class="- topic/p p">Peripherals used only by the Secondary application must be configured by the Secondary application.</p></li><li class="- topic/li li"><p class="- topic/p p">Peripherals included in the subsystem 1 (secondary) must be initialized by the Secondary application due to the recommended programming sequence for powering up the Secondary core.</p></li><li class="- topic/li li"><p class="- topic/p p">NVIC Interrupt vector must be configured independently in each application.</p></li></ul></li></ul><pre class="+ topic/pre pr-d/codeblock pre codeblock c"><strong class="hl-keyword">void</strong> SYS_Initialize ( <strong class="hl-keyword">void</strong>* data )
{
    <em class="hl-comment">/* MISRAC 2012 deviation block start */</em>
    <em class="hl-comment">/* MISRA C-2012 Rule 2.2 deviated in this file.  Deviation record ID -  H3_MISRAC_2012_R_2_2_DR_1 */</em>


    SEFC0_Initialize();

    SEFC1_Initialize();

  
    DWDT_Initialize();
    CLK_Initialize();
    PIO_Initialize();
    SUPC_Initialize();

    RSTC_Initialize();




 
    TC0_CH0_TimerInitialize(); 
     
    
    IPC0_Initialize();

    FLEXCOM0_USART_Initialize();


	BSP_Initialize();


    sysObj.sysTime = SYS_TIME_Initialize(SYS_TIME_INDEX_<span class="hl-number">0</span>, (SYS_MODULE_INIT *)&amp;sysTimeInitData);


    APPCORE0_Initialize();


    NVIC_Initialize();

    <em class="hl-comment">/* MISRAC 2012 deviation block end */</em>
}</pre><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Recommended Programming Sequence for Secondary core:</strong></p><ul class="- topic/ul ul"><li class="- topic/li li"><p class="- topic/p p">This programming sequence must be performed at some point of the Main application.</p></li><li class="- topic/li li"><p class="- topic/p p">The following steps should be performed to ensure an optimum Secondary core start-up procedure:</p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">Assert reset of the coprocessor and its peripherals</p></li><li class="- topic/li li"><p class="- topic/p p">Disable coprocessor Clocks</p></li><li class="- topic/li li"><p class="- topic/p p">Disable coprocessor peripheral clocks</p></li><li class="- topic/li li"><p class="- topic/p p">De-assert reset of the coprocessor peripherals</p></li><li class="- topic/li li"><p class="- topic/p p">Enable coprocessor peripheral clocks</p></li><li class="- topic/li li"><p class="- topic/p p">Load all secondary sections.</p></li><li class="- topic/li li"><p class="- topic/p p">De-assert the reset of the coprocessor (Core 1)</p></li><li class="- topic/li li"><p class="- topic/p p">Enable the coprocessor clock (Core 1)</p></li></ol></li></ul></li></ul><pre class="+ topic/pre pr-d/codeblock pre codeblock c"><strong class="hl-keyword">static</strong> <strong class="hl-keyword">void</strong> <span class="hl-functions">_APPCORE0_CoprocessorInitialize</span>(<strong class="hl-keyword">void</strong>)
{
    uint32_t tmp;

    <em class="hl-comment">/* Assert reset of the coprocessor and its peripherals */</em>
    tmp = RSTC_REGS-&gt;RSTC_MR;
    tmp &amp;= ~(RSTC_MR_CPROCEN_Msk | RSTC_MR_CPEREN_Msk);
    RSTC_REGS-&gt;RSTC_MR = RSTC_MR_KEY_PASSWD | tmp;

    <em class="hl-comment">/* Disable coprocessor Clocks */</em>
    PMC_REGS-&gt;PMC_SCDR = PMC_SCDR_CPKEY_PASSWD | PMC_SCDR_CPCK_Msk;

    <em class="hl-comment">/* Disable coprocessor peripheral clocks */</em>
    PMC_REGS-&gt;PMC_SCDR = PMC_SCDR_CPKEY_PASSWD | PMC_SCDR_CPBMCK_Msk;

    <em class="hl-comment">/* De-assert reset of the coprocessor peripherals */</em>
    RSTC_REGS-&gt;RSTC_MR |= RSTC_MR_KEY_PASSWD | RSTC_MR_CPEREN_Msk;

    <em class="hl-comment">/* Enable coprocessor peripheral clocks */</em>
    PMC_REGS-&gt;PMC_SCER = PMC_SCER_CPKEY_PASSWD | PMC_SCER_CPBMCK_Msk;
        
    __xc32_LoadAllSecondarySections();
    
    <em class="hl-comment">/* De-assert the reset of the coprocessor (Core 1) */</em>
    RSTC_REGS-&gt;RSTC_MR |= (RSTC_MR_KEY_PASSWD | RSTC_MR_CPROCEN_Msk);

    <em class="hl-comment">/* Enable the coprocessor clock (Core 1) */</em>
    PMC_REGS-&gt;PMC_SCER = (PMC_SCER_CPKEY_PASSWD | PMC_SCER_CPCK_Msk);
}</pre></div></article></main></div>
                        
                        
                        
                        
                        
                        
                    </div>
                    
                </div>
            </div>
            
            
            
        </div> 
        <footer class="navbar navbar-default wh_footer">
  <div class=" footer-container mx-auto ">
    <div class="footer">
  <div class="mchp-wh-footer">
    <div class="mchp-footer">
      <div class="mchp-footer-tier1">
        <div class="spacer"></div>
        <div class="mchp-footer-container">
          <div class="mchp-footer-links mchp-social-media-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.facebook.com/pages/Microchip-Technology-Inc/20320981741" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Facebook" src="oxygen-webhelp/template/resources/images/201016-corp-facebook.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.linkedin.com/company/microchip-technology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip LinkedIn" src="oxygen-webhelp/template/resources/images/201016-corp-linkedin.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://twitter.com/MicrochipTech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Twitter" src="oxygen-webhelp/template/resources/images/201016-corp-twitter.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.youtube.com/user/MicrochipTechnology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip YouTube" src="oxygen-webhelp/template/resources/images/201016-corp-youtube.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.instagram.com/microchiptechnologyinc/" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Instagram" src="oxygen-webhelp/template/resources/images/201016-corp-instagram.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.weibo.com/microchiptech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Weibo" src="oxygen-webhelp/template/resources/images/201016-corp-weibo.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.microchip.com/en-us/about/blog" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Blog" src="oxygen-webhelp/template/resources/images/201016-corp-blog.png"/>
                </a>
              </div>
            </div>
          </div>
          <div class="mchp-footer-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://www.microchip.com/about-us/contact-us" class="mchp-link__link">Contact</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information" class="mchp-link__link">Legal</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/privacy-policy" class="mchp-link__link">Privacy Policy</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/microchip-cookie-statement" class="mchp-link__link">Cookies</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://careers.microchip.com/" class="mchp-link__link">Careers</a>
                  <span class="mchp-link__separator"></span>
                </div>
              </div>
            </div>
          </div>
          <div class="mchp-footer-newsletter">
            <div class="cmp-text">
              <p>Stay on the leading edge with our blog</p>
            </div>
            <div class="mchp-button-wrapper">
              <a role="button" href="https://www.microchip.com/en-us/about/blog" class="mchp-button mchp-button-regular solid">
                <span class="mchp-button__span">MicroSolutions</span>
              </a>
            </div>
          </div>
        </div>
        <div class="graphic">
          <img src="oxygen-webhelp/template/resources/images/footer-graphic.png"/>
        </div>
      </div>
      <div class="mchp-footer-tier2">
        <p class="mchp-copyright">© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.</p>
      </div>
    </div>
  </div>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async="true" src="https://www.googletagmanager.com/gtag/js?id=UA-2724382-19"></script>
  <script>
    window.dataLayer = window.dataLayer || [];  
    function gtag(){dataLayer.push(arguments);}  
    gtag('js', new Date());   
    gtag('config', 'UA-2724382-19');
  </script>
  
  <script type="text/javascript">_satellite.pageBottom();</script><!-- Adobe Analytics -->
  
</div>
  </div>
</footer>
        
        <div id="go2top" class="d-print-none">
            <span class="oxy-icon oxy-icon-up"></span>
        </div>
        
        <div id="modal_img_large" class="modal">
            <span class="close oxy-icon oxy-icon-remove"></span>
            <div id="modal_img_container"></div>
            <div id="caption"></div>
        </div>
        
        
        
       
        </body>
</html>