#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001134550 .scope module, "testbench" "testbench" 2 1;
 .timescale -9 -12;
v0000000001187d00_0 .net "din_0", 3 0, v00000000010f2a50_0;  1 drivers
v0000000001187da0_0 .net "din_1", 3 0, v00000000010f2af0_0;  1 drivers
v0000000001188110_0 .net "muxOut", 3 0, v00000000011295e0_0;  1 drivers
v00000000011882f0_0 .net "reset", 0 0, v0000000001187a80_0;  1 drivers
v00000000011886b0_0 .net "sel", 0 0, v0000000001187b20_0;  1 drivers
v0000000001188d90_0 .net "v_0", 0 0, v0000000001187bc0_0;  1 drivers
v0000000001188390_0 .net "v_1", 0 0, v0000000001187c60_0;  1 drivers
v0000000001187e90_0 .net "v_out", 0 0, v00000000010f27c0_0;  1 drivers
S_00000000011346d0 .scope module, "M1" "mux" 2 8, 3 2 0, S_0000000001134550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "din_0"
    .port_info 3 /INPUT 1 "v_0"
    .port_info 4 /INPUT 4 "din_1"
    .port_info 5 /INPUT 1 "v_1"
    .port_info 6 /OUTPUT 4 "muxOut"
    .port_info 7 /OUTPUT 1 "v_out"
v0000000001133b10_0 .net "din_0", 3 0, v00000000010f2a50_0;  alias, 1 drivers
v0000000001129540_0 .net "din_1", 3 0, v00000000010f2af0_0;  alias, 1 drivers
v00000000011295e0_0 .var "muxOut", 3 0;
v0000000001129680_0 .net "reset", 0 0, v0000000001187a80_0;  alias, 1 drivers
v0000000001129720_0 .net "sel", 0 0, v0000000001187b20_0;  alias, 1 drivers
v00000000011297c0_0 .net "v_0", 0 0, v0000000001187bc0_0;  alias, 1 drivers
v0000000001129860_0 .net "v_1", 0 0, v0000000001187c60_0;  alias, 1 drivers
v00000000010f27c0_0 .var "v_out", 0 0;
E_0000000001130a70/0 .event edge, v0000000001129680_0, v0000000001129720_0, v00000000011297c0_0, v0000000001133b10_0;
E_0000000001130a70/1 .event edge, v0000000001129860_0, v0000000001129540_0;
E_0000000001130a70 .event/or E_0000000001130a70/0, E_0000000001130a70/1;
S_00000000010f2860 .scope module, "T1" "tester" 2 9, 4 1 0, S_0000000001134550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sel"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "din_0"
    .port_info 3 /OUTPUT 1 "v_0"
    .port_info 4 /OUTPUT 4 "din_1"
    .port_info 5 /OUTPUT 1 "v_1"
v00000000010f2a50_0 .var "din_0", 3 0;
v00000000010f2af0_0 .var "din_1", 3 0;
v0000000001187a80_0 .var "reset", 0 0;
v0000000001187b20_0 .var "sel", 0 0;
v0000000001187bc0_0 .var "v_0", 0 0;
v0000000001187c60_0 .var "v_1", 0 0;
    .scope S_00000000011346d0;
T_0 ;
    %wait E_0000000001130a70;
    %load/vec4 v0000000001129680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000001129720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000011297c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000000001133b10_0;
    %store/vec4 v00000000011295e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010f27c0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010f27c0_0, 0, 1;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000001129860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000000001129540_0;
    %store/vec4 v00000000011295e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010f27c0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010f27c0_0, 0, 1;
T_0.7 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000011295e0_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000010f2860;
T_1 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000010f2a50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000010f2af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001187bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001187c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001187a80_0, 0, 1;
    %vpi_call 4 18 "$display", "Prueba 1, Sel = 0, Valid = 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001187a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001187b20_0, 0;
    %delay 40000, 0;
    %vpi_call 4 23 "$display", "Prueba 2, Sel = 1, Valid = 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001187b20_0, 0;
    %delay 40000, 0;
    %vpi_call 4 27 "$display", "Prueba 3, Sel = 1,  Valid = 0" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010f2af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001187bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001187c60_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 4 33 "$display", "Prueba 4, Sel = 0,  Valid = 0" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000010f2a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001187b20_0, 0;
    %delay 40000, 0;
    %end;
    .thread T_1;
    .scope S_0000000001134550;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "Mux.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %vpi_call 2 16 "$display", "reset din_0  v_0  din_1  v_1  sel muxOut  v_out" {0 0 0};
    %vpi_call 2 17 "$monitor", "  %b    %b   %b  %b     %b   %b  %b    %b", v00000000011882f0_0, v0000000001187d00_0, v0000000001188d90_0, v0000000001187da0_0, v0000000001188390_0, v00000000011886b0_0, v0000000001188110_0, v0000000001187e90_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "TB.v";
    "Mux.v";
    "Tester.v";
