{D:/VLSI Design/verilog_practice/13_half_adder/Testbench.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/13_half_adder/Testbench.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} {D:/VLSI Design/verilog_practice/13_half_adder/Half_Adder.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/13_half_adder/Half_Adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module half_adder

Top level modules:
	half_adder

} {} {}}
