
*** Running vivado
    with args -log DMA_block_design_trafficgen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DMA_block_design_trafficgen_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DMA_block_design_trafficgen_0_0.tcl -notrace
Command: synth_design -top DMA_block_design_trafficgen_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18840 
WARNING: [Synth 8-2507] parameter declaration becomes local in trafficgen_v1_0_M00_AXIS with formal parameter declaration list [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 488.734 ; gain = 105.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DMA_block_design_trafficgen_0_0' [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ip/DMA_block_design_trafficgen_0_0/synth/DMA_block_design_trafficgen_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'trafficgen_v1_0' [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0.v:3]
	Parameter NUM_OF_WORDS_WIDTH bound to: 10 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'trafficgen_v1_0_S00_AXI' [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_S00_AXI.v:3]
	Parameter NUM_OF_WORDS_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'trafficgen_v1_0_S00_AXI' (1#1) [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6157] synthesizing module 'trafficgen_v1_0_M00_AXIS' [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:3]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
	Parameter NUM_OF_WORDS_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:99]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:43]
INFO: [Synth 8-6155] done synthesizing module 'trafficgen_v1_0_M00_AXIS' (2#1) [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0_M00_AXIS.v:3]
INFO: [Synth 8-6155] done synthesizing module 'trafficgen_v1_0' (3#1) [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ipshared/fe13/hdl/trafficgen_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DMA_block_design_trafficgen_0_0' (4#1) [c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ip/DMA_block_design_trafficgen_0_0/synth/DMA_block_design_trafficgen_0_0.v:56]
WARNING: [Synth 8-3331] design trafficgen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design trafficgen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design trafficgen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design trafficgen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design trafficgen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design trafficgen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 523.359 ; gain = 140.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 523.359 ; gain = 140.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 523.359 ; gain = 140.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 855.367 ; gain = 3.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 855.367 ; gain = 472.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 855.367 ; gain = 472.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 855.367 ; gain = 472.359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'trafficgen_v1_0_M00_AXIS'
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'trafficgen_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 855.367 ; gain = 472.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module trafficgen_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module trafficgen_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design DMA_block_design_trafficgen_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design DMA_block_design_trafficgen_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design DMA_block_design_trafficgen_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design DMA_block_design_trafficgen_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design DMA_block_design_trafficgen_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design DMA_block_design_trafficgen_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design DMA_block_design_trafficgen_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design DMA_block_design_trafficgen_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design DMA_block_design_trafficgen_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design DMA_block_design_trafficgen_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/trafficgen_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/trafficgen_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/trafficgen_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/trafficgen_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/trafficgen_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/trafficgen_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module DMA_block_design_trafficgen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trafficgen_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module DMA_block_design_trafficgen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trafficgen_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module DMA_block_design_trafficgen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trafficgen_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module DMA_block_design_trafficgen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trafficgen_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module DMA_block_design_trafficgen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trafficgen_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module DMA_block_design_trafficgen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trafficgen_v1_0_M00_AXIS_inst/stream_data_out_reg[31]) is unused and will be removed from module DMA_block_design_trafficgen_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 855.367 ; gain = 472.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 857.645 ; gain = 474.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 857.793 ; gain = 474.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     4|
|3     |LUT2   |     5|
|4     |LUT3   |     8|
|5     |LUT4   |    54|
|6     |LUT5   |    35|
|7     |LUT6   |    18|
|8     |FDRE   |   134|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   268|
|2     |  inst                            |trafficgen_v1_0          |   268|
|3     |    trafficgen_v1_0_M00_AXIS_inst |trafficgen_v1_0_M00_AXIS |    70|
|4     |    trafficgen_v1_0_S00_AXI_inst  |trafficgen_v1_0_S00_AXI  |   198|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 877.680 ; gain = 494.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 877.680 ; gain = 162.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 877.680 ; gain = 494.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 881.031 ; gain = 509.551
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_trafficgen_0_0_synth_1/DMA_block_design_trafficgen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/kg540068/520_final/hardware/bd/DMA_block_design/ip/DMA_block_design_trafficgen_0_0/DMA_block_design_trafficgen_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kg540068/520_final/hardware/DMA_to_DDR/DMA_to_DDR.runs/DMA_block_design_trafficgen_0_0_synth_1/DMA_block_design_trafficgen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DMA_block_design_trafficgen_0_0_utilization_synth.rpt -pb DMA_block_design_trafficgen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 881.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 30 13:58:42 2022...
