Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:15:29 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/UniformILPNew/fir_GM_UniformILPNew_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.860ns (27.284%)  route 2.292ns (72.716%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 5.719 - 4.000 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.170ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.155ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4280, routed)        1.208     2.159    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X122Y437       FDCE                                         r  Delay1No10_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y437       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.239 r  Delay1No10_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.533     2.772    Delay1No10_instance/Q[0]
    SLICE_X127Y437       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     2.862 r  Delay1No10_instance/geqOp_carry_i_16__1/O
                         net (fo=1, routed)           0.009     2.871    Sum7_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X127Y437       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.061 r  Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.087    Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.102 r  Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.128    Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y439       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.180 r  Sum7_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.284     3.464    Delay1No11_instance/CO[0]
    SLICE_X129Y440       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.516 f  Delay1No11_instance/shiftedFracY_d1[49]_i_6__1/O
                         net (fo=33, routed)          0.474     3.990    Delay1No11_instance/eqOp
    SLICE_X126Y437       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.043 r  Delay1No11_instance/shiftedFracY_d1[37]_i_3__1/O
                         net (fo=4, routed)           0.462     4.505    Delay1No11_instance/shiftedFracY_d1[37]_i_3__1_n_0
    SLICE_X129Y437       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.655 r  Delay1No11_instance/shiftedFracY_d1[37]_i_2__1/O
                         net (fo=4, routed)           0.287     4.942    Delay1No11_instance/shiftedFracY_d1_reg[38][8]
    SLICE_X130Y435       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.031 r  Delay1No11_instance/shiftedFracY_d1[9]_i_1__1/O
                         net (fo=2, routed)           0.142     5.173    Delay1No10_instance/Y_reg[26]_0[3]
    SLICE_X132Y437       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.262 r  Delay1No10_instance/shiftedFracY_d1[25]_i_1__1/O
                         net (fo=1, routed)           0.049     5.311    Sum7_2_impl_instance/FPAddSubOp_instance/D[14]
    SLICE_X132Y437       FDRE                                         r  Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4280, routed)        1.059     5.719    Sum7_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X132Y437       FDRE                                         r  Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.359     6.077    
                         clock uncertainty           -0.035     6.042    
    SLICE_X132Y437       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.067    Sum7_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.067    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  0.756    




