Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 20 08:08:20 2023
| Host         : Lucifer-Morning-Star running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Single_Cycle_Top_timing_summary_routed.rpt -pb Single_Cycle_Top_timing_summary_routed.pb -rpx Single_Cycle_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Single_Cycle_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.894      -80.322                     64                   64        0.704        0.000                      0                   64        0.300        0.000                       0                    97  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.550}        3.100           322.581         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.894      -80.322                     64                   64        0.704        0.000                      0                   64        0.300        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           64  Failing Endpoints,  Worst Slack       -1.894ns,  Total Violation      -80.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 3.270ns (72.971%)  route 1.211ns (27.029%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 7.502 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  ALU/ALU_Out0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     8.333    ALU/ALU_Out0_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.667 r  ALU/ALU_Out0_carry__6/O[1]
                         net (fo=4, routed)           0.588     9.255    Register_File/Registers_reg_r2_0_31_24_29/DIC1
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585     7.502    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.323     7.825    
                         clock uncertainty           -0.035     7.789    
    SLICE_X2Y75          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.428     7.361    Register_File/Registers_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 -1.894    

Slack (VIOLATED) :        -1.882ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 3.249ns (72.590%)  route 1.227ns (27.410%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 7.504 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  ALU/ALU_Out0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     8.333    ALU/ALU_Out0_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.646 r  ALU/ALU_Out0_carry__6/O[3]
                         net (fo=6, routed)           0.603     9.249    Register_File/Registers_reg_r2_0_31_30_31/DIA1
    SLICE_X2Y73          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587     7.504    Register_File/Registers_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y73          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.339     7.843    
                         clock uncertainty           -0.035     7.807    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.440     7.367    Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.367    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 -1.882    

Slack (VIOLATED) :        -1.869ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 3.249ns (73.074%)  route 1.197ns (26.926%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 7.504 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  ALU/ALU_Out0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     8.333    ALU/ALU_Out0_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.646 r  ALU/ALU_Out0_carry__6/O[3]
                         net (fo=6, routed)           0.574     9.220    Register_File/Registers_reg_r1_0_31_30_31/DIA1
    SLICE_X2Y76          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587     7.504    Register_File/Registers_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y76          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.323     7.827    
                         clock uncertainty           -0.035     7.791    
    SLICE_X2Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.440     7.351    Register_File/Registers_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                 -1.869    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 3.270ns (73.404%)  route 1.185ns (26.596%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 7.502 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  ALU/ALU_Out0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     8.333    ALU/ALU_Out0_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.667 r  ALU/ALU_Out0_carry__6/O[1]
                         net (fo=4, routed)           0.561     9.228    Register_File/Registers_reg_r1_0_31_24_29/DIC1
    SLICE_X2Y74          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585     7.502    Register_File/Registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y74          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.339     7.841    
                         clock uncertainty           -0.035     7.805    
    SLICE_X2Y74          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.428     7.377    Register_File/Registers_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.803ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 3.156ns (72.027%)  route 1.226ns (27.973%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 7.502 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.544 r  ALU/ALU_Out0_carry__5/O[1]
                         net (fo=4, routed)           0.611     9.155    Register_File/Registers_reg_r2_0_31_24_29/DIA1
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585     7.502    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.323     7.825    
                         clock uncertainty           -0.035     7.789    
    SLICE_X2Y75          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.437     7.352    Register_File/Registers_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 3.042ns (70.716%)  route 1.260ns (29.284%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 7.503 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.430 r  ALU/ALU_Out0_carry__4/O[1]
                         net (fo=4, routed)           0.645     9.075    Register_File/Registers_reg_r2_0_31_18_23/DIB1
    SLICE_X6Y72          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.586     7.503    Register_File/Registers_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y72          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.323     7.826    
                         clock uncertainty           -0.035     7.790    
    SLICE_X6Y72          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     7.383    Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.656ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 3.175ns (72.978%)  route 1.176ns (27.022%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 7.504 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  ALU/ALU_Out0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     8.333    ALU/ALU_Out0_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.572 r  ALU/ALU_Out0_carry__6/O[2]
                         net (fo=4, routed)           0.552     9.124    Register_File/Registers_reg_r2_0_31_30_31/DIA0
    SLICE_X2Y73          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587     7.504    Register_File/Registers_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y73          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.339     7.843    
                         clock uncertainty           -0.035     7.807    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.339     7.468    Register_File/Registers_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 -1.656    

Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 3.061ns (70.897%)  route 1.257ns (29.103%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 7.502 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.449 r  ALU/ALU_Out0_carry__5/O[2]
                         net (fo=4, routed)           0.642     9.091    Register_File/Registers_reg_r1_0_31_24_29/DIB0
    SLICE_X2Y74          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585     7.502    Register_File/Registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y74          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.339     7.841    
                         clock uncertainty           -0.035     7.805    
    SLICE_X2Y74          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.363     7.442    Register_File/Registers_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                 -1.649    

Slack (VIOLATED) :        -1.589ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 3.044ns (71.314%)  route 1.224ns (28.686%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 7.502 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  ALU/ALU_Out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.210    ALU/ALU_Out0_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.432 r  ALU/ALU_Out0_carry__5/O[0]
                         net (fo=4, routed)           0.610     9.042    Register_File/Registers_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585     7.502    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.323     7.825    
                         clock uncertainty           -0.035     7.789    
    SLICE_X2Y75          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336     7.453    Register_File/Registers_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 -1.589    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (clk rise@3.100ns - clk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 3.042ns (72.218%)  route 1.170ns (27.782%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 7.505 - 3.100 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.714     4.774    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.118 r  Register_File/Registers_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.291     6.408    Register_File/RD10[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.328     6.736 r  Register_File/ALU_Out0_carry_i_1/O
                         net (fo=1, routed)           0.324     7.060    ALU/clk
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.640 r  ALU/ALU_Out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.640    ALU/ALU_Out0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  ALU/ALU_Out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.754    ALU/ALU_Out0_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  ALU/ALU_Out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.868    ALU/ALU_Out0_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  ALU/ALU_Out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.982    ALU/ALU_Out0_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  ALU/ALU_Out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    ALU/ALU_Out0_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.430 r  ALU/ALU_Out0_carry__4/O[1]
                         net (fo=4, routed)           0.556     8.986    Register_File/Registers_reg_r1_0_31_18_23/DIB1
    SLICE_X2Y72          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.100     3.100 r  
    N15                                               0.000     3.100 r  clk (IN)
                         net (fo=0)                   0.000     3.100    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.588     7.505    Register_File/Registers_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y72          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.339     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X2Y72          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     7.401    Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 -1.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.496ns (63.928%)  route 0.280ns (36.072%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.596     1.438    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.826 r  Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.190     2.016    ALU/RD10[2]
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.045     2.061 r  ALU/ALU_Out0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    ALU/ALU_Out0_carry_i_5_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.124 r  ALU/ALU_Out0_carry/O[3]
                         net (fo=4, routed)           0.090     2.214    Register_File/Registers_reg_r2_0_31_0_5/DIB1
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     1.955    Register_File/Registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.503     1.451    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.059     1.510    Register_File/Registers_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.496ns (61.433%)  route 0.311ns (38.567%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.431    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.819 r  Register_File/Registers_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.221     2.041    ALU/RD20[26]
    SLICE_X3Y74          LUT3 (Prop_lut3_I0_O)        0.045     2.086 r  ALU/ALU_Out0_carry__5_i_5/O
                         net (fo=1, routed)           0.000     2.086    ALU/ALU_Out0_carry__5_i_5_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.149 r  ALU/ALU_Out0_carry__5/O[3]
                         net (fo=4, routed)           0.090     2.239    Register_File/Registers_reg_r1_0_31_24_29/DIB1
    SLICE_X2Y74          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.859     1.948    Register_File/Registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y74          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.480     1.467    
    SLICE_X2Y74          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.059     1.526    Register_File/Registers_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r1_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.573ns (68.578%)  route 0.263ns (31.422%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.431    Register_File/Registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y74          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.821 r  Register_File/Registers_reg_r1_0_31_24_29/RAMC/O
                         net (fo=1, routed)           0.169     1.990    ALU/RD10[27]
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.113     2.103 r  ALU/ALU_Out0_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.103    ALU/ALU_Out0_carry__6_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.173 r  ALU/ALU_Out0_carry__6/O[0]
                         net (fo=4, routed)           0.094     2.267    Register_File/Registers_reg_r2_0_31_24_29/DIC0
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.859     1.948    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y75          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.480     1.467    
    SLICE_X2Y75          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.082     1.549    Register_File/Registers_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.496ns (61.457%)  route 0.311ns (38.543%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.434    Register_File/Registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y71          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.822 r  Register_File/Registers_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.218     2.041    ALU/RD20[14]
    SLICE_X3Y71          LUT3 (Prop_lut3_I0_O)        0.045     2.086 r  ALU/ALU_Out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.086    ALU/ALU_Out0_carry__2_i_5_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.149 r  ALU/ALU_Out0_carry__2/O[3]
                         net (fo=4, routed)           0.093     2.241    Register_File/Registers_reg_r2_0_31_12_17/DIB1
    SLICE_X2Y71          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.952    Register_File/Registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y71          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.517     1.434    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.059     1.493    Register_File/Registers_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.573ns (67.472%)  route 0.276ns (32.528%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.437    Register_File/Registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.827 r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.142     1.969    ALU/RD20[3]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.113     2.082 r  ALU/ALU_Out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.082    ALU/ALU_Out0_carry__0_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.152 r  ALU/ALU_Out0_carry__0/O[0]
                         net (fo=4, routed)           0.135     2.287    Register_File/Registers_reg_r1_0_31_0_5/DIC0
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.867     1.956    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.503     1.452    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.082     1.534    Register_File/Registers_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.496ns (59.324%)  route 0.340ns (40.676%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.437    Register_File/Registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.825 r  Register_File/Registers_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.197     2.023    ALU/RD20[2]
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.045     2.068 r  ALU/ALU_Out0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.068    ALU/ALU_Out0_carry_i_5_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.131 r  ALU/ALU_Out0_carry/O[3]
                         net (fo=4, routed)           0.143     2.273    Register_File/Registers_reg_r1_0_31_0_5/DIB1
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.867     1.956    Register_File/Registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y67          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.503     1.452    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.059     1.511    Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.573ns (66.538%)  route 0.288ns (33.462%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.434    Register_File/Registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y71          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.824 r  Register_File/Registers_reg_r2_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.142     1.966    ALU/RD20[15]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.113     2.079 r  ALU/ALU_Out0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     2.079    ALU/ALU_Out0_carry__3_i_8_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.149 r  ALU/ALU_Out0_carry__3/O[0]
                         net (fo=4, routed)           0.147     2.296    Register_File/Registers_reg_r1_0_31_12_17/DIC0
    SLICE_X2Y70          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     1.953    Register_File/Registers_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y70          RAMD32                                       r  Register_File/Registers_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.503     1.449    
    SLICE_X2Y70          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.082     1.531    Register_File/Registers_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.545ns (61.717%)  route 0.338ns (38.283%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.437    Register_File/Registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.823 r  Register_File/Registers_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.189     2.012    Register_File/OUT[24]_0[4]
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.045     2.057 r  Register_File/ALU_Out0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.057    ALU/clk_0[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     2.171 r  ALU/ALU_Out0_carry__0/O[2]
                         net (fo=4, routed)           0.149     2.320    Register_File/Registers_reg_r2_0_31_6_11/DIA0
    SLICE_X6Y69          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     1.951    Register_File/Registers_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y69          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.480     1.470    
    SLICE_X6Y69          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.084     1.554    Register_File/Registers_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.573ns (67.101%)  route 0.281ns (32.899%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.434    Register_File/Registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y71          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.824 r  Register_File/Registers_reg_r2_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.142     1.966    ALU/RD20[15]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.113     2.079 r  ALU/ALU_Out0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     2.079    ALU/ALU_Out0_carry__3_i_8_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.149 r  ALU/ALU_Out0_carry__3/O[0]
                         net (fo=4, routed)           0.139     2.288    Register_File/Registers_reg_r2_0_31_12_17/DIC0
    SLICE_X2Y71          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     1.952    Register_File/Registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y71          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.517     1.434    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.082     1.516    Register_File/Registers_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 Register_File/Registers_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Destination:            Register_File/Registers_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.550ns period=3.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.573ns (67.097%)  route 0.281ns (32.903%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.437    Register_File/Registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.827 r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.142     1.969    ALU/RD20[3]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.113     2.082 r  ALU/ALU_Out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.082    ALU/ALU_Out0_carry__0_i_8_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.152 r  ALU/ALU_Out0_carry__0/O[0]
                         net (fo=4, routed)           0.139     2.291    Register_File/Registers_reg_r2_0_31_0_5/DIC0
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     1.955    Register_File/Registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y68          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.517     1.437    
    SLICE_X2Y68          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.082     1.519    Register_File/Registers_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.772    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.550 }
Period(ns):         3.100
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         3.100       0.945      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y67    Register_File/Registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y67    Register_File/Registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y67    Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y67    Register_File/Registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y67    Register_File/Registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y70    Register_File/Registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y70    Register_File/Registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y70    Register_File/Registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y70    Register_File/Registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y70    Register_File/Registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y72    Register_File/Registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y72    Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y72    Register_File/Registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y72    Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y72    Register_File/Registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y72    Register_File/Registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y72    Register_File/Registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y76    Register_File/Registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y76    Register_File/Registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.550       0.300      SLICE_X2Y76    Register_File/Registers_reg_r1_0_31_30_31/RAMB/CLK



