# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 6.4e-05 2048 115 1950 200704 69.8115 28.2747 970.29 835.883 1904.45 1904.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 420 0.000256 4096 150 2170 16896 31.3626 13.9223 175.654 418.25 639.323 639.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 3.2e-05 1024 230 1010 471040 68.4289 26.8206 611.219 835.775 1542.45 1542.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 6.4e-05 2048 110 1040 289792 35.5817 28.2852 686.627 842.623 1593.22 1593.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000256 2048 150 5220 43520 13.312 7.01395 511.029 209.212 740.698 740.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 3.2e-05 2048 190 1000 495616 120.112 56.0497 1275.89 1676.83 3129.07 3129.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 0.001024 1024 480 490 14464 0.800416 0.746592 7.14902 51.3266 60.0934 60.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 3.2e-05 2048 60 1670 389120 162.013 55.8603 1705.53 1671.33 3594.96 3595.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1050 0.000512 1024 230 940 31488 2.29248 1.66688 32.2109 90.6021 126.894 126.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 6.4e-05 4096 190 2640 157696 135.466 55.5991 2194.3 1677.12 4062.65 4062.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 6.4e-05 2048 115 1950 200448 69.9517 28.3283 1117.71 834.623 2050.81 2050.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 420 0.000256 4096 150 2170 16704 31.4528 13.951 198.78 417.667 661.98 662.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 3.2e-05 1024 230 1010 470016 68.6228 26.8677 704.685 834.51 1634.91 1635.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 6.4e-05 2048 110 1040 289728 35.7111 28.3672 783.366 838.327 1685.88 1685.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000256 2048 150 5220 43200 13.3707 7.05002 610.922 208.915 840.387 840.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 3.2e-05 2048 190 1000 495360 120.319 56.1645 1453.98 1674.99 3305.65 3305.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 0.001024 1024 480 490 14400 0.79824 0.743424 8.13216 51.2979 61.0443 61.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 3.2e-05 2048 60 1670 387072 162.367 55.9268 1947.57 1668.94 3835.03 3835.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1050 0.000512 1024 230 940 31392 2.2999 1.66272 37.1793 89.2927 130.556 130.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 6.4e-05 4096 190 2640 156672 136.042 55.6982 2487.19 1675.18 4354.28 4354.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 6.4e-05 2048 115 1950 199680 70.4252 28.4017 1162.32 837.966 2099.31 2099.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 420 0.000256 4096 150 2170 16640 31.2779 13.8666 206.632 415.925 667.836 667.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 3.2e-05 1024 230 1010 476160 68.0964 26.9213 747.499 837.826 1680.56 1680.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 6.4e-05 2048 110 1040 289600 35.6151 28.3728 816.58 838.006 1718.68 1718.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000256 2048 150 5220 42880 13.281 6.98163 635.179 208.042 863.611 863.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 3.2e-05 2048 190 1000 496640 119.73 56.2668 1528.54 1675.45 3380.18 3380.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 0.001024 1024 480 490 14240 0.79808 0.742464 8.41773 51.198 61.2279 61.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 3.2e-05 2048 60 1670 389120 162.708 56.2209 2050.16 1675.53 3944.83 3945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1050 0.000512 1024 230 940 31360 2.28208 1.64493 38.9427 88.6106 131.599 131.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 6.4e-05 4096 190 2640 157440 135.464 55.7036 2615.32 1675.77 4482.42 4482.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 6.4e-05 2048 115 1950 199680 69.5644 28.1623 1085.63 833.206 2016.76 2016.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 420 0.000256 4096 150 2170 16128 31.333 13.8795 187.158 417.047 649.547 649.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 3.2e-05 1024 230 1010 466944 68.566 26.7203 681.024 833.061 1609.58 1609.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 6.4e-05 2048 110 1040 289536 35.5432 28.2829 762.093 838.378 1664.4 1664.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000256 2048 150 5220 43008 13.2868 6.99578 591.552 208.606 820.57 820.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 3.2e-05 2048 190 1000 494592 119.753 56.0751 1419.46 1674.2 3269.68 3269.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 0.001024 1024 480 490 14400 0.796416 0.749152 7.9304 51.2846 60.833 60.9085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 3.2e-05 2048 60 1670 387072 161.364 55.6564 1899.3 1665.99 3782.53 3782.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1050 0.000512 1024 230 940 31488 2.28656 1.66522 36.5548 88.8989 129.525 129.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 6.4e-05 4096 190 2640 156672 135.284 55.5757 2420.63 1674.4 4286.06 4286.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 6.4e-05 2048 115 1950 198400 70.281 28.2588 1091 832.652 2022.39 2022.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 0.000256 4096 150 2170 16800 31.5039 13.9312 197.444 416.789 659.797 659.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 3.2e-05 1024 230 1010 467200 68.8026 26.8183 688.11 832.491 1616.44 1616.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 6.4e-05 2048 110 1040 289600 35.7712 28.4325 772.34 838.069 1674.72 1674.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000256 2048 150 5220 43200 13.3478 7.08698 603.724 209.145 833.44 833.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 3.2e-05 2048 190 1000 496000 119.979 56.169 1441.06 1673.46 3290.86 3291.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 0.001024 1024 480 490 14400 0.80016 0.747072 7.95181 53.9092 63.4787 63.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 3.2e-05 2048 60 1670 384000 162.484 55.8102 1909.24 1664.87 3792.63 3792.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1050 0.000512 1024 230 940 31200 2.30077 1.66006 36.5675 91.6951 132.344 132.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 6.4e-05 4096 190 2640 156800 135.916 55.7493 2448.09 1673.7 4313.63 4313.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 6.4e-05 2048 115 1950 200704 70.0073 28.3748 1132.56 837.459 2068.61 2068.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 420 0.000256 4096 150 2170 17024 31.4042 13.9497 205.321 419.24 670.046 670.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 3.2e-05 1024 230 1010 473088 68.3813 26.9739 719.153 837.439 1652.17 1652.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 6.4e-05 2048 110 1040 289408 35.5934 28.3248 791.509 838.785 1694.32 1694.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000256 2048 150 5220 43008 13.41 7.05882 614.443 209.698 844.745 844.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 3.2e-05 2048 190 1000 494592 119.932 56.0415 1471.75 1674.54 3322.46 3322.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 0.001024 1024 480 490 14112 0.793632 0.741376 8.17178 50.0814 59.8604 59.9368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 3.2e-05 2048 60 1670 387072 162.735 56.0028 1969.26 1674.53 3862.75 3862.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1050 0.000512 1024 230 940 30912 2.28109 1.64464 37.4937 86.145 127.683 127.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 6.4e-05 4096 190 2640 155904 135.817 55.6563 2488.49 1674.83 4354.96 4355.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 6.4e-05 2048 115 1950 199680 70.3701 28.3319 1131.56 835.234 2065.69 2065.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 0.000256 4096 150 2170 16320 31.5371 13.9522 197.373 418.158 661.148 661.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 3.2e-05 1024 230 1010 468480 69.0165 26.8685 714.152 835.04 1645.29 1645.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 6.4e-05 2048 110 1040 289440 35.6902 28.3218 794.653 837.841 1696.61 1696.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000256 2048 150 5220 43200 13.3805 7.05309 620.767 209.159 850.492 850.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 3.2e-05 2048 190 1000 491520 120.288 56.119 1473.24 1669.87 3319.72 3319.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 0.001024 1024 480 490 14160 0.792672 0.739328 8.26646 50.0036 59.8734 59.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 3.2e-05 2048 60 1670 384000 163.186 56.0475 1966.3 1670.06 3855.81 3855.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1050 0.000512 1024 230 940 31200 2.30973 1.6616 37.997 89.302 131.388 131.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 6.4e-05 4096 190 2640 155520 135.842 55.6139 2505.72 1670.44 4367.77 4367.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 6.4e-05 2048 115 1950 200704 69.8028 28.3924 1101.53 835.844 2035.77 2035.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 420 0.000256 4096 150 2170 16384 31.4527 13.9266 192.544 418.496 656.549 656.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 3.2e-05 1024 230 1010 466944 69.0005 26.8251 687.955 835.64 1619.65 1619.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 6.4e-05 2048 110 1040 289792 35.5807 28.3 772.001 838.62 1674.61 1674.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000256 2048 150 5220 43008 13.3757 7.02669 597.974 209.328 827.835 827.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 3.2e-05 2048 190 1000 491520 120.293 55.8751 1423 1671.21 3270.56 3270.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 0.001024 1024 480 490 14080 0.790976 0.741728 7.89718 50.0101 59.5166 59.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 3.2e-05 2048 60 1670 385024 162.855 55.9468 1908.08 1671.18 3798.29 3798.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1050 0.000512 1024 230 940 31232 2.30406 1.67123 36.8467 90.3658 131.309 131.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 6.4e-05 4096 190 2640 155648 135.478 55.5381 2424.42 1671.43 4287.04 4287.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 6.4e-05 2048 115 1950 196608 69.2392 27.9241 1085.76 824.541 2007.68 2007.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 420 0.000256 4096 150 2170 15360 31.2335 13.7871 181.837 413.1 640.087 640.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 3.2e-05 1024 230 1010 454656 69.1105 26.4343 674.232 824.269 1594.27 1594.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 6.4e-05 2048 110 1040 288768 35.5811 28.3754 773.477 836.964 1674.51 1674.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000256 2048 150 5220 41472 13.3069 7.00787 582.732 206.628 809.806 809.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 3.2e-05 2048 190 1000 491520 119.195 55.7337 1433.29 1664.9 3273.33 3273.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 0.001024 1024 480 490 14208 0.792576 0.742944 8.10218 50.0799 59.7907 59.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 3.2e-05 2048 60 1670 380928 160.433 55.064 1901.22 1651.86 3768.81 3768.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1050 0.000512 1024 230 940 30720 2.27955 1.64454 36.4251 70.2885 110.754 110.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 6.4e-05 4096 190 2640 153600 135.624 55.3551 2416.61 1667.24 4274.99 4275.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 6.4e-05 2048 115 1950 192000 70.6013 28.1112 1132.87 824.551 2056.33 2056.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 420 0.000256 4096 150 2170 16000 31.3293 13.8115 201.596 413.141 660.008 660.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 3.2e-05 1024 230 1010 460800 68.4089 26.497 732.699 824.276 1652.1 1652.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 6.4e-05 2048 110 1040 288800 35.7257 28.5143 823.471 837.463 1725.28 1725.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000256 2048 150 5220 41600 13.3459 6.9487 626.042 206.654 853.12 853.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 3.2e-05 2048 190 1000 492800 119.048 55.8377 1529.71 1666.26 3371.05 3371.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 0.001024 1024 480 490 14000 0.796672 0.742976 8.63658 50.0898 60.3372 60.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 3.2e-05 2048 60 1670 371200 164.011 55.1765 1968.94 1652.71 3841.06 3841.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1050 0.000512 1024 230 940 30400 2.29376 1.6393 38.8295 86.6005 129.481 129.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 6.4e-05 4096 190 2640 153600 136.202 55.5273 2565.37 1669.26 4426.52 4426.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 6.4e-05 2048 115 1950 196608 70.7634 28.2746 1359.44 836.297 2294.98 2295.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 420 0.000256 4096 150 2170 16384 31.5022 13.9398 240.658 419.291 705.522 705.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 3.2e-05 1024 230 1010 458752 70.2391 26.8313 852.34 835.947 1785.57 1785.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 6.4e-05 2048 110 1040 288768 35.4714 28.3156 970.08 836.312 1870.29 1870.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000256 2048 150 5220 43008 13.4192 7.0289 751.871 209.698 982.147 982.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 3.2e-05 2048 190 1000 491520 120.106 56.1111 1790.9 1671.7 3639.02 3639.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 0.001024 1024 480 490 13824 0.788832 0.738944 9.86182 49.8446 61.3089 61.3866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 3.2e-05 2048 60 1670 376832 165.899 55.8572 2345.53 1671.72 4239.23 4239.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1050 0.000512 1024 230 940 29696 2.2728 1.61638 44.4185 88.955 137.384 137.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 6.4e-05 4096 190 2640 155648 135.477 55.5534 3044.68 1672.4 4908.29 4908.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 540 6.4e-05 2048 115 1950 200704 70.0838 28.3423 956.351 845.889 1900.87 1901.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 420 0.000256 4096 150 2175 17408 31.4653 13.9505 337.443 423.127 806.124 806.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 930 3.2e-05 1024 230 1005 473088 68.6187 26.8801 604.349 845.918 1545.99 1546.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1150 6.4e-05 2048 110 1035 289664 35.7396 28.3358 1293.94 846.208 2204.34 2204.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000256 2048 150 5220 43776 13.33 7.06838 531.52 211.653 763.705 763.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 910 3.2e-05 2048 190 1005 493568 121.304 56.0582 2425.52 1691.58 4294.66 4294.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1310 0.001024 1024 480 495 14400 0.795584 0.749568 14.0381 51.5067 67.162 67.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 3.2e-05 2048 60 1680 389120 162.762 56.0026 1689.28 1691.49 3599.76 3599.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1050 0.000512 1024 230 945 31616 2.29002 1.66186 31.8342 88.2387 124.125 124.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 590 6.4e-05 4096 190 2640 158208 135.402 55.5873 3527.77 1691.52 5410.45 5410.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 6.4e-05 2048 115 1950 200960 70.3112 28.4036 968.948 837.989 1905.84 1905.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 420 0.000256 4096 150 2175 17280 31.5288 13.9801 178.936 419.215 643.79 643.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 3.2e-05 1024 230 1005 473600 68.6062 26.9448 611.27 837.913 1544.95 1545.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1150 6.4e-05 2048 110 1035 289440 35.8046 28.4174 809.993 837.988 1712.31 1712.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000256 2048 150 5220 43840 13.3939 7.05331 537.448 209.688 767.713 767.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 910 3.2e-05 2048 190 1005 492800 121.599 56.234 2261 1675.6 4114.62 4114.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1310 0.001024 1024 480 495 14400 0.796672 0.741632 14.927 51.2531 67.7912 67.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 3.2e-05 2048 60 1680 389120 163.042 56.1534 1705.17 1680.07 3604.66 3604.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1050 0.000512 1024 230 945 31520 2.29562 1.65872 31.9711 90.151 126.179 126.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 6.4e-05 4096 190 2640 158080 135.841 55.7121 2170.77 1675.7 4038.19 4038.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 6.4e-05 2048 115 1950 199680 70.3885 28.3201 957.24 836.492 1892.65 1892.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 420 0.000256 4096 150 2175 17280 31.3948 13.9484 177.814 418.507 641.802 641.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 3.2e-05 1024 230 1005 470016 69.0644 26.8924 603.667 836.426 1536.28 1536.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 6.4e-05 2048 110 1035 289536 35.6679 28.4279 671.198 843 1579.02 1579.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000256 2048 150 5220 43776 13.3186 7.04957 532.289 209.336 762.132 762.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 3.2e-05 2048 190 1005 491520 121.171 56.0136 1248.86 1676.93 3103.18 3103.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 0.001024 1024 480 495 14304 0.793568 0.74752 6.97123 51.1955 59.7814 59.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 3.2e-05 2048 60 1680 387072 163.113 55.9754 1687.56 1672.58 3579.45 3579.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1050 0.000512 1024 230 945 31680 2.29853 1.66518 32.2214 89.8386 126.143 126.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 6.4e-05 4096 190 2640 157440 135.545 55.6459 2162.73 1672.69 4026.78 4026.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 6.4e-05 2048 115 1950 200704 70.2496 28.3411 986.018 837.039 1921.85 1922.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 420 0.000256 4096 150 2175 17024 31.5273 13.9727 180.389 418.802 644.818 644.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 3.2e-05 1024 230 1005 469504 69.272 26.9232 618.373 836.924 1551.71 1551.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 6.4e-05 2048 110 1035 289408 35.7446 28.3444 689.552 838.787 1592.53 1592.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000256 2048 150 5220 43456 13.3947 7.05731 542.188 209.482 772.249 772.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 3.2e-05 2048 190 1005 491008 121.273 56.0167 1287.02 1673.65 3138.14 3138.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 0.001024 1024 480 495 14336 0.796704 0.742176 7.23984 51.2041 60.0572 60.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 3.2e-05 2048 60 1680 387072 163.409 56.1263 1732.37 1673.77 3625.9 3626.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1050 0.000512 1024 230 945 31584 2.30365 1.66502 32.8543 87.7309 124.668 124.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 6.4e-05 4096 190 2640 157696 135.894 55.7138 2212.01 1673.91 4077.7 4077.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 6.4e-05 2048 115 1950 198656 70.3698 28.3769 994.959 835.756 1929.67 1929.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 420 0.000256 4096 150 2175 16896 31.3594 13.9276 182.422 418.2 646.042 646.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 3.2e-05 1024 230 1005 471040 68.4194 26.8311 630.214 835.648 1561.34 1561.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 6.4e-05 2048 110 1035 289536 35.5764 28.304 708.402 838.495 1610.89 1610.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000256 2048 150 5220 43520 13.308 7.0873 529.091 209.178 758.798 758.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 3.2e-05 2048 190 1005 493568 120.661 56.0128 1322.38 1676.68 3175.95 3176.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 0.001024 1024 480 495 14336 0.799488 0.745472 7.3521 51.3246 60.292 60.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 3.2e-05 2048 60 1680 385024 163.112 56.0748 1754.86 1671.28 3645.55 3645.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1050 0.000512 1024 230 945 31488 2.29216 1.67008 33.5801 89.6079 127.273 127.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 6.4e-05 4096 190 2640 157696 135.363 55.5889 2258.93 1677.08 4127.13 4127.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 6.4e-05 2048 115 1950 198144 70.5979 28.4042 1128.45 834.639 2062.29 2062.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 420 0.000256 4096 150 2175 16704 31.4251 13.9439 203.307 417.668 666.473 666.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 3.2e-05 1024 230 1005 470016 68.5571 26.8698 717.058 834.514 1647.22 1647.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 6.4e-05 2048 110 1035 289152 35.7108 28.3546 795.514 837.79 1697.47 1697.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000256 2048 150 5220 43200 13.353 7.10246 624.005 208.914 853.508 853.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 3.2e-05 2048 190 1005 493056 120.762 56.0842 1488.33 1675.02 3340.39 3340.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 0.001024 1024 480 495 14400 0.800288 0.74576 8.39194 51.2993 61.3108 61.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 3.2e-05 2048 60 1680 387072 162.223 55.9861 1997.01 1682.63 3898.11 3898.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1050 0.000512 1024 230 945 31392 2.29962 1.66061 38.5738 89.1678 131.821 131.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 6.4e-05 4096 190 2640 157824 135.665 55.6956 2544.49 1686.54 4422.57 4422.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 6.4e-05 2048 115 1950 199680 70.4424 28.3289 1111.79 838.559 2049.31 2049.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 420 0.000256 4096 150 2175 16640 31.2692 13.8588 198.5 416.354 660.113 660.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 3.2e-05 1024 230 1005 471040 68.9065 26.9168 702.142 838.422 1636.6 1636.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 6.4e-05 2048 110 1035 289280 35.6038 28.3259 777.176 838.626 1679.83 1679.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000256 2048 150 5220 42880 13.2753 6.97862 604.374 208.191 832.948 833.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 3.2e-05 2048 190 1005 491520 120.818 56.1152 1445.85 1676.74 3299.71 3299.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 0.001024 1024 480 495 14240 0.79648 0.743072 8.08614 51.2123 60.9093 60.9828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 3.2e-05 2048 60 1680 389120 162.515 56.0415 1960.68 1676.76 3856.22 3856.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1050 0.000512 1024 230 945 31360 2.28486 1.64864 37.7347 86.56 128.345 128.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 6.4e-05 4096 190 2640 157440 135.435 55.6768 2474.91 1676.92 4343.1 4343.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 6.4e-05 2048 115 1950 196608 70.3276 28.1633 1165.05 833.1 2096.84 2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 420 0.000256 4096 150 2175 16896 31.2288 13.8848 213.596 416.991 675.824 675.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 3.2e-05 1024 230 1005 466944 68.4368 26.7212 742.286 832.959 1670.62 1670.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 6.4e-05 2048 110 1035 289152 35.4955 28.3054 827.402 838.918 1730.22 1730.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000256 2048 150 5220 43008 13.2739 6.98995 644.632 208.577 873.6 873.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 3.2e-05 2048 190 1005 491520 120.328 56.0857 1541.45 1674 3392.05 3392.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 0.001024 1024 480 495 14208 0.797376 0.745152 8.71578 51.2801 61.6084 61.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 3.2e-05 2048 60 1680 380928 162.821 55.7588 2043.78 1665.78 3928.37 3928.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1050 0.000512 1024 230 945 31488 2.28208 1.66246 40.4237 89.4744 133.961 134.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 6.4e-05 4096 190 2640 156672 135.198 55.5909 2624.29 1674.31 4489.56 4489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 6.4e-05 2048 115 1950 198400 70.25 28.3668 1164.83 833.639 2097.28 2097.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 420 0.000256 4096 150 2175 16800 31.4687 13.9305 210.556 417.288 673.376 673.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 3.2e-05 1024 230 1005 467200 68.7674 26.8268 736.774 833.493 1666.08 1666.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 6.4e-05 2048 110 1035 289600 35.7327 28.3668 822.507 839.061 1725.77 1725.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000256 2048 150 5220 43200 13.3466 7.02848 643.129 208.723 872.357 872.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 3.2e-05 2048 190 1005 492800 120.62 56.0779 1533.87 1677.21 3387.98 3388.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 0.001024 1024 480 495 14200 0.800864 0.747456 8.7095 51.3026 61.6308 61.7073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 3.2e-05 2048 60 1680 384000 162.186 56.0459 2046.15 1666.88 3931.5 3931.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1050 0.000512 1024 230 945 31200 2.30323 1.65888 39.7856 84.2886 128.154 128.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 6.4e-05 4096 190 2640 156800 135.866 55.7363 2608.66 1678.07 4478.49 4478.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 6.4e-05 2048 115 1950 200704 69.9864 28.3522 1188.45 836.679 2123.67 2123.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 420 0.000256 4096 150 2175 17024 31.4084 13.959 216.088 418.857 680.44 680.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 3.2e-05 1024 230 1005 465920 69.3853 26.8964 740.327 836.526 1673.35 1673.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 6.4e-05 2048 110 1035 289408 35.578 28.5555 828.62 837.937 1730.79 1730.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000256 2048 150 5220 43008 13.4118 7.04707 646.149 209.511 876.256 876.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 3.2e-05 2048 190 1005 491008 120.66 55.9926 1542.43 1673.84 3393.12 3393.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 0.001024 1024 480 495 14112 0.79264 0.742752 8.57152 50.0591 60.2405 60.3159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 3.2e-05 2048 60 1680 387072 162.642 56.0415 2081.12 1689.39 3989.42 3989.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1050 0.000512 1024 230 945 30912 2.27933 1.64141 39.7725 87.71 131.521 131.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 6.4e-05 4096 190 2640 157696 135.351 55.6626 2645.57 1689.4 4526.21 4526.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 6.4e-05 2048 115 1950 199680 70.1631 28.3731 1162.37 834.597 2095.71 2095.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 420 0.000256 4096 150 2175 16320 31.5238 13.9478 204.538 417.834 667.974 668.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 3.2e-05 1024 230 1005 468480 68.9597 26.872 730.761 834.41 1661.22 1661.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 6.4e-05 2048 110 1035 288960 35.7017 28.3382 814.585 837.267 1716 1716.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000256 2048 150 5220 43200 13.3645 7.02493 639.278 209.005 868.802 868.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 3.2e-05 2048 190 1005 487680 121.223 55.9316 1505.92 1669.84 3353.1 3353.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 0.001024 1024 480 495 14160 0.792576 0.741376 8.52003 49.9805 60.11 60.1866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 3.2e-05 2048 60 1680 384000 163.124 55.9863 2031.61 1687.25 3938.19 3938.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1050 0.000512 1024 230 945 31200 2.30442 1.66237 39.3494 89.2216 132.656 132.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 6.4e-05 4096 190 2640 155520 135.762 55.6204 2576.25 1671.15 4438.96 4439.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 6.4e-05 2048 115 1950 196608 70.7532 28.3058 1096.7 836.036 2032.01 2032.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 420 0.000256 4096 150 2175 16384 31.4224 13.9264 196.29 418.656 660.428 660.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 3.2e-05 1024 230 1005 466944 68.8972 26.9049 696.975 835.844 1628.85 1629.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 6.4e-05 2048 110 1035 289280 35.6024 28.4538 779.953 838.845 1682.97 1683.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000256 2048 150 5220 43008 13.3762 7.0217 609.4 209.38 839.315 839.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 3.2e-05 2048 190 1005 491520 120.218 55.8721 1454.85 1672.79 3303.93 3304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 0.001024 1024 480 495 14080 0.794368 0.74752 8.1009 50.019 59.7349 59.8114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 3.2e-05 2048 60 1680 385024 162.797 55.9083 1950.98 1671.49 3841.41 3841.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1050 0.000512 1024 230 945 31232 2.30176 1.67526 37.8283 89.376 131.302 131.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 6.4e-05 4096 190 2640 155648 135.449 55.5391 2469.41 1671.94 4332.5 4332.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 540 6.4e-05 2048 115 1950 190464 70.7654 28.0822 1239.12 824.634 2162.81 2162.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 420 0.000256 4096 150 2175 15360 31.2495 13.7869 213.637 413.228 672.036 672.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 3.2e-05 1024 230 1005 454656 69.0504 26.9783 793.128 824.334 1713.72 1713.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 6.4e-05 2048 110 1035 288768 35.593 28.2769 908.998 837.048 1810.03 1810.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000256 2048 150 5220 41472 13.299 6.94067 683.347 206.65 910.371 910.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 3.2e-05 2048 190 1005 485376 120.674 55.6748 1667.18 1666.91 3510.64 3510.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 0.001024 1024 480 495 13824 0.792576 0.74752 9.51494 50.0853 61.2128 61.2884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 3.2e-05 2048 60 1680 368640 164.514 55.0048 2166 1652.87 4038.63 4038.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1050 0.000512 1024 230 945 30720 2.28074 1.64659 43.492 86.596 134.136 134.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 6.4e-05 4096 190 2640 153600 135.573 55.3631 2816.72 1667.89 4675.72 4675.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 6.4e-05 2048 115 1950 192000 70.5632 28.0186 1251.36 825.12 2175.26 2175.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 420 0.000256 4096 150 2175 16000 31.3111 13.8138 223.418 413.42 682.092 682.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 3.2e-05 1024 230 1005 460800 68.3658 26.5103 805.71 824.834 1725.64 1725.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 6.4e-05 2048 110 1035 288800 35.6975 28.3885 909.129 838.102 1811.42 1811.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000256 2048 150 5220 41600 13.3299 6.94384 689.187 206.801 916.392 916.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 3.2e-05 2048 190 1005 486400 120.861 55.7916 1674.85 1666.77 3518.47 3518.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 0.001024 1024 480 495 14000 0.79504 0.744064 9.85283 50.1083 61.5718 61.6475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 3.2e-05 2048 60 1680 371200 163.875 55.2185 2184.5 1649.54 4053.35 4053.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1050 0.000512 1024 230 945 30400 2.29491 1.64282 43.1125 82.428 129.594 129.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 6.4e-05 4096 190 2640 153600 136.149 55.536 2832.35 1667.22 4691.43 4691.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 6.4e-05 2048 115 1950 196608 70.7595 28.2933 1172.52 835.685 2107.46 2107.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 420 0.000256 4096 150 2175 16384 31.5071 13.9328 208.752 419.105 673.426 673.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 3.2e-05 1024 230 1005 458752 70.2702 26.8335 730.75 835.32 1663.39 1663.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 6.4e-05 2048 110 1035 287744 35.531 28.3241 830.369 836.557 1730.88 1730.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000256 2048 150 5220 43008 13.4027 7.12765 648.983 209.543 879.188 879.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 3.2e-05 2048 190 1005 491520 120.156 55.8825 1551.01 1670.5 3397.74 3397.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 0.001024 1024 480 495 13824 0.789504 0.737056 8.68563 49.8245 60.1109 60.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 3.2e-05 2048 60 1680 376832 165.881 56.045 2031.8 1670.61 3924.56 3924.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1050 0.000512 1024 230 945 29696 2.26742 1.61402 38.6018 86.8152 129.415 129.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 6.4e-05 4096 190 2640 155648 135.477 55.55 2628.15 1683.72 4503.06 4503.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 540 6.4e-05 2048 115 1960 200704 70.1401 28.3587 908.477 838.538 1845.72 1845.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 420 0.000256 4096 150 2180 16384 31.5812 13.951 272.446 419.457 737.575 737.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 930 3.2e-05 1024 230 1020 475136 68.174 26.8841 581.484 838.546 1515.31 1515.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1150 6.4e-05 2048 110 1040 289792 35.7022 28.326 1277.58 838.877 2180.59 2180.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000256 2048 150 5220 43776 13.3338 7.04362 504.857 209.817 735.187 735.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 910 3.2e-05 2048 190 1000 493568 120.923 56.0415 2238.89 1676.92 4092.98 4093.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1310 0.001024 1024 480 500 14400 0.794624 0.745472 13.2036 51.2831 66.0995 66.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 3.2e-05 2048 60 1680 391168 161.979 55.9696 1605.65 1676.75 3500.58 3500.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1050 0.000512 1024 230 940 31360 2.28899 1.66912 29.8729 85.779 119.716 119.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 6.4e-05 4096 190 2640 157696 135.266 55.5979 2040.89 1676.83 3908.75 3908.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 6.4e-05 2048 115 1960 200960 70.2553 28.3774 1023.15 837.972 1959.96 1960.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 420 0.000256 4096 150 2180 16320 31.6912 13.9715 178.488 419.208 643.493 643.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 3.2e-05 1024 230 1020 476160 68.2332 26.9804 656.424 837.908 1589.76 1589.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1150 6.4e-05 2048 110 1040 289600 35.787 28.3643 852.172 837.986 1754.42 1754.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000256 2048 150 5220 43840 13.3738 7.09021 565.483 209.683 795.763 795.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 910 3.2e-05 2048 190 1000 492800 121.142 56.1713 1336.94 1675.58 3190.01 3190.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 0.001024 1024 480 500 14320 0.796672 0.743296 7.48941 51.2534 60.3545 60.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 3.2e-05 2048 60 1680 389120 163.053 56.0768 1797.79 1675.92 3693.07 3693.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1050 0.000512 1024 230 940 31200 2.29981 1.68138 33.6708 89.8301 127.579 127.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 6.4e-05 4096 190 2640 157440 135.836 55.7122 2278.24 1693.33 4163.3 4163.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 6.4e-05 2048 115 1960 199680 70.3051 28.3508 948.002 837.2 1884.06 1884.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 420 0.000256 4096 150 2180 16128 31.5728 13.9556 164.397 418.857 628.916 629.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 3.2e-05 1024 230 1020 473088 68.4272 26.9008 608.576 837.126 1541.25 1541.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 6.4e-05 2048 110 1040 289728 35.6502 28.3259 668.621 838.741 1571.44 1571.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000256 2048 150 5220 43776 13.3156 7.03693 526.635 210.191 757.313 757.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 3.2e-05 2048 190 1000 491520 121.083 56.0721 1233.04 1674.02 3084.41 3084.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 0.001024 1024 480 500 14304 0.794976 0.7416 6.88675 51.2159 59.714 59.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 3.2e-05 2048 60 1680 390144 161.978 56.0695 1676.43 1674.13 3568.83 3569.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1050 0.000512 1024 230 940 31296 2.29782 1.67203 31.5248 87.6824 123.294 123.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 6.4e-05 4096 190 2640 156672 135.563 55.6462 2108.68 1687.95 3988.01 3988.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 6.4e-05 2048 115 1960 200704 70.1684 28.3705 966.134 844.71 1909.59 1909.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 420 0.000256 4096 150 2180 16128 31.6685 13.9622 167.584 422.569 635.918 636.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 3.2e-05 1024 230 1020 473088 68.5248 26.9293 616.763 844.465 1556.91 1557.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 6.4e-05 2048 110 1040 289632 35.7128 28.3431 683.102 845.768 1593.03 1593.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000256 2048 150 5220 43456 13.392 7.04512 529.113 211.368 761.055 761.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 3.2e-05 2048 190 1000 491008 121.243 56.0508 1259.59 1689.44 3126.52 3126.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 0.001024 1024 480 500 14224 0.797344 0.7456 7.15443 51.4287 60.1978 60.2745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 3.2e-05 2048 60 1680 387072 163.2 56.0225 1687.37 1691.95 3598.78 3598.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1050 0.000512 1024 230 940 31360 2.30931 1.66765 32.5234 88.1078 124.727 124.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 6.4e-05 4096 190 2640 156800 135.874 55.7126 2148.98 1692.64 4033.37 4033.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 6.4e-05 2048 115 1960 198656 70.3354 28.3813 966.037 835.18 1900.13 1900.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 420 0.000256 4096 150 2180 15872 31.5672 13.9211 166.667 417.905 630.186 630.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 3.2e-05 1024 230 1020 471040 68.3465 26.8227 616.043 835.067 1546.5 1546.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 6.4e-05 2048 110 1040 289536 35.6085 28.3709 689.689 838.216 1591.99 1592.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000256 2048 150 5220 43520 13.2949 7.03978 510.308 209.036 739.813 739.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 3.2e-05 2048 190 1000 493568 120.467 56.1506 1282.37 1675.43 3134.6 3134.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 0.001024 1024 480 500 14336 0.800416 0.749408 7.17597 51.3026 60.1023 60.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 3.2e-05 2048 60 1680 389120 161.996 55.8509 1717.45 1669.99 3605.5 3605.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1050 0.000512 1024 230 940 31232 2.30016 1.67248 32.4494 87.2616 123.804 123.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 6.4e-05 4096 190 2640 157696 135.304 55.5938 2187.03 1675.81 4053.9 4054.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 6.4e-05 2048 115 1960 198144 70.5315 28.5241 1187.86 835.308 2122.43 2122.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 420 0.000256 4096 150 2180 16128 31.5282 13.9432 206.583 418.101 670.287 670.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 3.2e-05 1024 230 1020 470016 68.5355 26.8638 763.619 835.238 1694.47 1694.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 6.4e-05 2048 110 1040 289440 35.6696 28.3402 840.981 838.518 1743.61 1743.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000256 2048 150 5220 43200 13.3442 7.14365 653.719 209.085 883.42 883.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 3.2e-05 2048 190 1000 493056 120.655 56.1347 1559.3 1678.51 3414.8 3414.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 0.001024 1024 480 500 14256 0.800768 0.746016 8.85254 51.3196 61.7931 61.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 3.2e-05 2048 60 1680 387072 162.039 55.9434 2091.47 1673.49 3983.18 3983.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1050 0.000512 1024 230 940 31104 2.30221 1.66707 40.373 87.8185 132.28 132.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 6.4e-05 4096 190 2640 156672 135.899 55.7125 2640.98 1678.85 4511.61 4511.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 6.4e-05 2048 115 1960 193536 70.5924 28.0672 807.85 829.216 1735.92 1736.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 420 0.000256 4096 150 2180 14976 31.4876 13.8391 133.871 415.393 594.718 594.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 3.2e-05 1024 230 1020 460800 68.6944 26.581 520.687 828.997 1445.17 1445.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 6.4e-05 2048 110 1040 289152 35.5629 28.4166 583.647 838.432 1486.17 1486.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000256 2048 150 5220 42624 13.2454 7.0001 450.163 207.706 678.245 678.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 3.2e-05 2048 190 1000 488448 120.672 55.937 1071.35 1670.14 2918.3 2918.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 0.001024 1024 480 500 14112 0.794944 0.742368 6.34317 51.2197 59.1709 59.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 3.2e-05 2048 60 1680 377856 162.512 55.4808 1417.63 1657.79 3293.64 3293.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1050 0.000512 1024 230 940 30528 2.29427 1.64525 27.8247 83.3164 115.2 115.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 6.4e-05 4096 190 2640 154368 135.77 55.5713 1806.86 1670.6 3668.97 3669.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 6.4e-05 2048 115 1960 199680 70.4034 28.332 1151.76 838.661 2089.35 2089.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 0.000256 4096 150 2180 15360 31.5136 13.8648 189.731 416.276 651.511 651.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 3.2e-05 1024 230 1020 476160 68.0531 26.9173 744.471 838.534 1678.19 1678.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 6.4e-05 2048 110 1040 289600 35.5759 28.3201 811.394 839.398 1714.79 1714.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000256 2048 150 5220 42880 13.2761 6.97971 627.6 208.224 856.207 856.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 3.2e-05 2048 190 1000 491520 120.809 56.0388 1500.23 1676.97 3354.23 3354.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 0.001024 1024 480 500 14240 0.794624 0.743648 8.5329 51.2155 61.36 61.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 3.2e-05 2048 60 1680 389120 162.429 56.1459 2034.37 1677.13 3930.29 3930.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1050 0.000512 1024 230 940 31040 2.28806 1.64659 38.8281 89.2455 132.123 132.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 6.4e-05 4096 190 2640 157440 135.388 55.6749 2577.87 1677.29 4446.38 4446.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 6.4e-05 2048 115 1960 199680 70.3145 28.3427 805.901 838.808 1743.56 1743.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 420 0.000256 4096 150 2180 14080 31.4524 13.786 122.42 413.241 581.028 581.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 3.2e-05 1024 230 1020 471040 68.7344 26.8882 514.676 838.569 1449.09 1449.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 6.4e-05 2048 110 1040 289280 35.5268 28.2998 565.153 838.788 1467.87 1467.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000256 2048 150 5220 42240 13.1707 6.93008 432.425 206.7 659.357 659.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 3.2e-05 2048 190 1000 491520 120.546 55.9904 1045.17 1676.91 2898.8 2898.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 0.001024 1024 480 500 14080 0.792576 0.737568 5.96838 50.0569 57.6276 57.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 3.2e-05 2048 60 1680 389120 162.046 55.9783 1415.34 1688.85 3322.43 3322.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1050 0.000512 1024 230 940 30720 2.27354 1.64045 27.1623 89.9776 121.168 121.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 6.4e-05 4096 190 2640 156160 135.602 55.5843 1778.49 1677.42 3647.27 3647.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 6.4e-05 2048 115 1960 196608 70.3388 28.1607 1063.34 832.344 1994.39 1994.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 420 0.000256 4096 150 2180 15360 31.5129 13.8765 178.677 416.616 640.819 640.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 3.2e-05 1024 230 1020 466944 68.476 26.7678 683.374 832.194 1611.05 1611.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 6.4e-05 2048 110 1040 289536 35.5226 28.373 758.995 837.541 1660.54 1660.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000256 2048 150 5220 43008 13.2804 7.01216 590.305 208.388 819.124 819.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 3.2e-05 2048 190 1000 491520 120.413 55.9605 1409.93 1673.29 3259.79 3259.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 0.001024 1024 480 500 14208 0.795168 0.747904 7.98986 51.2534 60.8639 60.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 3.2e-05 2048 60 1680 387072 161.151 55.6964 1896.33 1668.54 3781.94 3782.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1050 0.000512 1024 230 940 31104 2.28896 1.66579 36.3786 86.4655 126.916 127.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 6.4e-05 4096 190 2640 156672 135.233 55.5809 2408.78 1675.75 4275.51 4275.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 6.4e-05 2048 115 1960 190464 70.7764 27.9511 736.601 825.212 1660.73 1660.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 420 0.000256 4096 150 2180 13824 31.5578 13.7789 115.216 413.438 574.12 574.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 3.2e-05 1024 230 1020 454656 69.0206 26.4422 476.051 824.944 1396.67 1396.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 6.4e-05 2048 110 1040 288768 35.5687 28.3042 540.167 837.51 1441.65 1441.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000256 2048 150 5220 41472 13.297 6.93834 402.846 206.802 630.009 630.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 3.2e-05 2048 190 1000 485376 120.663 55.6483 988.533 1667.23 2832.26 2832.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 0.001024 1024 480 500 13824 0.79312 0.743424 5.67424 50.1031 57.3857 57.4614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 3.2e-05 2048 60 1680 380928 160.273 55.0236 1327.78 1649.67 3192.97 3193.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1050 0.000512 1024 230 940 30720 2.27942 1.64454 26.0173 86.6351 116.697 116.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 6.4e-05 4096 190 2640 153600 135.577 55.3554 1674.84 1666.73 3532.67 3532.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 6.4e-05 2048 115 1960 198400 70.2401 28.2563 1121.37 833.555 2053.62 2053.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 420 0.000256 4096 150 2180 16000 31.5655 13.9265 194.467 417.243 657.332 657.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 3.2e-05 1024 230 1020 467200 68.7171 26.8199 714.774 833.412 1643.94 1644.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 6.4e-05 2048 110 1040 289600 35.7811 28.3992 794.607 839.093 1697.99 1698.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000256 2048 150 5220 43200 13.3389 7.02054 618.067 208.7 847.259 847.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 3.2e-05 2048 190 1000 492800 120.579 56.0909 1469.65 1675.28 3321.8 3321.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 0.001024 1024 480 500 14200 0.800832 0.749568 8.30294 51.3026 61.2288 61.3049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 3.2e-05 2048 60 1680 384000 162.31 55.8968 1961.27 1666.72 3846.43 3846.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1050 0.000512 1024 230 940 31200 2.30346 1.65498 38.2648 87.4265 129.77 129.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 6.4e-05 4096 190 2640 156800 135.85 55.7425 2502.03 1675.58 4369.37 4369.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 6.4e-05 2048 115 1960 192000 70.5289 27.9728 765.234 825.33 1689.26 1689.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 420 0.000256 4096 150 2180 14400 31.5783 13.8097 123.943 413.534 582.99 583.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 3.2e-05 1024 230 1020 460800 68.3603 26.5011 497.175 825.056 1417.3 1417.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 6.4e-05 2048 110 1040 288800 35.6815 28.3568 556.47 838.147 1458.76 1458.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000256 2048 150 5220 41600 13.3304 6.94477 416.981 206.85 644.233 644.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 3.2e-05 2048 190 1000 486400 120.865 55.787 1020.58 1667.06 2864.47 2864.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 0.001024 1024 480 500 14000 0.795072 0.741504 5.89382 50.1132 57.6149 57.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 3.2e-05 2048 60 1680 371200 163.882 55.1813 1332.12 1653.01 3204.41 3204.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1050 0.000512 1024 230 940 30400 2.29274 1.64093 26.6305 86.6467 117.325 117.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 6.4e-05 4096 190 2640 153600 136.157 55.5492 1719.99 1685.65 3597.52 3597.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 6.4e-05 2048 115 1960 200704 69.9202 28.3378 1447.03 837.369 2382.85 2383.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 420 0.000256 4096 150 2180 16128 31.5644 13.951 249.243 419.196 714.085 714.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 3.2e-05 1024 230 1020 473088 68.2652 26.8933 920.644 837.187 1853.21 1853.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 6.4e-05 2048 110 1040 289408 35.5786 28.3254 1010.79 838.679 1913.48 1913.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000256 2048 150 5220 43008 13.4065 7.07728 780.509 209.676 1010.8 1010.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 3.2e-05 2048 190 1000 491008 120.607 56.0317 1860.57 1675.94 3713.35 3713.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 0.001024 1024 480 500 14112 0.791392 0.742464 10.8112 50.0784 62.4931 62.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 3.2e-05 2048 60 1680 387072 162.546 56.0348 2505.85 1678.53 4403.18 4403.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1050 0.000512 1024 230 940 30912 2.27821 1.64272 48.3826 86.6903 139.118 139.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 6.4e-05 4096 190 2640 155904 135.722 55.652 3151.62 1676.81 5019.97 5020.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 6.4e-05 2048 115 1960 193536 70.3571 27.9524 909.75 827.487 1835.74 1835.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 420 0.000256 4096 150 2180 14336 31.5472 13.8245 144.964 414.707 605.169 605.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 3.2e-05 1024 230 1020 458752 68.739 26.5139 583.07 827.181 1505.73 1505.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 6.4e-05 2048 110 1040 288512 35.5267 28.3099 655.762 837.039 1556.74 1556.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000256 2048 150 5220 41216 13.3627 7.00006 486.458 207.433 714.385 714.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 3.2e-05 2048 190 1000 487424 121.242 55.915 1211.72 1674 3063.08 3063.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 0.001024 1024 480 500 13888 0.797472 0.747424 7.12922 51.2634 60.0096 60.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 3.2e-05 2048 60 1680 372736 163.844 55.1916 1587.79 1657.7 3464.74 3464.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1050 0.000512 1024 230 940 30464 2.29098 1.65069 31.4601 86.2244 121.742 121.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 6.4e-05 4096 190 2640 154112 136.049 55.5971 2059.15 1675.88 3926.84 3926.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 6.4e-05 2048 115 1960 199680 70.1452 28.3284 1377 835.423 2311.1 2311.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 420 0.000256 4096 150 2180 15360 31.7653 13.9483 227.881 418.317 692.042 692.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 3.2e-05 1024 230 1020 468480 68.9078 26.8684 874.393 835.243 1805.63 1805.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 6.4e-05 2048 110 1040 288960 35.6848 28.3646 967.321 838.049 1869.52 1869.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000256 2048 150 5220 43200 13.3697 7.0656 752.777 209.213 982.557 982.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 3.2e-05 2048 190 1000 487680 121.145 55.93 1774.28 1671.62 3623.17 3623.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 0.001024 1024 480 500 13920 0.792352 0.738176 10.3996 50.0081 62.0096 62.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 3.2e-05 2048 60 1680 384000 162.935 55.9845 2386.1 1674.74 4279.98 4280.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1050 0.000512 1024 230 940 31200 2.30746 1.66627 46.649 87.8885 138.625 138.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 6.4e-05 4096 190 2640 155520 135.68 55.6323 3033.03 1672.93 4897.43 4897.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 6.4e-05 2048 115 1960 192000 70.4356 28.049 899.389 825.445 1823.52 1823.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 420 0.000256 4096 150 2180 13440 31.6901 13.7945 134.089 413.747 593.456 593.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 3.2e-05 1024 230 1020 460800 68.2131 26.4689 582.198 825.1 1502.2 1502.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 6.4e-05 2048 110 1040 288960 35.5532 28.3339 654.08 838.273 1556.35 1556.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000256 2048 150 5220 42240 13.2283 6.94832 497.596 206.955 724.86 724.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 3.2e-05 2048 190 1000 483840 121.682 55.91 1191.27 1670.6 3039.65 3039.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 0.001024 1024 480 500 13920 0.796672 0.745472 6.95133 51.2306 59.7968 59.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 3.2e-05 2048 60 1680 368640 164.524 55.1875 1553.53 1650.02 3423.49 3423.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1050 0.000512 1024 230 940 30720 2.28742 1.6425 31.4364 83.554 119.042 119.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 6.4e-05 4096 190 2640 153600 136.274 55.5909 2026.74 1671.23 3890 3890.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 6.4e-05 2048 115 1960 196608 70.7306 28.2647 1314.91 836.117 2250.23 2250.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 420 0.000256 4096 150 2180 15360 31.6596 13.9367 220.383 418.635 684.745 684.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 3.2e-05 1024 230 1020 466944 68.9293 26.8308 842.345 835.938 1774.26 1774.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 6.4e-05 2048 110 1040 289280 35.5743 28.3095 940.557 838.911 1843.45 1843.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000256 2048 150 5220 43008 13.3685 7.04867 728.379 209.407 958.33 958.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 3.2e-05 2048 190 1000 491520 120.103 55.9677 1736.12 1671.83 3584.21 3584.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 0.001024 1024 480 500 14080 0.790528 0.742624 10.2442 51.6199 63.4703 63.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 3.2e-05 2048 60 1680 385024 162.583 55.8352 2327.49 1671.75 4217.88 4218.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1050 0.000512 1024 230 940 31232 2.3008 1.67526 45.5134 89.1065 138.711 138.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 6.4e-05 4096 190 2640 155648 135.374 55.5303 2954.66 1672.01 4817.75 4817.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 6.4e-05 2048 115 1960 196608 70.7771 28.3242 889.726 835.684 1824.71 1824.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 420 0.000256 4096 150 2180 14336 31.9782 13.9323 139.386 418.928 604.356 604.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 3.2e-05 1024 230 1020 458752 70.2523 26.8227 560.372 835.324 1492.99 1493.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 6.4e-05 2048 110 1040 287744 35.532 28.243 630.786 835.613 1530.27 1530.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000256 2048 150 5220 43008 13.4096 7.03402 489.601 209.546 719.717 719.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 3.2e-05 2048 190 1000 491520 120.113 55.9227 1168.03 1670.44 3014.7 3014.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 0.001024 1024 480 500 13824 0.787872 0.735488 6.65107 49.8241 58.0716 58.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 3.2e-05 2048 60 1680 376832 165.892 55.9002 1529.41 1670.43 3421.85 3422.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1050 0.000512 1024 230 940 29696 2.27235 1.62365 29.4793 87.9182 121.414 121.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 6.4e-05 4096 190 2640 155648 135.445 55.5516 1984.98 1671.2 3847.33 3847.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 540 6.4e-05 2048 115 1960 190464 70.7382 27.9484 1115.61 825.21 2039.71 2039.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 420 0.000256 4096 150 2180 13824 31.577 13.783 174.141 413.442 633.071 633.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 3.2e-05 1024 230 1020 454656 69.0713 26.4458 716.396 824.939 1637.07 1637.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 6.4e-05 2048 110 1040 288768 35.5639 28.3318 819.955 837.613 1721.57 1721.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000256 2048 150 5220 41472 13.3039 6.93098 614.675 206.802 841.84 841.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 3.2e-05 2048 190 1000 485376 120.674 55.6326 1498.63 1666.93 3342.06 3342.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 0.001024 1024 480 500 13824 0.795904 0.741248 8.68045 50.1041 60.3938 60.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 3.2e-05 2048 60 1680 380928 160.244 55.2366 2012.94 1654.05 3882.69 3882.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1050 0.000512 1024 230 940 30720 2.28147 1.64179 38.9541 85.5805 128.577 128.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 6.4e-05 4096 190 2640 153600 135.599 55.3755 2555.77 1674.61 4421.52 4421.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 6.4e-05 2048 115 1960 184320 72.3626 27.9116 758.96 824.843 1684.27 1684.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 420 0.000256 4096 150 2180 12288 31.9161 13.811 108.895 414.021 568.772 568.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 3.2e-05 1024 230 1020 442368 70.9666 26.4765 492.786 824.483 1414.93 1415.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 6.4e-05 2048 110 1040 288768 35.5586 28.3689 574.912 837.117 1476.07 1476.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000256 2048 150 5220 39936 13.483 6.9392 413.604 207.091 641.246 641.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 3.2e-05 2048 190 1000 479232 119.721 55.1549 1038.75 1648.5 2862.32 2862.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 0.001024 1024 480 500 13056 0.774336 0.722592 5.73037 49.3072 56.6079 56.6844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 3.2e-05 2048 60 1680 368640 164.527 55.0748 1366 1648.48 3234.3 3234.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1050 0.000512 1024 230 940 30720 2.29616 1.6487 27.816 83.7192 115.6 115.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 6.4e-05 4096 190 2640 147456 135.678 54.9608 1705.58 1649.42 3545.81 3545.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 6.4e-05 2048 115 1960 192000 70.5482 27.9941 1162.68 824.672 2086.1 2086.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 420 0.000256 4096 150 2180 14400 31.5652 13.8117 188.25 413.185 646.947 647.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 3.2e-05 1024 230 1020 460800 68.4235 26.5052 757.574 824.367 1677.09 1677.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 6.4e-05 2048 110 1040 288800 35.6842 28.4266 847.291 837.614 1749.13 1749.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000256 2048 150 5220 41600 13.3286 6.94694 639.694 206.683 866.788 866.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 3.2e-05 2048 190 1000 486400 120.836 55.9242 1550.01 1665.88 3392.85 3393.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 0.001024 1024 480 500 14000 0.794624 0.745056 8.85952 50.0912 60.5614 60.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 3.2e-05 2048 60 1680 371200 163.873 55.1941 2022.54 1648.55 3890.38 3890.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1050 0.000512 1024 230 940 30400 2.29504 1.64003 40.3637 85.5553 129.969 130.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 6.4e-05 4096 190 2640 153600 136.181 55.5565 2614.47 1666.22 4472.6 4472.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 6.4e-05 2048 115 1960 192000 70.4334 28.1149 828.847 825.075 1752.67 1752.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 420 0.000256 4096 150 2180 12800 31.8551 13.824 119.326 414.206 579.343 579.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 3.2e-05 1024 230 1020 460800 68.2644 26.4744 540.806 824.518 1460.28 1460.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 6.4e-05 2048 110 1040 288000 35.6485 28.3167 597.907 837.876 1499.85 1499.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000256 2048 150 5220 41600 13.3319 6.96054 457.389 207.183 684.992 685.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 3.2e-05 2048 190 1000 473600 121.102 55.3038 1075.14 1648.82 2900.56 2900.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 0.001024 1024 480 500 12800 0.77408 0.721696 5.77363 49.2894 56.6316 56.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 3.2e-05 2048 60 1680 358400 167.574 55.2468 1390.55 1652.27 3265.86 3266.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1050 0.000512 1024 230 940 30400 2.29962 1.65168 28.7689 86.9003 119.74 119.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 6.4e-05 4096 190 2640 147200 135.754 55.0298 1792.07 1652.1 3635.12 3635.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 540 6.4e-05 2048 115 1944 198656 70.5388 28.3823 887.163 837.943 1824.22 1824.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 420 0.000256 4096 150 2184 16640 31.503 13.9481 274.087 419.156 738.824 738.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 930 3.2e-05 1024 230 1008 475136 68.1108 26.882 568.152 837.89 1501.25 1501.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1150 6.4e-05 2048 110 1056 288896 35.7408 28.3068 1248.72 838.527 2151.39 2151.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000256 2048 150 5232 43776 13.3168 7.03821 496.492 209.666 726.64 726.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 910 3.2e-05 2048 190 1008 490496 121.623 56.0353 2035.16 1676.92 3889.93 3890.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1310 0.001024 1024 480 504 14144 0.796672 0.744064 12.9624 51.2671 65.8432 65.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 3.2e-05 2048 60 1680 391168 161.931 55.9985 1592.75 1680.48 3491.37 3491.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1050 0.000512 1024 230 960 31360 2.29581 1.66522 30.1987 89.9484 124.208 124.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 6.4e-05 4096 190 2640 155136 136.074 55.5849 1995.84 1677.92 3865.58 3865.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 6.4e-05 2048 115 1944 198400 70.8617 28.4242 939.001 838.595 1877.08 1877.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 420 0.000256 4096 150 2184 16640 31.6265 13.9747 170.054 419.529 635.318 635.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 3.2e-05 1024 230 1008 473600 68.5519 26.9452 599.581 838.533 1533.83 1533.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1150 6.4e-05 2048 110 1056 288800 35.8154 28.3636 793.279 839 1696.56 1696.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000256 2048 150 5232 43840 13.3708 7.12499 527.139 209.839 757.605 757.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 3.2e-05 2048 190 1008 490240 121.791 56.1083 1229.12 1676.85 3084.06 3084.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 0.001024 1024 480 504 14160 0.800736 0.743424 6.93299 51.2771 59.8265 59.8981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 3.2e-05 2048 60 1680 389120 162.979 56.2965 1674.29 1676.96 3570.76 3570.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1050 0.000512 1024 230 960 31360 2.30186 1.68323 32.0129 89.8928 125.992 126.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 6.4e-05 4096 190 2640 155520 136.557 55.7321 2090.72 1677.06 3960.24 3960.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 6.4e-05 2048 115 1944 198144 70.741 28.3771 925.156 836.718 1861.19 1861.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 420 0.000256 4096 150 2184 16512 31.4707 13.9506 165.813 418.564 629.926 630.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 3.2e-05 1024 230 1008 473088 68.3815 26.898 591.831 836.537 1523.86 1524.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 6.4e-05 2048 110 1056 288768 35.6843 28.457 667.621 838.097 1569.96 1570.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000256 2048 150 5232 43392 13.3602 7.03715 514.081 209.364 743.976 744.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 3.2e-05 2048 190 1008 489984 121.157 56.1744 1205.47 1672.85 3055.83 3055.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 0.001024 1024 480 504 14112 0.796128 0.74016 6.99853 51.2036 59.8085 59.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 3.2e-05 2048 60 1680 390144 161.945 56.0424 1653.26 1676.37 3547.83 3548.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1050 0.000512 1024 230 960 31488 2.29632 1.66691 32.0638 88.656 124.8 124.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 6.4e-05 4096 190 2640 154368 136.433 55.6503 2045.26 1675.23 3912.74 3912.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 6.4e-05 2048 115 1944 196608 70.3445 28.2903 591.078 833.111 1523.02 1523.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 420 0.000256 4096 150 2184 16128 31.3181 13.8793 104.752 417.007 567.085 567.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 3.2e-05 1024 230 1008 466944 68.4436 26.8943 377.309 832.961 1305.82 1305.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1150 6.4e-05 2048 110 1056 288384 35.6333 28.301 600.482 838.2 1502.72 1502.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000256 2048 150 5232 43008 13.279 7.04694 327.772 208.586 556.809 556.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 910 3.2e-05 2048 190 1008 488448 121.108 55.9436 777.615 1673.98 2628.84 2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 0.001024 1024 480 504 14016 0.796832 0.7424 4.68195 51.2831 57.5753 57.6494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 3.2e-05 2048 60 1680 387072 161.207 55.7425 1058 1671.01 2946.18 2946.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1050 0.000512 1024 230 960 31104 2.28768 1.67722 20.6971 88.5116 113.278 113.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 6.4e-05 4096 190 2640 153600 136.3 55.5985 1314.24 1676.44 3182.74 3182.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 6.4e-05 2048 115 1944 198912 70.7058 28.4099 1070.92 837.211 2007.44 2007.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 420 0.000256 4096 150 2184 16576 31.5332 13.9612 192.965 418.952 657.543 657.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 3.2e-05 1024 230 1008 473088 68.4231 26.9565 681.868 837.123 1614.58 1614.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 6.4e-05 2048 110 1056 288736 35.6978 28.3588 771.415 838.472 1674.05 1674.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000256 2048 150 5232 43456 13.3801 7.03488 594.62 209.527 824.69 824.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 3.2e-05 2048 190 1008 489216 121.444 56.0906 1394.93 1674.09 3246.74 3246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 0.001024 1024 480 504 14000 0.79568 0.745472 8.13414 51.2024 60.9473 61.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 3.2e-05 2048 60 1680 387072 162.895 56.0123 1893.56 1674.15 3786.83 3786.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1050 0.000512 1024 230 960 31360 2.30406 1.66512 37.1516 89.5605 130.797 130.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 6.4e-05 4096 190 2640 155008 136.348 55.7076 2383.03 1674.3 4249.55 4249.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 6.4e-05 2048 115 1944 197120 70.8989 28.48 672.94 836.6 1609.12 1609.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 420 0.000256 4096 150 2184 16128 31.5696 13.953 119.477 418.811 583.94 584.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 3.2e-05 1024 230 1008 473088 68.2559 26.9236 432.905 836.43 1364.74 1364.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 6.4e-05 2048 110 1056 288512 35.6434 28.3791 493.894 837.873 1395.89 1395.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000256 2048 150 5232 43008 13.4163 7.10042 372.287 209.488 602.421 602.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 3.2e-05 2048 190 1008 487424 121.377 56.096 887.959 1672.64 2738.26 2738.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 0.001024 1024 480 504 13888 0.791968 0.739168 5.24413 50.0592 56.9056 56.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 3.2e-05 2048 60 1680 387072 162.555 55.997 1200.4 1674.37 3093.54 3093.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1050 0.000512 1024 230 960 30912 2.28006 1.64173 23.551 88.7466 116.335 116.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 6.4e-05 4096 190 2640 154112 136.341 55.6524 1498.94 1676.68 3367.78 3367.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 6.4e-05 2048 115 1944 196608 70.7452 28.3238 1024.43 835.968 1959.67 1959.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 420 0.000256 4096 150 2184 16384 31.4057 13.9223 184.721 418.361 648.541 648.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 3.2e-05 1024 230 1008 471040 68.3444 26.8172 654.123 835.864 1585.38 1585.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 6.4e-05 2048 110 1056 288768 35.5949 28.3443 752.992 839.221 1656.26 1656.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000256 2048 150 5232 43520 13.3006 7.01453 549.54 209.229 779.218 779.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 3.2e-05 2048 190 1008 489472 121.274 56.0194 1358.9 1677.14 3213.53 3213.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 0.001024 1024 480 504 14080 0.79824 0.74896 7.87571 51.3302 60.8293 60.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 3.2e-05 2048 60 1680 389120 161.68 55.8737 1850.73 1671.59 3740.11 3740.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1050 0.000512 1024 230 960 31232 2.29469 1.66912 35.6698 85.0044 124.752 124.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 6.4e-05 4096 190 2640 154624 136.285 55.5951 2300.32 1677.23 4169.6 4169.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 6.4e-05 2048 115 1944 196608 70.7113 28.3443 675.501 835.475 1610.23 1610.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 420 0.000256 4096 150 2184 16384 31.4167 13.9325 123.036 418.31 586.822 586.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 3.2e-05 1024 230 1008 466944 68.8893 26.824 427.015 835.279 1358.22 1358.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 6.4e-05 2048 110 1056 288768 35.5994 28.2952 500.755 838.149 1402.91 1403.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000256 2048 150 5232 43008 13.359 7.02317 347.834 209.897 578.24 578.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 3.2e-05 2048 190 1008 487424 121.081 55.9184 905.115 1670.35 2752.66 2752.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 0.001024 1024 480 504 13824 0.792576 0.740032 5.28179 49.9971 56.8834 56.9586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 3.2e-05 2048 60 1680 385024 162.647 55.8946 1203.36 1670.35 3092.47 3092.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1050 0.000512 1024 230 960 31232 2.3041 1.67014 23.6671 88.0189 115.774 115.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 6.4e-05 4096 190 2640 153600 136.215 55.5236 1512.72 1676.15 3380.77 3380.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 6.4e-05 2048 115 1944 198144 70.5385 28.4283 1134.19 834.44 2067.8 2067.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 420 0.000256 4096 150 2184 16128 31.539 13.9579 197.933 417.576 661.137 661.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 3.2e-05 1024 230 1008 470016 68.5326 26.8717 722.028 834.32 1651.97 1652.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 6.4e-05 2048 110 1056 288576 35.723 28.3612 818.176 837.553 1719.92 1720.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000256 2048 150 5232 43200 13.3416 7.02461 627.294 208.865 856.655 856.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 3.2e-05 2048 190 1008 490752 121.209 56.1523 1486.09 1676.04 3339.69 3339.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 0.001024 1024 480 504 14112 0.800288 0.745472 8.54771 51.2941 61.4565 61.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 3.2e-05 2048 60 1680 387072 162.161 55.9883 2015.75 1668.62 3902.75 3902.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1050 0.000512 1024 230 960 31392 2.29693 1.6591 39.6874 86.7158 130.476 130.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 6.4e-05 4096 190 2640 154368 136.646 55.7038 2513.71 1690.95 4397.18 4397.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 6.4e-05 2048 115 1944 193536 70.59 28.0064 775.615 829.21 1703.62 1703.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 420 0.000256 4096 150 2184 14976 31.4941 13.8373 129.749 415.248 590.455 590.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 3.2e-05 1024 230 1008 460800 68.679 26.5892 494.269 828.994 1418.75 1418.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 6.4e-05 2048 110 1056 288576 35.6227 28.4132 570.802 838.678 1473.62 1473.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000256 2048 150 5232 42624 13.2406 7.06611 436.403 207.712 664.553 664.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 3.2e-05 2048 190 1008 488448 120.657 56.0081 1032.69 1670.13 2879.68 2879.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 0.001024 1024 480 504 13824 0.794624 0.743328 5.99107 51.2181 58.8191 58.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 3.2e-05 2048 60 1680 377856 162.468 55.4205 1373 1657.78 3248.89 3249.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1050 0.000512 1024 230 960 31104 2.28019 1.6425 27.8361 84.3748 116.253 116.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 6.4e-05 4096 190 2640 152064 136.424 55.5622 1729.8 1670.59 3592.55 3592.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 6.4e-05 2048 115 1944 197120 71.0201 28.3849 1071.69 837.773 2009.06 2009.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 420 0.000256 4096 150 2184 16000 31.3159 13.866 188.242 415.96 649.513 649.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 3.2e-05 1024 230 1008 471040 68.8778 26.9148 686.615 837.646 1620.27 1620.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 6.4e-05 2048 110 1056 288640 35.6124 28.3357 777.128 837.819 1679 1679.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000256 2048 150 5232 42880 13.2791 6.97866 593.192 208 821.583 821.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 3.2e-05 2048 190 1008 488960 121.462 56.0321 1409.66 1675.14 3262.49 3262.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 0.001024 1024 480 504 14080 0.796672 0.741472 8.05072 51.1898 60.8522 60.9279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 3.2e-05 2048 60 1680 389120 162.465 56.0441 1927.18 1675.17 3821.08 3821.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1050 0.000512 1024 230 960 31040 2.2856 1.64765 37.1671 89.3942 130.61 130.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 6.4e-05 4096 190 2640 154880 136.274 55.6612 2397.68 1675.29 4265.07 4265.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 6.4e-05 2048 115 1944 194560 71.4658 28.4567 758.734 838.967 1697.82 1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 420 0.000256 4096 150 2184 15360 31.2085 13.781 129.629 413.309 588.065 588.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 3.2e-05 1024 230 1008 471040 68.7166 26.8861 491.391 838.722 1425.94 1426.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 6.4e-05 2048 110 1056 288640 35.586 28.3239 555.788 838.948 1458.75 1458.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000256 2048 150 5232 42240 13.1767 6.92934 418.703 206.739 645.684 645.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 3.2e-05 2048 190 1008 486400 121.677 56.1212 997.627 1677.22 2852.84 2853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 0.001024 1024 480 504 13760 0.792544 0.739968 5.70496 50.058 57.3686 57.4464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 3.2e-05 2048 60 1680 389120 162.028 55.9843 1372.72 1677.24 3268.2 3268.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1050 0.000512 1024 230 960 30720 2.27722 1.64042 26.7372 87.8808 118.656 118.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 6.4e-05 4096 190 2640 153600 136.387 55.5836 1695.24 1681.44 3568.82 3568.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 6.4e-05 2048 115 1944 196608 70.312 28.2005 1372.04 832.494 2303.25 2303.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 420 0.000256 4096 150 2184 16128 31.3203 13.8841 241.735 416.699 703.769 703.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 3.2e-05 1024 230 1008 466944 68.4144 26.7252 873.961 832.337 1801.66 1801.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 6.4e-05 2048 110 1056 288384 35.5596 28.372 993.874 837.718 1895.64 1895.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000256 2048 150 5232 43008 13.2702 6.98682 757.872 208.434 986.693 986.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 3.2e-05 2048 190 1008 488448 121.008 55.8937 1793.07 1674.12 3644.28 3644.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 0.001024 1024 480 504 14016 0.79872 0.747328 10.7084 51.2642 63.5909 63.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 3.2e-05 2048 60 1680 387072 161.033 55.7179 2437.92 1669.24 4324.14 4324.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1050 0.000512 1024 230 960 31104 2.29072 1.66211 47.9523 84.1685 136.193 136.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 6.4e-05 4096 190 2640 153600 136.221 55.593 3013.83 1672.98 4878.8 4878.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 540 6.4e-05 2048 115 1944 190464 70.7604 27.9166 850.161 825.205 1774.23 1774.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 420 0.000256 4096 150 2184 15360 31.2404 13.7818 147.792 413.452 606.392 606.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 3.2e-05 1024 230 1008 454656 69.0354 26.4331 543.701 824.945 1464.33 1464.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 6.4e-05 2048 110 1056 288000 35.6172 28.2744 633.118 837.524 1534.64 1534.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000256 2048 150 5232 41472 13.2903 6.98138 465.241 206.802 692.446 692.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 3.2e-05 2048 190 1008 485376 120.684 55.672 1143.64 1666.15 2986.33 2986.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 0.001024 1024 480 504 13824 0.792576 0.746784 6.96861 50.0997 58.6788 58.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 3.2e-05 2048 60 1680 380928 160.222 55.0277 1548.51 1653.4 3417.38 3417.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1050 0.000512 1024 230 960 30720 2.28262 1.6423 30.6798 86.6285 121.351 121.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 6.4e-05 4096 190 2640 150528 136.259 55.3595 1921.85 1668.61 3782.24 3782.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 6.4e-05 2048 115 1944 195200 71.0835 28.3644 1336.55 832.865 2269.07 2269.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 420 0.000256 4096 150 2184 16000 31.5629 13.9308 236.73 416.955 699.311 699.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 3.2e-05 1024 230 1008 467200 68.7322 26.8128 857.383 833.005 1786.15 1786.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 6.4e-05 2048 110 1056 288800 35.8113 28.4171 979.126 838.33 1881.79 1881.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000256 2048 150 5232 43200 13.33 7.02877 750.318 208.531 979.349 979.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 3.2e-05 2048 190 1008 489600 121.449 56.0901 1768.44 1673.83 3620 3620.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 0.001024 1024 480 504 14000 0.800512 0.746688 10.711 51.2775 63.6068 63.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 3.2e-05 2048 60 1680 384000 162.209 55.8386 2379.75 1666.79 4264.82 4265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1050 0.000512 1024 230 960 31200 2.30198 1.65779 47.2383 84.2345 135.551 135.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 6.4e-05 4096 190 2640 155200 136.466 55.7375 3008.86 1674.03 4875.26 4875.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 6.4e-05 2048 115 1944 192000 70.5811 27.9732 894.221 825.332 1818.31 1818.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 420 0.000256 4096 150 2184 14400 31.5858 13.817 144.754 413.536 603.824 603.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 3.2e-05 1024 230 1008 460800 68.3628 26.5057 573 825.05 1493.14 1493.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 6.4e-05 2048 110 1056 288000 35.7348 28.3244 661.82 838.149 1564.13 1564.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000256 2048 150 5232 41600 13.3222 6.95824 488.499 206.847 715.754 715.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 3.2e-05 2048 190 1008 486400 120.836 55.8491 1191.54 1667.05 3035.46 3035.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 0.001024 1024 480 504 13600 0.795648 0.74256 6.7792 50.1105 58.5005 58.5778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 3.2e-05 2048 60 1680 371200 163.872 55.2952 1563.32 1649.94 3432.66 3432.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1050 0.000512 1024 230 960 30400 2.29667 1.64157 31.5802 83.4949 119.127 119.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 6.4e-05 4096 190 2640 153600 136.122 55.5435 2021.59 1667.58 3881 3881.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 6.4e-05 2048 115 1944 197120 70.9317 28.4073 1325.51 836.782 2261.83 2261.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 420 0.000256 4096 150 2184 16128 31.571 13.9596 233.736 418.909 698.305 698.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 3.2e-05 1024 230 1008 473088 68.32 26.9005 848.978 836.618 1781.03 1781.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 6.4e-05 2048 110 1056 288512 35.635 28.3464 961.883 838.015 1863.98 1864.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000256 2048 150 5232 43008 13.4028 7.07888 733.946 209.535 964.094 964.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 3.2e-05 2048 190 1008 487424 121.416 56.1137 1733.54 1673.08 3584.35 3584.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 0.001024 1024 480 504 13888 0.792576 0.741632 10.1362 54.2845 66.0281 66.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 3.2e-05 2048 60 1680 387072 162.569 55.9759 2360.52 1673.04 4252.32 4252.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1050 0.000512 1024 230 960 30912 2.27878 1.64608 46.0727 86.6655 136.784 136.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 6.4e-05 4096 190 2640 154112 136.314 55.6723 2936.21 1673.32 4801.69 4801.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 540 6.4e-05 2048 115 1944 193536 70.3552 27.9484 862.212 827.487 1788.2 1788.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 420 0.000256 4096 150 2184 14336 31.5556 13.8337 137.185 414.707 597.414 597.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 3.2e-05 1024 230 1008 458752 68.7196 26.5155 546.383 827.176 1469.01 1469.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 6.4e-05 2048 110 1056 287616 35.6001 28.2864 631.498 837.031 1532.52 1532.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000256 2048 150 5232 41216 13.3522 7.06106 463.169 208.106 691.818 691.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 3.2e-05 2048 190 1008 487424 121.173 55.9342 1141.58 1673.35 2992.23 2992.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 0.001024 1024 480 504 13888 0.795168 0.745472 6.81248 51.2724 59.6945 59.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 3.2e-05 2048 60 1680 372736 163.945 55.2223 1499.47 1654.25 3373.11 3373.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1050 0.000512 1024 230 960 30464 2.29661 1.64864 29.9598 88.3326 122.356 122.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 6.4e-05 4096 190 2640 154112 136.046 55.6121 1936.28 1673.95 3802.05 3802.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 6.4e-05 2048 115 1944 195840 71.1238 28.3771 1278.04 834.742 2212.48 2212.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 420 0.000256 4096 150 2184 16320 31.5084 13.9453 228.495 417.909 691.985 692.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 3.2e-05 1024 230 1008 468480 68.954 26.9066 821.258 834.62 1751.95 1752.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 6.4e-05 2048 110 1056 288480 35.7077 28.368 930.736 837.419 1832.33 1832.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000256 2048 150 5232 43200 13.3612 7.06022 712.505 209.044 942.102 942.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 3.2e-05 2048 190 1008 487680 121.153 55.9687 1674.65 1668.98 3520.95 3521.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 0.001024 1024 480 504 13920 0.792576 0.740576 9.64358 49.9852 61.2353 61.3107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 3.2e-05 2048 60 1680 384000 162.953 55.9326 2263.24 1669.02 4151.37 4151.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1050 0.000512 1024 230 960 31200 2.308 1.66819 44.8602 85.738 134.686 134.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 6.4e-05 4096 190 2640 153600 136.624 55.6155 2819.92 1669.41 4681.73 4681.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 6.4e-05 2048 115 1944 192000 70.3925 28.0888 810.106 824.741 1733.53 1733.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 420 0.000256 4096 150 2184 15360 31.2788 13.8097 139.676 413.393 598.288 598.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 3.2e-05 1024 230 1008 460800 68.2371 26.4711 521.69 824.405 1441.02 1441.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 6.4e-05 2048 110 1056 288000 35.6245 28.3443 599.181 837.549 1500.8 1500.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000256 2048 150 5232 42240 13.2236 6.94294 449.842 206.78 676.921 677.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 3.2e-05 2048 190 1008 483840 121.7 55.9158 1071.69 1669.17 2918.67 2918.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 0.001024 1024 480 504 13920 0.796544 0.743424 6.34339 51.1949 59.1514 59.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 3.2e-05 2048 60 1680 368640 164.58 55.117 1401.05 1652.12 3273.08 3273.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1050 0.000512 1024 230 960 30720 2.2847 1.64432 28.9053 84.5548 117.506 117.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 6.4e-05 4096 190 2640 153600 136.272 55.6049 1817.88 1671.98 3681.9 3682.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 6.4e-05 2048 115 1944 196608 70.7067 28.3984 1226.78 835.468 2161.55 2161.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 420 0.000256 4096 150 2184 16384 31.4237 13.9325 218.951 418.301 682.737 682.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 3.2e-05 1024 230 1008 466944 68.9137 26.8329 781.465 835.276 1712.7 1712.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 6.4e-05 2048 110 1056 288768 35.5918 28.3341 890.944 838.278 1793.25 1793.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000256 2048 150 5232 43008 13.3749 7.02083 679.09 209.236 908.854 908.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 3.2e-05 2048 190 1008 487424 121.057 55.9466 1601.47 1671.77 3450.44 3450.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 0.001024 1024 480 504 13824 0.793472 0.738816 9.24928 50.0015 60.8546 60.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 3.2e-05 2048 60 1680 385024 162.613 55.9388 2170.46 1675.1 4064.34 4064.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1050 0.000512 1024 230 960 31232 2.30032 1.67219 42.9895 89.0659 136.144 136.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 6.4e-05 4096 190 2640 153600 136.181 55.5327 2699.67 1672.93 4564.47 4564.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 6.4e-05 2048 115 1944 196608 70.7396 28.3136 825.863 836.388 1761.5 1761.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 420 0.000256 4096 150 2184 16384 31.5076 13.934 148.278 419.28 613.128 613.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 3.2e-05 1024 230 1008 458752 70.2268 26.8488 516.418 836.102 1449.8 1449.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 6.4e-05 2048 110 1056 287744 35.5227 28.2611 596.715 836.317 1496.92 1497.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000256 2048 150 5232 43008 13.4063 7.13472 456.492 209.723 686.883 686.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 3.2e-05 2048 190 1008 483328 121.94 55.9206 1071.67 1672.58 2922.29 2922.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1310 0.001024 1024 480 504 13312 0.78864 0.734144 6.32163 49.8444 57.7585 57.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 3.2e-05 2048 60 1680 376832 165.857 55.8507 1435.48 1676.24 3333.65 3333.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1050 0.000512 1024 230 960 29696 2.26938 1.61587 27.835 90.0084 121.853 121.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 6.4e-05 4096 190 2640 151552 136.55 55.552 1813.1 1672.58 3677.95 3678.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 540 6.4e-05 2048 115 1950 198656 70.5143 28.3464 1001.08 838.656 1938.79 1938.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 420 0.000256 4096 150 2175 16384 31.5391 13.944 307.204 419.506 772.325 772.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 930 3.2e-05 1024 230 1025 473088 68.4665 26.8759 651.452 838.594 1585.61 1585.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1150 6.4e-05 2048 110 1050 289664 35.6319 28.3075 1371.83 839.618 2275.49 2275.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000256 2048 150 5225 43776 13.3146 7.05744 562.291 209.844 792.635 792.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 910 3.2e-05 2048 190 1000 496640 119.779 55.973 2223.69 1678.74 4078.37 4078.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1310 0.001024 1024 480 500 14144 0.796672 0.748992 14.7785 51.286 67.6827 67.7565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 3.2e-05 2048 60 1675 391168 161.812 56.2176 1798.84 1681.12 3698.22 3698.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1050 0.000512 1024 230 950 31488 2.28742 1.68243 34.1626 88.7357 126.97 127.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 6.4e-05 4096 190 2650 155648 135.873 55.5891 2258.42 1679.55 4129.59 4129.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 6.4e-05 2048 115 1950 198400 70.8334 28.3951 900.424 837.966 1837.83 1837.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 420 0.000256 4096 150 2175 16320 31.7051 13.9776 159.764 419.209 624.789 624.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 3.2e-05 1024 230 1025 473600 68.5869 26.9449 585.963 837.901 1519.62 1519.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1150 6.4e-05 2048 110 1050 289600 35.7627 28.3546 755.539 837.924 1657.69 1657.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000256 2048 150 5225 43840 13.3865 7.07786 506.507 209.684 736.785 736.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 3.2e-05 2048 190 1000 496640 119.95 56.1783 1196.34 1677.05 3049.71 3049.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 0.001024 1024 480 500 14080 0.798112 0.745472 6.59062 51.2556 59.4607 59.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 3.2e-05 2048 60 1675 391680 162.227 56.2009 1615.68 1675.79 3510.12 3510.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1050 0.000512 1024 230 950 31360 2.30154 1.65958 30.5858 88.6914 123.338 123.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 6.4e-05 4096 190 2650 155520 136.565 55.7159 2015.02 1675.81 3883.29 3883.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 540 6.4e-05 2048 115 1950 197120 71.0371 28.389 578.981 838.172 1516.77 1516.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 420 0.000256 4096 150 2175 15360 31.5803 13.8697 237.083 415.995 698.662 698.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 930 3.2e-05 1024 230 1025 471040 68.9634 26.9212 377.463 837.947 1311.52 1311.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1150 6.4e-05 2048 110 1050 289600 35.8159 28.3836 1200.7 838.003 2103.01 2103.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000256 2048 150 5225 42880 13.2772 6.97827 320.626 208.077 549.088 549.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 910 3.2e-05 2048 190 1000 496640 120.307 56.1489 1847.32 1675.69 3699.66 3699.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1310 0.001024 1024 480 500 13920 0.795072 0.74144 12.5297 51.2 65.3393 65.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 3.2e-05 2048 60 1675 389120 162.613 56.1821 1036.22 1675.79 2931.03 2931.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1050 0.000512 1024 230 950 31040 2.28819 1.64778 19.8092 88.4281 112.274 112.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 6.4e-05 4096 190 2650 154880 136.431 55.6664 1292.96 1675.9 3161.12 3161.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 6.4e-05 2048 115 1950 198144 70.7399 28.3399 956.84 836.616 1892.73 1892.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 420 0.000256 4096 150 2175 16128 31.5621 13.951 168.137 418.564 632.345 632.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 3.2e-05 1024 230 1025 470016 68.9901 26.8923 619.285 836.526 1551.91 1552.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 6.4e-05 2048 110 1050 289536 35.6175 28.344 686.666 838.089 1588.82 1588.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000256 2048 150 5225 43392 13.3533 7.04307 533.037 209.364 762.93 763.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 3.2e-05 2048 190 1000 494592 119.959 56.0148 1264.4 1672.85 3113.41 3113.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 0.001024 1024 480 500 14016 0.793984 0.744672 7.1264 51.1963 59.9293 60.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 3.2e-05 2048 60 1675 390144 162.032 56.0153 1712.71 1672.86 3603.84 3604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1050 0.000512 1024 230 950 31488 2.30003 1.66707 32.7976 90.6691 127.543 127.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 6.4e-05 4096 190 2650 155136 136.132 55.6514 2143.42 1673.07 4008.43 4008.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 6.4e-05 2048 115 1950 196608 70.3594 28.1539 613.425 832.426 1544.56 1544.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 420 0.000256 4096 150 2175 15360 31.5179 13.8843 103.465 416.667 565.664 565.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 3.2e-05 1024 230 1025 466944 68.4834 26.7223 398.792 832.281 1326.5 1326.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1150 6.4e-05 2048 110 1050 289152 35.5409 28.2853 605.186 837.514 1506.63 1506.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000256 2048 150 5225 43008 13.2901 6.98922 341.409 208.415 570.231 570.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 910 3.2e-05 2048 190 1000 494592 119.64 55.9104 819.121 1673.32 2668.19 2668.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 0.001024 1024 480 500 14016 0.796672 0.745472 4.69613 51.2608 57.572 57.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 3.2e-05 2048 60 1675 387072 161.217 55.698 1099.4 1664.39 2980.93 2981.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1050 0.000512 1024 230 950 31104 2.28966 1.66301 21.2085 88.6636 113.922 114.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 6.4e-05 4096 190 2650 155136 135.812 55.5827 1387.21 1673.01 3251.77 3251.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 6.4e-05 2048 115 1950 197120 71.1109 28.3546 1016.04 836.507 1952.2 1952.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 420 0.000256 4096 150 2175 16128 31.6525 13.9588 180.473 418.545 644.757 644.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 3.2e-05 1024 230 1025 469504 69.1673 26.9186 659.847 836.415 1592.56 1592.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 6.4e-05 2048 110 1050 289408 35.6941 28.3672 743.712 837.748 1645.63 1645.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000256 2048 150 5225 43456 13.3962 7.05667 573.667 209.354 803.603 803.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 3.2e-05 2048 190 1000 494592 120.007 56.0546 1362.17 1672.61 3211.03 3211.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 0.001024 1024 480 500 14000 0.796672 0.745472 7.79018 51.1878 60.5931 60.6681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 3.2e-05 2048 60 1675 390656 161.952 56.1707 1833.4 1676.28 3728.03 3728.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1050 0.000512 1024 230 950 31584 2.3009 1.67088 35.5747 86.1273 125.777 125.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 6.4e-05 4096 190 2650 155008 136.421 55.7095 2292.89 1674.8 4159.98 4160.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 6.4e-05 2048 115 1950 197120 70.8838 28.3361 645.315 836.787 1581.52 1581.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 420 0.000256 4096 150 2175 16128 31.5825 13.9581 114.958 418.91 579.541 579.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 3.2e-05 1024 230 1025 465920 69.3629 26.9005 416.913 836.659 1350.05 1350.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 6.4e-05 2048 110 1050 289408 35.5795 28.3784 471.929 837.922 1373.91 1374.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000256 2048 150 5225 43008 13.4149 7.04029 356.156 209.533 586.273 586.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 3.2e-05 2048 190 1000 494592 119.68 56.1256 869.814 1673.87 2719.68 2719.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 0.001024 1024 480 500 13888 0.79632 0.743424 5.03171 50.0643 56.7047 56.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 3.2e-05 2048 60 1675 387072 162.666 56.0865 1149.71 1676.72 3045.41 3045.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1050 0.000512 1024 230 950 30912 2.2833 1.64534 22.379 87.7813 114.196 114.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 6.4e-05 4096 190 2650 154112 136.308 55.6595 1448.17 1673.43 3313.73 3313.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 6.4e-05 2048 115 1950 196608 70.7163 28.3075 1057.97 835.871 1993.07 1993.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 420 0.000256 4096 150 2175 15872 31.5356 13.9244 184.639 418.176 648.405 648.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 3.2e-05 1024 230 1025 471040 68.292 26.8229 691.903 835.617 1622.86 1623.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 6.4e-05 2048 110 1050 289536 35.5565 28.3467 767.968 838.49 1670.46 1670.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000256 2048 150 5225 43520 13.2971 7.0112 573.956 209.172 803.567 803.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 3.2e-05 2048 190 1000 495616 119.871 55.978 1418.91 1676.56 3271.51 3271.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 0.001024 1024 480 500 14080 0.79872 0.745472 7.97648 51.3276 60.9196 60.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 3.2e-05 2048 60 1675 389120 161.716 55.9528 1897.23 1671.21 3786.34 3786.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1050 0.000512 1024 230 950 31488 2.29315 1.66726 36.9022 84.9674 125.936 126.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 6.4e-05 4096 190 2650 155648 135.98 55.5991 2386.33 1676.79 4254.87 4255.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 6.4e-05 2048 115 1950 196608 70.7335 28.27 698.523 835.428 1633.15 1633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 420 0.000256 4096 150 2175 15360 31.6907 13.9295 118.986 418.29 583.027 583.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 3.2e-05 1024 230 1025 466944 68.8947 26.826 450.933 835.24 1382.11 1382.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 6.4e-05 2048 110 1050 289280 35.5825 28.3521 512.107 838.201 1414.35 1414.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000256 2048 150 5225 43008 13.3702 7.02259 363.566 209.226 593.314 593.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 3.2e-05 2048 190 1000 491520 120.122 55.8921 937.134 1670.27 2783.61 2783.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 0.001024 1024 480 500 13824 0.789184 0.738144 5.41834 49.998 57.0145 57.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 3.2e-05 2048 60 1675 385024 162.639 55.8916 1241.06 1670.35 3130.17 3130.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1050 0.000512 1024 230 950 31232 2.30195 1.67104 24.3295 89.1316 117.54 117.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 6.4e-05 4096 190 2650 153600 136.258 55.5375 1565.33 1670.92 3428.2 3428.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 6.4e-05 2048 115 1950 195840 71.1034 28.3259 1115.35 835.372 2050.35 2050.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 420 0.000256 4096 150 2175 16128 31.5275 13.9443 197.288 418.006 660.897 661.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 3.2e-05 1024 230 1025 470016 68.5348 26.8697 732.396 835.187 1663.2 1663.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 6.4e-05 2048 110 1050 289440 35.6762 28.3423 809.955 838.482 1712.56 1712.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000256 2048 150 5225 43200 13.3508 7.03488 628.719 209.089 858.326 858.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 3.2e-05 2048 190 1000 495360 120.057 56.1748 1498.39 1676.43 3351.25 3351.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 0.001024 1024 480 500 14112 0.800768 0.745664 8.52688 51.3188 61.4655 61.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 3.2e-05 2048 60 1675 387072 162.11 56.0035 2004.5 1670.36 3893.2 3893.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1050 0.000512 1024 230 950 31392 2.29827 1.66486 39.1785 89.9292 133.176 133.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 6.4e-05 4096 190 2650 155520 136.259 55.6995 2535.28 1676.73 4404.14 4404.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 6.4e-05 2048 115 1950 193536 70.5934 28.0182 792.156 828.321 1719.28 1719.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 420 0.000256 4096 150 2175 14976 31.4854 13.8419 132.606 414.803 592.867 592.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 3.2e-05 1024 230 1025 460800 68.687 26.5822 514.743 828.25 1438.47 1438.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 6.4e-05 2048 110 1050 289152 35.5637 28.3293 578.631 837.507 1480.13 1480.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000256 2048 150 5225 42624 13.232 7.00928 446.334 207.479 674.184 674.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 3.2e-05 2048 190 1000 493056 119.403 55.9575 1067.05 1668.35 2910.96 2911.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 0.001024 1024 480 500 13824 0.79456 0.742816 6.17418 51.1898 58.9724 59.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 3.2e-05 2048 60 1675 377856 162.547 55.4127 1401.93 1656.01 3276.12 3276.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1050 0.000512 1024 230 950 31104 2.28147 1.64525 28.0384 88.5211 120.593 120.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 6.4e-05 4096 190 2650 154368 135.786 55.5645 1797.41 1668.82 3657.75 3657.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 6.4e-05 2048 115 1950 197120 71.0008 28.4937 1093.74 838.759 2032.2 2032.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 420 0.000256 4096 150 2175 15360 31.5159 13.8724 182.902 416.323 644.741 644.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 3.2e-05 1024 230 1025 471040 68.8747 26.9218 713.245 838.634 1647.89 1648.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 6.4e-05 2048 110 1050 289600 35.5738 28.4449 789.877 838.81 1692.81 1692.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000256 2048 150 5225 42880 13.2778 6.98122 605.776 208.247 834.412 834.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 3.2e-05 2048 190 1000 496640 119.529 56.0773 1458.59 1677.15 3311.54 3311.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 0.001024 1024 480 500 13920 0.79616 0.741536 8.07501 51.2186 60.9047 60.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 3.2e-05 2048 60 1675 389120 162.356 56.1397 1960.97 1677.05 3856.74 3856.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1050 0.000512 1024 230 950 31040 2.28886 1.64781 37.6696 86.1 127.812 127.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 6.4e-05 4096 190 2650 154880 136.335 55.685 2453.1 1682 4327.29 4327.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 6.4e-05 2048 115 1950 194560 71.4511 28.3158 760.707 839.046 1699.72 1699.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 420 0.000256 4096 150 2175 14080 31.4496 13.7822 119.698 413.229 578.283 578.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 3.2e-05 1024 230 1025 471040 68.7237 26.8809 502.369 838.558 1436.75 1436.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 6.4e-05 2048 110 1050 289280 35.5283 28.3156 552.504 838.719 1455.17 1455.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000256 2048 150 5225 42240 13.1645 6.93453 417.282 206.696 644.203 644.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 3.2e-05 2048 190 1000 496640 119.216 55.9986 1023.01 1676.88 2875.29 2875.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 0.001024 1024 480 500 13760 0.792768 0.743072 5.75459 50.0604 57.4249 57.4981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 3.2e-05 2048 60 1675 389120 162.027 56.0609 1374.41 1676.99 3269.7 3269.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1050 0.000512 1024 230 950 30720 2.27773 1.64362 26.5543 89.9753 120.557 120.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 6.4e-05 4096 190 2650 153600 136.378 55.6017 1702.66 1680.37 3575.18 3575.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 6.4e-05 2048 115 1950 196608 70.313 28.2071 1327.9 832.509 2259.13 2259.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 420 0.000256 4096 150 2175 15360 31.5052 13.8765 224.019 416.784 686.316 686.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 3.2e-05 1024 230 1025 466944 68.4119 26.7276 861.693 832.344 1789.4 1789.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 6.4e-05 2048 110 1050 289152 35.5246 28.3687 957.763 837.706 1859.47 1859.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000256 2048 150 5225 43008 13.2764 7.02109 736.716 208.429 965.579 965.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 3.2e-05 2048 190 1000 494592 119.487 55.918 1765.3 1674.27 3615.17 3615.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 0.001024 1024 480 500 14016 0.79872 0.747712 10.4732 51.264 63.3584 63.4327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 3.2e-05 2048 60 1675 387072 160.971 55.6958 2361.45 1669.14 4247.48 4247.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1050 0.000512 1024 230 950 31104 2.28938 1.66275 45.9955 88.3719 138.43 138.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 6.4e-05 4096 190 2650 155136 135.751 55.5785 2976.78 1675.28 4843.56 4843.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 6.4e-05 2048 115 1950 190464 70.7798 28.1457 864.999 825.515 1789.63 1789.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 420 0.000256 4096 150 2175 13824 31.5797 13.7851 134.863 413.493 593.851 593.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 3.2e-05 1024 230 1025 454656 69.0321 26.4315 562.468 825.027 1483.17 1483.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 6.4e-05 2048 110 1050 288768 35.5708 28.2811 641.071 837.6 1542.63 1542.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000256 2048 150 5225 41472 13.2937 6.98995 473.91 206.823 701.141 701.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 3.2e-05 2048 190 1000 491520 118.932 55.7302 1178.46 1666.32 3019.63 3019.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 0.001024 1024 480 500 13824 0.793792 0.741376 6.84646 50.1016 58.556 58.6277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 3.2e-05 2048 60 1675 380928 160.242 55.0675 1567.63 1654.21 3437.37 3437.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1050 0.000512 1024 230 950 30720 2.28166 1.6425 30.8264 86.6378 121.492 121.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 6.4e-05 4096 190 2650 153600 135.587 55.3636 1988.65 1667.88 3847.64 3847.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 6.4e-05 2048 115 1950 195200 71.0964 28.2706 1318.28 832.686 2250.52 2250.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 420 0.000256 4096 150 2175 16000 31.5256 13.9325 233.65 416.809 696.047 696.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 3.2e-05 1024 230 1025 467200 68.7512 26.8192 860.141 832.581 1788.51 1788.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 6.4e-05 2048 110 1050 289600 35.7541 28.3675 961.806 838.098 1864.13 1864.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000256 2048 150 5225 43200 13.3227 7.1609 742.271 208.484 971.364 971.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 3.2e-05 2048 190 1000 496000 119.695 56.0865 1775.44 1675.23 3626.64 3626.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 0.001024 1024 480 500 14000 0.800256 0.743424 10.6004 51.2733 63.4876 63.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 3.2e-05 2048 60 1675 384000 162.194 56.066 2350.08 1669.22 4237.77 4237.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1050 0.000512 1024 230 950 31200 2.30115 1.65632 46.2133 87.3763 137.653 137.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 6.4e-05 4096 190 2650 155200 136.457 55.7568 2995.54 1675.81 4863.73 4863.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 6.4e-05 2048 115 1950 192000 70.5791 27.9818 875.043 825.25 1799.05 1799.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 420 0.000256 4096 150 2175 14400 31.5701 13.8076 142.475 413.483 601.466 601.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 3.2e-05 1024 230 1025 460800 68.349 26.4988 569.306 824.958 1489.33 1489.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 6.4e-05 2048 110 1050 288800 35.683 28.5694 643.965 838.073 1546.4 1546.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000256 2048 150 5225 41600 13.3371 6.95248 479.194 206.828 706.445 706.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 3.2e-05 2048 190 1000 492800 119.028 55.8917 1180.93 1666.89 3022.94 3023.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 0.001024 1024 480 500 13600 0.794624 0.741376 6.68627 50.1166 58.4104 58.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 3.2e-05 2048 60 1675 371200 163.922 55.1849 1521.38 1654.14 3394.85 3395.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1050 0.000512 1024 230 950 30400 2.29376 1.63878 30.5264 86.6406 121.206 121.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 6.4e-05 4096 190 2650 153600 136.122 55.5442 1989 1668.45 3849.28 3849.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 6.4e-05 2048 115 1950 197120 70.9057 28.3832 1293.57 837.436 2230.5 2230.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 420 0.000256 4096 150 2175 16128 31.5703 13.9524 227.649 419.23 692.527 692.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 3.2e-05 1024 230 1025 465920 69.3956 26.8997 839.498 837.281 1773.29 1773.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 6.4e-05 2048 110 1050 289408 35.5676 28.4237 931.935 838.682 1834.71 1834.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000256 2048 150 5225 43008 13.413 7.07379 715.796 209.706 946.118 946.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 3.2e-05 2048 190 1000 494592 119.702 56.1874 1714.42 1675.73 3566.23 3566.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 0.001024 1024 480 500 13888 0.793856 0.742624 9.76336 50.0786 61.4475 61.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 3.2e-05 2048 60 1675 387072 162.544 56.0261 2299.73 1679.39 4197.91 4198.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1050 0.000512 1024 230 950 30912 2.27955 1.64112 44.6943 90.9093 139.631 139.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 6.4e-05 4096 190 2650 154112 136.322 55.6687 2866.7 1678.81 4737.67 4737.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 6.4e-05 2048 115 1950 193536 70.3654 28.0194 835.139 828.148 1761.87 1762.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 420 0.000256 4096 150 2175 14336 31.535 13.8245 133.068 415.03 593.587 593.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 3.2e-05 1024 230 1025 458752 68.7608 26.5154 540.844 827.819 1464.16 1464.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 6.4e-05 2048 110 1050 288512 35.5481 28.3668 609.175 837.703 1510.9 1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000256 2048 150 5225 41216 13.3646 6.99603 449.568 207.594 677.651 677.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 3.2e-05 2048 190 1000 494592 119.615 56.0494 1123.54 1675.42 2974.82 2974.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 0.001024 1024 480 500 13888 0.796736 0.749568 6.56022 51.2861 59.4641 59.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 3.2e-05 2048 60 1675 372736 163.914 55.2369 1449.03 1655.51 3323.92 3324.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1050 0.000512 1024 230 950 30464 2.29645 1.6481 28.6819 86.2752 119.012 119.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 6.4e-05 4096 190 2650 154112 136.044 55.5827 1874.14 1675.28 3741.21 3741.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 6.4e-05 2048 115 1950 195840 71.0988 28.3856 1245.96 835.217 2180.86 2181.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 420 0.000256 4096 150 2175 15360 31.7622 13.9469 210.16 418.15 674.147 674.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 3.2e-05 1024 230 1025 468480 68.9129 26.8739 815.966 835.053 1747.02 1747.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 6.4e-05 2048 110 1050 288960 35.6862 28.3987 900.93 837.864 1802.98 1803.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000256 2048 150 5225 43200 13.373 7.02918 695.978 209.165 925.678 925.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 3.2e-05 2048 190 1000 491520 120.145 55.9684 1649.68 1670.14 3496.12 3496.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 0.001024 1024 480 500 13680 0.792032 0.74128 9.26451 50.0014 60.8715 60.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 3.2e-05 2048 60 1675 384000 162.96 55.9976 2204.01 1670.19 4093.37 4093.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1050 0.000512 1024 230 950 31200 2.30563 1.66298 43.4076 88.9195 136.401 136.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 6.4e-05 4096 190 2650 153600 136.593 55.6136 2762.42 1670.36 4625.15 4625.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 6.4e-05 2048 115 1950 192000 70.4148 27.9286 809.971 825.44 1733.95 1734.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 420 0.000256 4096 150 2175 13440 31.7019 13.8015 120.874 413.747 580.255 580.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 3.2e-05 1024 230 1025 460800 68.2479 26.4991 531.005 825.09 1451.05 1451.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 6.4e-05 2048 110 1050 288960 35.5676 28.3218 595.506 838.253 1497.75 1497.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000256 2048 150 5225 42240 13.2053 6.94067 449.392 206.954 676.618 676.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 3.2e-05 2048 190 1000 491520 120.02 55.9084 1096.09 1670.61 2942.81 2942.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 0.001024 1024 480 500 13440 0.792864 0.745472 6.30851 51.2186 59.1384 59.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 3.2e-05 2048 60 1675 368640 164.525 55.2809 1409.92 1650.08 3280.03 3280.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1050 0.000512 1024 230 950 30720 2.28621 1.64432 28.6907 82.4956 115.222 115.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 6.4e-05 4096 190 2650 153600 136.271 55.5914 1845.85 1671.26 3709.13 3709.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 6.4e-05 2048 115 1950 196608 70.7356 28.289 1195.14 836.131 2130.48 2130.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 420 0.000256 4096 150 2175 15360 31.681 13.9385 201.238 418.754 665.739 665.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 3.2e-05 1024 230 1025 466944 68.938 26.8304 774.908 835.93 1706.82 1706.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 6.4e-05 2048 110 1050 289280 35.57 28.3059 861.351 839.543 1764.88 1764.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000256 2048 150 5225 43008 13.3498 7.01776 661.491 209.404 891.391 891.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 3.2e-05 2048 190 1000 491520 120.051 55.8714 1573.13 1673.23 3422.48 3422.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 0.001024 1024 480 500 13824 0.790528 0.742624 9.21574 50.0222 60.8411 60.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 3.2e-05 2048 60 1675 385024 162.559 55.8838 2108.56 1671.68 3998.9 3999.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1050 0.000512 1024 230 950 31232 2.2999 1.66643 41.4375 90.1604 135.67 135.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 6.4e-05 4096 190 2650 153600 136.228 55.5308 2646.79 1674.35 4513.07 4513.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 6.4e-05 2048 115 1950 196608 70.7518 28.2721 845.684 836.274 1781.17 1781.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 420 0.000256 4096 150 2175 14336 31.9703 13.9448 132.586 419.236 597.863 597.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 3.2e-05 1024 230 1025 458752 70.2121 26.8179 536.104 835.922 1469.27 1469.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 6.4e-05 2048 110 1050 287744 35.5086 28.3075 605.6 836.217 1505.73 1505.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000256 2048 150 5225 43008 13.4142 7.03283 467.191 209.696 697.46 697.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 3.2e-05 2048 190 1000 491520 120.146 55.8607 1117.66 1672.76 2966.62 2966.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 0.001024 1024 480 500 13312 0.789792 0.739008 6.36109 49.8415 57.8036 57.8763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 3.2e-05 2048 60 1675 376832 165.831 55.856 1472.23 1671.71 3365.86 3366.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1050 0.000512 1024 230 950 29696 2.27178 1.61626 27.9718 88.9586 120.921 121.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 6.4e-05 4096 190 2650 151552 136.548 55.5438 1868.95 1672.32 3733.53 3733.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 540 6.4e-05 2048 115 1952 199680 70.3482 28.3156 888.56 837.831 1825.26 1825.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 420 0.000256 4096 150 2176 15104 31.8698 13.9488 237.916 419.101 702.966 703.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 930 3.2e-05 1024 230 1024 473088 68.4853 26.8798 568.521 837.778 1501.89 1502.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1150 6.4e-05 2048 110 1056 288512 35.8562 28.3692 1165.35 838.109 2067.79 2067.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000256 2048 150 5216 43776 13.3026 7.10454 491.912 209.634 722.085 722.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 910 3.2e-05 2048 190 1024 490496 121.751 55.9845 1913.7 1675.38 3767 3767.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1310 0.001024 1024 480 512 14208 0.795296 0.746048 12.1665 51.2575 65.0393 65.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 3.2e-05 2048 60 1696 391168 161.832 56.1604 1589.76 1675.32 3483.29 3483.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1050 0.000512 1024 230 960 31104 2.29555 1.66502 29.8419 89.8214 123.722 123.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 6.4e-05 4096 190 2656 155648 135.875 55.5766 1979.7 1675.4 3846.72 3846.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 540 6.4e-05 2048 115 1952 198656 70.2934 28.2911 570.385 835.276 1504.44 1504.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 420 0.000256 4096 150 2176 14848 31.9013 13.9247 259.382 417.983 723.322 723.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 930 3.2e-05 1024 230 1024 471040 68.3552 26.8247 365.109 835.18 1295.68 1295.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1150 6.4e-05 2048 110 1056 288256 36.0054 28.2849 1160.4 837.956 2062.75 2062.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000256 2048 150 5216 43520 13.3072 7.01827 315.002 209.066 544.524 544.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 910 3.2e-05 2048 190 1024 489472 122.286 55.9871 2156.08 1675.64 4010.19 4010.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1310 0.001024 1024 480 512 14208 0.79872 0.749568 12.1856 51.306 65.1147 65.1898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 3.2e-05 2048 60 1696 389120 161.794 56.0128 1018.86 1670.24 2907.13 2907.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1050 0.000512 1024 230 960 30976 2.30285 1.66912 19.5646 90.3068 113.939 114.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 590 6.4e-05 4096 190 2656 155648 136.216 55.5946 2971.69 1675.81 4839.47 4839.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 6.4e-05 2048 115 1952 199680 70.6043 28.3958 907.736 838.549 1845.48 1845.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 420 0.000256 4096 150 2176 15040 31.9847 13.9731 147.128 419.502 612.717 612.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 3.2e-05 1024 230 1024 473600 68.5793 26.9455 580.302 838.473 1514.51 1514.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1150 6.4e-05 2048 110 1056 288320 35.8363 28.3586 760.256 838.568 1663.12 1663.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000256 2048 150 5216 43520 13.4187 7.09088 499.116 210.501 730.257 730.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 3.2e-05 2048 190 1024 490240 121.677 56.2278 1194.67 1676.75 3049.5 3049.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 0.001024 1024 480 512 14160 0.797696 0.743424 6.86698 51.2772 59.7571 59.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 3.2e-05 2048 60 1696 391680 162.155 56.2779 1624.88 1676.93 3520.46 3520.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1050 0.000512 1024 230 960 31040 2.30442 1.68522 30.7208 90.7925 125.605 125.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 6.4e-05 4096 190 2656 155520 136.478 55.716 2010.53 1677.09 3879.99 3880.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 6.4e-05 2048 115 1952 199680 70.4675 28.4892 584.611 838.551 1522.32 1522.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 420 0.000256 4096 150 2176 14080 31.8009 13.867 89.2055 416.227 551.226 551.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 930 3.2e-05 1024 230 1024 471040 68.9498 26.9267 373.576 838.421 1308.08 1308.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1150 6.4e-05 2048 110 1056 288320 35.7065 28.4861 582.879 838.474 1485.65 1485.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000256 2048 150 5216 42880 13.2849 6.98147 317.686 208.192 546.273 546.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 910 3.2e-05 2048 190 1024 488960 122.042 56.0701 1853.23 1677.39 3708.93 3709.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1310 0.001024 1024 480 512 14080 0.795392 0.74576 12.6938 51.2111 65.5216 65.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 3.2e-05 2048 60 1696 389120 162.618 56.0653 1041.98 1680.82 2941.7 2941.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1050 0.000512 1024 230 960 30720 2.29709 1.65021 19.8097 90.5252 114.382 114.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 6.4e-05 4096 190 2656 154880 136.376 55.6646 1288.76 1676.85 3157.83 3157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 6.4e-05 2048 115 1952 198144 70.729 28.4836 979.137 837.19 1915.73 1915.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 420 0.000256 4096 150 2176 14976 31.831 13.9489 158.083 418.861 622.852 622.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 3.2e-05 1024 230 1024 473088 68.334 26.898 624.886 837.134 1557.47 1557.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 6.4e-05 2048 110 1056 288384 35.6249 28.3623 704.807 838.78 1607.68 1607.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000256 2048 150 5216 43392 13.3347 7.03267 540.569 209.517 770.583 770.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 3.2e-05 2048 190 1024 489984 120.979 55.9805 1290.71 1674.04 3141.91 3142.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 0.001024 1024 480 512 14112 0.797984 0.741952 7.53888 51.2172 60.369 60.4426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 3.2e-05 2048 60 1696 390144 161.731 55.9739 1759.55 1674.21 3651.69 3651.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1050 0.000512 1024 230 960 31104 2.30003 1.67117 33.5127 86.6307 124.235 124.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 6.4e-05 4096 190 2656 155136 136.097 55.6564 2169.42 1674.27 4035.61 4035.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 6.4e-05 2048 115 1952 196608 70.3197 28.1581 622.727 832.503 1553.9 1554.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 420 0.000256 4096 150 2176 14592 31.6749 13.8752 99.7136 416.7 562.091 562.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 3.2e-05 1024 230 1024 466944 68.3779 26.7301 400.124 832.341 1327.78 1327.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 6.4e-05 2048 110 1056 288000 35.5939 28.415 595.492 837.584 1497.18 1497.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000256 2048 150 5216 43008 13.2798 6.98598 342.022 208.43 570.849 570.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 3.2e-05 2048 190 1024 488448 121.03 55.9122 824.745 1672.74 2674.62 2674.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 0.001024 1024 480 512 14016 0.797472 0.745472 4.97962 51.2637 57.859 57.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 3.2e-05 2048 60 1696 387072 161.024 55.6302 1112.28 1667.87 2997.03 2997.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1050 0.000512 1024 230 960 30720 2.29958 1.67981 21.8197 89.7065 115.603 115.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 6.4e-05 4096 190 2656 155136 135.801 55.5991 1383.4 1673 3247.96 3248.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 6.4e-05 2048 115 1952 198912 70.7136 28.3666 966.576 837.219 1903.08 1903.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 420 0.000256 4096 150 2176 14784 31.9504 13.9699 154.847 418.901 619.799 619.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 3.2e-05 1024 230 1024 473088 68.4457 26.9247 621.832 837.131 1554.56 1554.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 6.4e-05 2048 110 1056 288288 35.7804 28.4057 695.763 838.422 1598.48 1598.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000256 2048 150 5216 43456 13.3905 7.05946 530.907 209.532 761.019 761.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 3.2e-05 2048 190 1024 489216 121.531 56.0576 1272.43 1674.03 3124.24 3124.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 0.001024 1024 480 512 14112 0.796384 0.745472 7.25312 51.2074 60.0751 60.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 3.2e-05 2048 60 1696 390656 162.034 56.0338 1725.44 1674.05 3617.78 3617.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1050 0.000512 1024 230 960 31136 2.31107 1.66518 33.4137 90.6355 128.15 128.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 6.4e-05 4096 190 2656 155008 136.444 55.7074 2125.41 1674.17 3991.9 3992.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 6.4e-05 2048 115 1952 197120 70.9365 28.4327 612.787 837.477 1549.84 1549.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 420 0.000256 4096 150 2176 14336 31.9927 13.959 97.8057 419.242 563.136 563.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 3.2e-05 1024 230 1024 473088 68.2516 26.8964 397.405 837.292 1330.06 1330.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 6.4e-05 2048 110 1056 288064 35.6478 28.3279 449.861 838.618 1352.56 1352.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000256 2048 150 5216 43008 13.4229 7.05331 336.007 209.7 566.316 566.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 3.2e-05 2048 190 1024 487424 121.377 56.1053 821.54 1675.03 2674.24 2674.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 0.001024 1024 480 512 13888 0.794112 0.741056 4.74499 50.0837 56.4358 56.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 3.2e-05 2048 60 1696 387072 162.63 55.9967 1096.31 1677.8 2992.96 2993.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1050 0.000512 1024 230 960 30464 2.29024 1.64176 20.9531 87.757 112.758 112.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 6.4e-05 4096 190 2656 154112 136.476 55.662 1366 1698.18 3256.49 3256.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 6.4e-05 2048 115 1952 198912 70.7044 28.4291 506.578 837.524 1443.43 1443.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 420 0.000256 4096 150 2176 14784 31.9913 13.9756 82.8482 419.493 548.441 548.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 3.2e-05 1024 230 1024 473088 68.3663 27.0917 325.661 837.275 1258.61 1258.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1150 6.4e-05 2048 110 1056 287616 35.8341 28.3558 549.855 837.443 1451.6 1451.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000256 2048 150 5216 43008 13.456 7.11066 275.37 209.829 505.897 506.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 3.2e-05 2048 190 1024 489216 121.356 56.0768 680.732 1674.34 2542.3 2542.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 0.001024 1024 480 512 13776 0.792192 0.744864 4.0528 50.0104 55.6703 55.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 3.2e-05 2048 60 1696 387072 162.701 56.0514 896.765 1677.4 2793.14 2793.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1050 0.000512 1024 230 960 30240 2.28608 1.65418 17.3218 89.6255 110.989 111.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 6.4e-05 4096 190 2656 153216 136.955 55.7138 1121.38 1674.81 2989.03 2989.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 6.4e-05 2048 115 1952 198656 70.3216 28.2685 975.452 835.954 1910.19 1910.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 420 0.000256 4096 150 2176 14848 31.7739 13.9139 157.664 418.301 621.779 621.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 3.2e-05 1024 230 1024 471040 68.3274 27.0964 624.035 835.859 1555.54 1555.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 6.4e-05 2048 110 1056 288256 35.6224 28.2768 709.918 838.758 1612.68 1612.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000256 2048 150 5216 43520 13.299 7.00826 517.483 209.236 747.154 747.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 3.2e-05 2048 190 1024 489472 121.34 55.9874 1301.63 1676.99 3156.13 3156.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 0.001024 1024 480 512 14208 0.798784 0.7496 7.57894 51.3277 60.529 60.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 3.2e-05 2048 60 1696 389120 161.708 55.8662 1746.42 1671.56 3635.78 3635.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1050 0.000512 1024 230 960 30976 2.29942 1.67069 33.3146 90.3079 127.709 127.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 6.4e-05 4096 190 2656 155648 135.97 55.5877 2176.91 1677.33 4045.96 4046.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 6.4e-05 2048 115 1952 196608 70.7296 28.2768 647.707 835.306 1582.21 1582.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 420 0.000256 4096 150 2176 14336 31.9059 13.9305 103.684 418.224 567.873 567.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 3.2e-05 1024 230 1024 466944 68.8948 26.8243 413.833 835.112 1344.88 1345.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 6.4e-05 2048 110 1056 288256 35.6342 28.3592 478.354 837.985 1380.43 1380.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000256 2048 150 5216 43008 13.3752 7.06054 328.265 209.197 558.025 558.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 3.2e-05 2048 190 1024 487424 121.111 55.9167 874.328 1670.01 2721.56 2721.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 0.001024 1024 480 512 13824 0.792576 0.741376 5.09181 49.9946 56.6918 56.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 3.2e-05 2048 60 1696 385024 162.693 55.8778 1158.04 1673.28 3050.1 3050.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1050 0.000512 1024 230 960 30720 2.31494 1.67114 22.4007 89.1246 115.631 115.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 6.4e-05 4096 190 2656 153600 136.215 55.5336 1453.88 1672.29 3318.08 3318.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 6.4e-05 2048 115 1952 190464 70.7736 28.0446 520.637 824.34 1443.99 1444.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 420 0.000256 4096 150 2176 13824 31.5759 13.7751 83.0686 413.004 541.552 541.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 3.2e-05 1024 230 1024 454656 69.0594 26.4426 334.267 824.061 1254.05 1254.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 6.4e-05 2048 110 1056 287232 35.6649 28.2808 396.974 836.615 1297.64 1297.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000256 2048 150 5216 41472 13.2985 7.03258 264.755 206.591 491.807 491.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 3.2e-05 2048 190 1024 485376 120.719 55.7368 722.728 1664.53 2563.91 2564.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 0.001024 1024 480 512 13824 0.794624 0.741536 4.28851 50.0762 55.9715 56.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 3.2e-05 2048 60 1696 380928 160.278 55.1629 947.784 1649.75 2813.18 2813.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1050 0.000512 1024 230 960 29952 2.29626 1.64269 18.3132 85.5276 107.897 107.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 6.4e-05 4096 190 2656 153600 135.623 55.4025 1199.15 1668.59 3058.92 3059.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 6.4e-05 2048 115 1952 198144 70.5338 28.3641 1391.17 834.627 2324.9 2325.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 420 0.000256 4096 150 2176 14976 31.8069 13.9426 225.194 417.663 688.732 688.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 3.2e-05 1024 230 1024 470016 68.5513 26.8757 892.469 834.519 1822.63 1822.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 6.4e-05 2048 110 1056 288000 35.7499 28.3386 999.386 837.754 1901.33 1901.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000256 2048 150 5216 43200 13.3492 7.024 761.152 208.917 990.572 990.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 3.2e-05 2048 190 1024 490752 121.163 56.0959 1832.45 1674.99 3684.89 3685.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 0.001024 1024 480 512 14112 0.79872 0.74752 10.6391 51.2964 63.5544 63.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 3.2e-05 2048 60 1696 387072 162.112 55.9186 2459.19 1668.83 4346.29 4346.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1050 0.000512 1024 230 960 31104 2.3032 1.65949 48.2377 86.725 139.039 139.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 6.4e-05 4096 190 2656 155520 136.196 55.7039 3059.42 1677.53 4929.02 4929.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 6.4e-05 2048 115 1952 193536 70.5928 28.0332 856.74 828.507 1784.07 1784.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 420 0.000256 4096 150 2176 13824 31.7345 13.8431 131.886 414.894 592.488 592.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 3.2e-05 1024 230 1024 460800 68.6844 26.5781 552.124 828.299 1475.9 1476.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 6.4e-05 2048 110 1056 288000 35.6237 28.3339 628.434 837.712 1530.2 1530.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000256 2048 150 5216 42624 13.2333 6.95827 472.878 207.528 700.727 700.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 3.2e-05 2048 190 1024 488448 120.668 55.8846 1156.93 1669.84 3003.52 3003.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 0.001024 1024 480 512 13824 0.793472 0.746144 6.97331 51.1949 59.7799 59.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 3.2e-05 2048 60 1696 377856 162.485 55.3748 1522.72 1656.58 3397.38 3397.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1050 0.000512 1024 230 960 30528 2.29232 1.64758 30.3274 89.5941 123.98 124.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 6.4e-05 4096 190 2656 154368 135.835 55.5688 1969.36 1669.19 3830.13 3830.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 6.4e-05 2048 115 1952 193536 71.7046 28.381 712.403 835.582 1648.27 1648.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 420 0.000256 4096 150 2176 13824 32.0873 13.9572 111.475 418.717 576.368 576.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 3.2e-05 1024 230 1024 470016 68.5698 26.8718 474.399 835.272 1405.33 1405.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 6.4e-05 2048 110 1056 287712 35.777 28.3361 526.989 837.835 1429.04 1429.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000256 2048 150 5216 43200 13.3931 7.15043 403.1 209.439 633.214 633.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 3.2e-05 2048 190 1024 483840 121.959 56.1443 954.369 1670.32 2802.98 2803.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 0.001024 1024 480 512 13392 0.78944 0.73616 5.46381 49.8812 56.9419 57.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 3.2e-05 2048 60 1696 387072 162.231 56.002 1299.64 1673.74 3191.83 3192.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1050 0.000512 1024 230 960 30240 2.27866 1.60973 25.2756 85.805 115.084 115.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 6.4e-05 4096 190 2656 152064 136.854 55.6483 1587.91 1673.06 3453.63 3453.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 6.4e-05 2048 115 1952 199680 70.4057 28.3332 1304.31 838.756 2242.01 2242.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 420 0.000256 4096 150 2176 14080 31.7754 13.874 197.73 416.328 659.839 659.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 3.2e-05 1024 230 1024 471040 68.8854 26.921 831.372 838.633 1766.03 1766.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 6.4e-05 2048 110 1056 288320 35.6403 28.322 933.089 838.802 1835.96 1836.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000256 2048 150 5216 42880 13.2738 6.98198 706.172 208.254 934.812 934.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 3.2e-05 2048 190 1024 488960 121.315 56.0415 1706.24 1677.05 3560.84 3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 0.001024 1024 480 512 14080 0.794624 0.74704 10.324 51.2203 63.16 63.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 3.2e-05 2048 60 1696 389120 162.352 56.0418 2310.69 1677.05 4206.36 4206.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1050 0.000512 1024 230 960 30720 2.29376 1.64659 44.3963 88.2015 136.653 136.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 6.4e-05 4096 190 2656 154880 136.245 55.6604 2870.79 1677.26 4740.12 4740.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 6.4e-05 2048 115 1952 199680 70.3503 28.3402 880.749 838.886 1818.52 1818.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 420 0.000256 4096 150 2176 12800 31.7778 13.783 122.255 413.278 581.225 581.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 3.2e-05 1024 230 1024 471040 68.7748 26.8872 555.185 838.655 1489.72 1489.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 6.4e-05 2048 110 1056 288000 35.6061 28.3012 626.118 838.958 1529.09 1529.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000256 2048 150 5216 42240 13.1768 6.9673 467.573 206.719 694.566 694.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 3.2e-05 2048 190 1024 486400 121.701 56.0049 1136.44 1677.09 2991.43 2991.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 0.001024 1024 480 512 13760 0.79248 0.741344 6.68752 50.0573 58.3513 58.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 3.2e-05 2048 60 1696 389120 162.069 55.9924 1545.7 1677.16 3441.15 3441.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1050 0.000512 1024 230 960 30080 2.28864 1.64454 29.4479 88.9236 122.426 122.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 6.4e-05 4096 190 2656 153600 136.358 55.5812 1912.96 1677.51 3782.58 3782.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 6.4e-05 2048 115 1952 192000 70.4131 27.9294 708.817 825.347 1632.7 1632.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 420 0.000256 4096 150 2176 13440 31.6919 13.7972 107.488 413.707 566.81 566.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 3.2e-05 1024 230 1024 460800 68.2107 26.6157 457.971 825.018 1378.03 1378.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 6.4e-05 2048 110 1056 288000 35.6256 28.3106 523.438 838.166 1425.64 1425.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000256 2048 150 5216 42240 13.2165 6.94736 390.635 206.93 617.861 617.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 3.2e-05 2048 190 1024 483840 121.757 55.9137 947.746 1670.42 2796.03 2796.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 0.001024 1024 480 512 13920 0.796288 0.741568 5.5193 51.2198 58.3476 58.4233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 3.2e-05 2048 60 1696 368640 164.518 55.1746 1233.06 1649.88 3102.85 3103.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1050 0.000512 1024 230 960 29760 2.30352 1.64237 24.3372 88.8559 117.258 117.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 6.4e-05 4096 190 2656 153600 136.226 55.5923 1616.57 1671.13 3479.69 3479.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 6.4e-05 2048 115 1952 196608 70.3325 28.161 1219.93 833.443 2152.07 2152.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 420 0.000256 4096 150 2176 14592 31.6724 13.8788 194.375 417.103 657.162 657.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 3.2e-05 1024 230 1024 466944 68.4147 26.7284 785.94 833.165 1714.47 1714.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 6.4e-05 2048 110 1056 288000 35.5859 28.3297 884.296 838.498 1786.82 1786.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000256 2048 150 5216 43008 13.2863 7.16106 670.672 208.63 899.882 899.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 3.2e-05 2048 190 1024 488448 120.982 55.9887 1617.1 1674.51 3468.78 3468.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 0.001024 1024 480 512 14016 0.798496 0.750272 9.41443 51.2879 62.3249 62.3989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 3.2e-05 2048 60 1696 387072 161.043 55.6263 2178.58 1670.05 4065.53 4065.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1050 0.000512 1024 230 960 30720 2.29574 1.66502 42.3299 85.2685 131.675 131.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 6.4e-05 4096 190 2656 155136 135.77 55.577 2705.57 1677.7 4574.78 4574.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 6.4e-05 2048 115 1952 190464 70.7736 27.9224 766.351 824.529 1689.77 1689.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 420 0.000256 4096 150 2176 13824 31.5492 13.7769 119.282 413.113 577.851 577.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 3.2e-05 1024 230 1024 454656 69.0724 26.9807 496.084 824.257 1416.61 1416.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 6.4e-05 2048 110 1056 287232 35.6755 28.309 570.468 836.792 1471.35 1471.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000256 2048 150 5216 41472 13.3118 6.94448 419.438 206.626 646.45 646.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 3.2e-05 2048 190 1024 485376 120.667 55.6835 1043.92 1664.83 2885.28 2885.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 0.001024 1024 480 512 13824 0.793632 0.740992 6.27341 50.08 57.9601 58.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 3.2e-05 2048 60 1696 380928 160.254 55.0692 1397.42 1651.92 3264.89 3265.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1050 0.000512 1024 230 960 29952 2.29424 1.6409 27.1418 85.5329 116.731 116.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 6.4e-05 4096 190 2656 153600 135.568 55.3482 1753.49 1666.96 3611.54 3611.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 6.4e-05 2048 115 1952 184320 71.2019 27.7012 648.294 817.087 1564.48 1564.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 420 0.000256 4096 150 2176 11520 31.7529 13.6781 88.378 409.758 543.695 543.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 3.2e-05 1024 230 1024 442368 69.6658 26.2623 420.34 816.665 1333.15 1333.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 6.4e-05 2048 110 1056 288000 35.59 28.34 499.499 838.906 1402.44 1402.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000256 2048 150 5216 41472 13.0991 6.90621 365.33 204.959 590.426 590.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 3.2e-05 2048 190 1024 479232 120.879 55.2954 894.661 1657.86 2728.95 2729.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 0.001024 1024 480 512 13248 0.790528 0.741376 4.9728 49.9693 56.546 56.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 3.2e-05 2048 60 1696 368640 161.391 54.7901 1170.76 1633.25 3020.4 3020.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1050 0.000512 1024 230 960 29952 2.27661 1.62202 23.4758 86.9787 114.464 114.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 6.4e-05 4096 190 2656 152064 135.132 55.1565 1496.69 1658.63 3345.77 3345.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 6.4e-05 2048 115 1952 195200 71.0905 28.3084 1193.4 833.652 2126.65 2126.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 420 0.000256 4096 150 2176 14400 31.9061 13.9324 189.28 417.41 652.661 652.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 3.2e-05 1024 230 1024 467200 68.7439 26.8157 771.834 833.507 1701.12 1701.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 6.4e-05 2048 110 1056 288400 35.8238 28.3866 871.05 839.13 1774.49 1774.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000256 2048 150 5216 43200 13.3482 7.11827 662.73 208.729 892.054 892.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 3.2e-05 2048 190 1024 489600 121.48 56.0942 1591.88 1676.92 3446.56 3446.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 0.001024 1024 480 512 14000 0.799136 0.74752 9.45568 51.3028 62.3765 62.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 3.2e-05 2048 60 1696 384000 162.208 55.8325 2123.49 1671.61 4013.36 4013.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1050 0.000512 1024 230 960 30800 2.31235 1.65683 41.7336 87.4428 133.259 133.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 6.4e-05 4096 190 2656 155200 136.422 55.7477 2670.99 1677.83 4541.15 4541.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 6.4e-05 2048 115 1952 192000 70.548 27.9695 815.414 825.323 1739.45 1739.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 420 0.000256 4096 150 2176 12800 31.9155 13.8137 117.936 413.526 577.32 577.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 3.2e-05 1024 230 1024 460800 68.3635 27.1176 527.744 825.028 1448.47 1448.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 6.4e-05 2048 110 1056 288000 35.7291 28.3348 603.781 838.184 1506.13 1506.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000256 2048 150 5216 41600 13.3398 6.95088 442.878 206.847 670.146 670.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 3.2e-05 2048 190 1024 486400 120.829 56.0004 1105.46 1667.03 2949.51 2949.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 0.001024 1024 480 512 13600 0.794688 0.743456 6.21181 50.117 57.9386 58.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 3.2e-05 2048 60 1696 371200 163.901 55.1692 1441.49 1649.87 3310.65 3310.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1050 0.000512 1024 230 960 30400 2.2928 1.6384 29.1318 86.6526 119.831 119.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 6.4e-05 4096 190 2656 153600 136.128 55.5336 1866.87 1670.62 3729.32 3729.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 6.4e-05 2048 115 1952 192000 70.6513 27.9859 679.38 825.602 1603.82 1603.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 420 0.000256 4096 150 2176 12000 32.0708 13.8327 93.4106 414.133 553.576 553.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 3.2e-05 1024 230 1024 460800 68.3844 26.525 440.694 825.176 1360.99 1361.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 6.4e-05 2048 110 1056 288000 35.8197 28.3704 502.29 838.42 1405 1405.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000256 2048 150 5216 40800 13.4056 6.99962 362.238 207.118 589.891 589.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 3.2e-05 2048 190 1024 489600 121.632 56.1706 922.96 1675.91 2776.87 2777.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 0.001024 1024 480 512 13800 0.800768 0.74624 5.37923 51.2995 58.2992 58.3721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 3.2e-05 2048 60 1696 364800 166.06 55.2749 1175 1650.17 3046.72 3046.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1050 0.000512 1024 230 960 30000 2.31174 1.64656 23.92 86.8233 114.815 114.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 6.4e-05 4096 190 2656 153600 136.923 55.7526 1543.24 1676.78 3412.86 3412.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 6.4e-05 2048 115 1952 197120 70.9173 28.4772 1169.2 836.792 2105.59 2105.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 420 0.000256 4096 150 2176 14336 32.0048 13.9524 183.384 419.041 648.512 648.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 3.2e-05 1024 230 1024 473088 68.279 26.8919 758.437 836.625 1690.45 1690.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 6.4e-05 2048 110 1056 288064 35.6434 28.3283 849.915 838.114 1752.11 1752.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000256 2048 150 5216 43008 13.4025 7.0431 644.78 209.539 874.896 875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 3.2e-05 2048 190 1024 487424 121.386 56.0204 1552 1673.17 3402.78 3402.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 0.001024 1024 480 512 13888 0.793472 0.740672 8.97974 50.0631 60.6484 60.7246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 3.2e-05 2048 60 1696 387072 162.575 55.986 2095.26 1673.21 3987.26 3987.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1050 0.000512 1024 230 960 30464 2.28954 1.64461 39.9991 88.7635 132.818 132.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 6.4e-05 4096 190 2656 154112 136.291 55.6524 2597.71 1673.34 4463.16 4463.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 6.4e-05 2048 115 1952 193536 70.3434 28.0757 802.777 828.054 1729.45 1729.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 420 0.000256 4096 150 2176 12544 31.8909 13.8179 112.633 414.992 573.46 573.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 3.2e-05 1024 230 1024 458752 68.7138 26.6015 512.203 827.733 1435.46 1435.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 6.4e-05 2048 110 1056 287616 35.5927 28.2829 588.112 837.603 1489.69 1489.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000256 2048 150 5216 41216 13.3737 7.02064 432.786 207.583 660.893 661.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 3.2e-05 2048 190 1024 487424 121.2 55.9885 1083.15 1674.5 2935.03 2935.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 0.001024 1024 480 512 13888 0.797152 0.744832 6.18541 51.286 59.0867 59.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 3.2e-05 2048 60 1696 372736 163.936 55.2468 1414.82 1655.33 3289.55 3289.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1050 0.000512 1024 230 960 30464 2.29251 1.64742 28.2389 87.3076 119.606 119.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 6.4e-05 4096 190 2656 154112 136.067 55.5848 1819.47 1675.09 3686.38 3686.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 6.4e-05 2048 115 1952 193536 71.6926 28.3777 662.15 837.413 1599.83 1600
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 420 0.000256 4096 150 2176 10752 31.5938 13.5217 82.4176 405.617 533.281 533.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 3.2e-05 1024 230 1024 473088 68.3625 26.9125 437.556 836.768 1369.82 1369.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 6.4e-05 2048 110 1056 287616 35.6406 28.3626 484.667 837.182 1385.95 1386.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000256 2048 150 5216 40320 13.0535 6.81779 346.539 202.887 569.428 569.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 3.2e-05 2048 190 1024 483840 122.279 56.0386 880.964 1673.34 2732.81 2732.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 0.001024 1024 480 512 13440 0.786432 0.730784 5.26656 49.762 56.6191 56.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 3.2e-05 2048 60 1696 387072 162.659 56.0252 1201.01 1673.42 3093.33 3093.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1050 0.000512 1024 230 960 29568 2.25984 1.59846 22.7145 84.7476 111.435 111.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 6.4e-05 4096 190 2656 150528 137.151 55.6566 1454.82 1674.24 3322.04 3322.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 6.4e-05 2048 115 1952 195840 71.1018 28.3924 1137.51 835.341 2072.54 2072.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 420 0.000256 4096 150 2176 14400 31.96 13.9496 180.964 418.214 645.217 645.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 3.2e-05 1024 230 1024 468480 68.9065 26.8701 728.273 835.159 1659.43 1659.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 6.4e-05 2048 110 1056 288000 35.7366 28.3335 828.85 837.975 1731 1731.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000256 2048 150 5216 43200 13.3732 7.03283 632.411 209.189 862.136 862.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 3.2e-05 2048 190 1024 487680 121.139 55.9338 1515.23 1670.27 3362.77 3362.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 0.001024 1024 480 512 13920 0.793504 0.739648 8.96771 50.0082 60.5791 60.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 3.2e-05 2048 60 1696 384000 162.981 56.0453 2031.18 1689.19 3939.62 3939.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1050 0.000512 1024 230 960 30720 2.31635 1.66768 39.2915 87.8778 131.272 131.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 6.4e-05 4096 190 2656 153600 136.628 55.6276 2553.98 1670.58 4416.97 4417.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 6.4e-05 2048 115 1952 192000 70.4039 27.9556 802.629 824.656 1725.84 1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 420 0.000256 4096 150 2176 13440 31.7013 13.8052 121.977 413.36 580.976 581.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 3.2e-05 1024 230 1024 460800 68.2084 26.4685 519.893 824.356 1439.14 1439.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 6.4e-05 2048 110 1056 288000 35.6158 28.3099 594.182 837.459 1495.67 1495.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000256 2048 150 5216 42240 13.2132 6.94477 443.586 206.755 670.631 670.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 3.2e-05 2048 190 1024 483840 121.745 55.9332 1076.42 1669.74 2924.04 2924.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 0.001024 1024 480 512 13920 0.797856 0.741376 6.16368 51.1937 58.9702 59.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 3.2e-05 2048 60 1696 368640 164.511 55.2161 1396.39 1651.98 3268.33 3268.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1050 0.000512 1024 230 960 29760 2.30611 1.64262 27.4882 87.705 119.258 119.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 6.4e-05 4096 190 2656 153600 136.279 55.5975 1806.33 1669.67 3668.05 3668.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 6.4e-05 2048 115 1952 195840 71.1146 28.4295 677.075 836.078 1612.89 1613.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 420 0.000256 4096 150 2176 14400 32.0805 13.9722 109.38 419.538 575.099 575.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 3.2e-05 1024 230 1024 460800 70.0118 26.8857 430.115 835.576 1362.8 1362.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 6.4e-05 2048 110 1056 286560 35.7114 28.3564 488.084 836.064 1388.32 1388.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000256 2048 150 5216 43200 13.4324 7.05331 374.868 209.856 605.337 605.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 3.2e-05 2048 190 1024 483840 122.016 56.0087 891.511 1670.93 2740.65 2740.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 0.001024 1024 480 512 12960 0.786432 0.729568 5.18246 49.6856 56.4554 56.5309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 3.2e-05 2048 60 1696 368640 168.299 56.027 1158.63 1671.05 3054.22 3054.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1050 0.000512 1024 230 960 28800 2.27206 1.58918 22.9902 88.4255 115.392 115.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 6.4e-05 4096 190 2656 149760 137.326 55.6914 1477.7 1673.9 3344.78 3344.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 6.4e-05 2048 115 1952 196608 70.7092 28.2765 1151.94 836.151 2087.27 2087.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 420 0.000256 4096 150 2176 14336 31.9072 13.9383 181.654 418.651 646.28 646.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 3.2e-05 1024 230 1024 466944 68.9649 26.8262 739.809 835.961 1671.78 1671.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 6.4e-05 2048 110 1056 288256 35.6273 28.2788 836.719 839.399 1740.13 1740.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000256 2048 150 5216 43008 13.3608 7.02381 634.381 209.405 864.303 864.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 3.2e-05 2048 190 1024 487424 121.099 55.8667 1524.27 1671.84 3373.27 3373.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 0.001024 1024 480 512 13824 0.792736 0.73728 8.65344 50.0174 60.2773 60.3519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 3.2e-05 2048 60 1696 385024 162.541 55.8961 2049.24 1671.7 3939.6 3939.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1050 0.000512 1024 230 960 30720 2.31424 1.67232 39.8553 89.1065 133.067 133.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 6.4e-05 4096 190 2656 153600 136.173 55.5423 2534.7 1672.1 4398.67 4398.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 6.4e-05 2048 115 1952 196608 70.7577 28.2911 781.561 835.811 1716.62 1716.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 420 0.000256 4096 150 2176 14336 31.9532 13.9407 123.385 419.001 588.407 588.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 3.2e-05 1024 230 1024 458752 70.2171 26.8288 493.067 835.457 1425.78 1425.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 6.4e-05 2048 110 1056 286720 35.5523 28.2933 561.924 835.808 1461.68 1461.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000256 2048 150 5216 43008 13.4164 7.03078 431.797 209.576 661.95 662.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 3.2e-05 2048 190 1024 483328 122 55.8765 1025.33 1670.66 2874.06 2874.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 0.001024 1024 480 512 13312 0.78848 0.735232 5.88406 49.8272 57.3089 57.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 3.2e-05 2048 60 1696 376832 165.813 55.8984 1360.04 1670.79 3252.75 3252.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1050 0.000512 1024 230 960 29696 2.26752 1.61456 26.5784 84.7196 115.302 115.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 6.4e-05 4096 190 2656 151552 136.544 55.5665 1699.94 1671.36 3563.57 3563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 6.4e-05 2048 115 1952 184320 72.3723 27.9559 664.038 825.628 1590.18 1590.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 420 0.000256 4096 150 2176 12288 31.9236 13.8098 96.6203 414.42 556.906 557.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 3.2e-05 1024 230 1024 442368 70.9644 26.4371 426.471 825.088 1349.17 1349.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 6.4e-05 2048 110 1056 287232 35.6415 28.3047 510.77 837.919 1412.73 1412.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000256 2048 150 5216 39936 13.4654 6.94528 359.949 207.288 587.777 587.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 3.2e-05 2048 190 1024 479232 119.776 55.1813 924.44 1650.85 2750.43 2750.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 0.001024 1024 480 512 13056 0.775744 0.720544 5.11866 49.3308 56.0182 56.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 3.2e-05 2048 60 1696 368640 164.55 55.1444 1211.68 1650.18 3081.77 3081.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1050 0.000512 1024 230 960 29184 2.32106 1.65478 23.6538 87.9772 115.719 115.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 6.4e-05 4096 190 2656 147456 135.682 54.9532 1521.4 1650.98 3363.19 3363.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 540 6.4e-05 2048 115 1960 196608 71.0521 28.3315 894.111 838.539 1832.24 1832.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 420 0.000256 4096 150 2200 14592 31.9424 13.9428 239.315 419.456 704.789 704.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 930 3.2e-05 1024 230 1040 468992 69.0689 26.8765 582.527 838.471 1517.17 1517.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1150 6.4e-05 2048 110 1040 289792 35.689 28.3164 1170.34 838.815 2073.27 2073.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000256 2048 150 5240 43264 13.3814 7.03629 496.537 209.81 726.893 727.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 910 3.2e-05 2048 190 1000 486400 122.322 56.0282 1909.89 1676.73 3765.16 3765.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1310 0.001024 1024 480 520 13888 0.795616 0.748928 12.4406 51.2906 65.3468 65.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 3.2e-05 2048 60 1680 380928 165.309 56.1233 1565.71 1676.82 3464.19 3464.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1050 0.000512 1024 230 960 30720 2.30362 1.66298 30.5773 90.8869 125.529 125.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 6.4e-05 4096 190 2640 156160 135.756 55.5897 2018.76 1676.91 3887.18 3887.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 540 6.4e-05 2048 115 1960 194560 71.2688 28.2857 569.374 835.252 1504.38 1504.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 420 0.000256 4096 150 2200 14336 31.9637 13.9244 247.714 417.94 711.676 711.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 930 3.2e-05 1024 230 1040 466944 68.9652 26.8616 373.476 835.14 1304.66 1304.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1150 6.4e-05 2048 110 1040 289536 35.7974 28.4202 1165.32 837.921 2067.57 2067.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000256 2048 150 5240 43008 13.3476 7.02704 318.663 209.054 548.225 548.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 910 3.2e-05 2048 190 1000 485376 123.082 56.0454 2154.07 1675.56 4008.97 4009.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1310 0.001024 1024 480 520 13824 0.79856 0.74752 12.4633 51.3062 65.3898 65.4662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 3.2e-05 2048 60 1680 376832 165.999 55.9014 997.903 1670.08 2890.1 2890.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1050 0.000512 1024 230 960 30720 2.30486 1.66858 20.0028 89.2428 113.318 113.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 6.4e-05 4096 190 2640 155648 136.102 55.6084 3017.71 1675.72 4885.32 4885.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 6.4e-05 2048 115 1960 195840 71.636 28.3812 1006.98 837.99 1945.19 1945.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 420 0.000256 4096 150 2200 14400 32.1091 13.9715 161.883 419.21 627.306 627.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 3.2e-05 1024 230 1040 468480 69.2853 26.9514 654.901 837.926 1589.29 1589.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 6.4e-05 2048 110 1040 289600 35.7358 28.3639 824.465 838.972 1727.65 1727.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000256 2048 150 5240 43200 13.4619 7.05178 564.664 209.683 794.993 795.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 3.2e-05 2048 190 1000 486400 122.219 56.4208 1334.15 1675.68 3188.67 3188.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 0.001024 1024 480 520 13840 0.798656 0.74752 7.81488 51.2551 60.6881 60.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 3.2e-05 2048 60 1680 381440 165.539 56.1049 1786.17 1675.6 3683.64 3683.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1050 0.000512 1024 230 960 30720 2.30538 1.66234 35.0478 89.6116 128.729 128.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 6.4e-05 4096 190 2640 156160 136.203 55.7136 2291.71 1675.87 4159.67 4159.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 6.4e-05 2048 115 1960 194560 71.5663 28.3873 639.767 838.048 1577.96 1578.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 420 0.000256 4096 150 2200 13440 31.9167 13.865 96.357 415.973 558.239 558.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 3.2e-05 1024 230 1040 465920 69.5074 26.9152 420.26 837.982 1354.88 1355.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1150 6.4e-05 2048 110 1040 289600 35.6044 28.4313 627.919 837.967 1530.03 1530.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000256 2048 150 5240 42240 13.3514 7.03488 351.164 208.067 579.747 579.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 910 3.2e-05 2048 190 1000 486400 121.95 56.0865 879.898 1676.39 2734.51 2734.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 0.001024 1024 480 520 13760 0.794208 0.74256 5.08166 51.1979 57.8854 57.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 3.2e-05 2048 60 1680 378880 166.052 56.0804 1124.06 1675.64 3022.05 3022.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1050 0.000512 1024 230 960 30400 2.30144 1.64646 22.4936 89.208 115.746 115.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 6.4e-05 4096 190 2640 156160 135.957 55.6679 1452.93 1675.83 3320.55 3320.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 540 6.4e-05 2048 115 1960 192000 71.9089 28.4856 517.488 834.647 1452.73 1452.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 420 0.000256 4096 150 2200 13440 32.1921 13.9544 236.016 417.87 700.167 700.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 930 3.2e-05 1024 230 1040 460800 69.9832 26.8657 340.611 834.474 1272.15 1272.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1150 6.4e-05 2048 110 1040 288960 35.8182 28.3519 1330.25 837.15 2231.68 2231.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000256 2048 150 5240 42240 13.4614 7.03078 287.838 209.015 517.475 517.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 910 3.2e-05 2048 190 1000 483840 122.411 55.9841 1986.63 1668.72 3833.95 3834.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1310 0.001024 1024 480 520 13440 0.79248 0.739936 13.9662 49.9887 65.5599 65.6322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 3.2e-05 2048 60 1680 376320 166.117 55.9367 914.514 1668.79 2805.58 2805.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1050 0.000512 1024 230 960 30720 2.31331 1.66259 18.6624 87.8328 110.57 110.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 6.4e-05 4096 190 2640 153600 136.619 55.6261 1162.57 1671.35 3026.33 3026.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 6.4e-05 2048 115 1960 195072 71.3621 28.4199 930.067 837.414 1867.46 1867.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 420 0.000256 4096 150 2200 14208 31.9796 13.9524 146.823 418.905 611.793 611.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 3.2e-05 1024 230 1040 466944 69.3323 26.9196 609.557 837.226 1543.26 1543.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 6.4e-05 2048 110 1040 289728 35.5908 28.4816 665.468 838.764 1568.41 1568.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000256 2048 150 5240 43008 13.3933 7.03523 517.422 209.535 747.516 747.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 3.2e-05 2048 190 1000 485376 122.079 56.0261 1215.53 1674.18 3068.02 3068.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 0.001024 1024 480 520 13824 0.79504 0.742304 7.22022 51.2234 60.0529 60.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 3.2e-05 2048 60 1680 380928 165.147 56.1356 1639.86 1674.3 3535.66 3535.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1050 0.000512 1024 230 960 30720 2.3081 1.66899 32.2368 88.5952 124.915 125.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 6.4e-05 4096 190 2640 155904 135.744 55.6437 2096.49 1674.42 3962.47 3962.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 6.4e-05 2048 115 1960 193536 71.0264 28.158 604.653 833.209 1537.24 1537.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 420 0.000256 4096 150 2200 13824 31.8268 13.8814 94.3915 417.045 557.28 557.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 3.2e-05 1024 230 1040 460800 69.3518 26.7273 392.707 833.055 1322.06 1322.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 6.4e-05 2048 110 1040 289536 35.4837 28.3202 435.042 838.263 1337.22 1337.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000256 2048 150 5240 42240 13.3758 6.98691 332.152 208.598 561.241 561.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 3.2e-05 2048 190 1000 485376 121.665 56.1528 794.412 1674.13 2646.55 2646.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 0.001024 1024 480 520 13824 0.796672 0.74752 4.86134 51.2844 57.7626 57.8357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 3.2e-05 2048 60 1680 374784 165.289 55.6769 1050.91 1666.02 2938.12 2938.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1050 0.000512 1024 230 960 30336 2.30269 1.664 21.2654 85.2693 110.613 110.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 6.4e-05 4096 190 2640 155136 135.764 55.5726 1358.72 1674.37 3224.6 3224.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 6.4e-05 2048 115 1960 188928 71.684 28.1325 486.414 829.129 1415.56 1415.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 420 0.000256 4096 150 2200 12672 31.9942 13.8336 71.6118 415.189 532.757 532.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 3.2e-05 1024 230 1040 460800 68.73 26.5826 327.269 828.875 1251.68 1251.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1150 6.4e-05 2048 110 1040 289152 35.6225 28.3981 520.728 838.297 1423.15 1423.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000256 2048 150 5240 41472 13.3604 6.96298 269.91 207.674 498.034 498.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 3.2e-05 2048 190 1000 483840 121.675 55.9391 656.764 1669.92 2504.5 2504.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 0.001024 1024 480 520 13536 0.79872 0.743424 3.92426 51.2166 56.7547 56.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 3.2e-05 2048 60 1680 368640 165.685 55.4894 855.831 1657.56 2734.78 2734.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1050 0.000512 1024 230 960 29952 2.30214 1.64566 17.451 85.4159 106.912 107.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 6.4e-05 4096 190 2640 154368 135.843 55.5659 1119.31 1670.3 2981.19 2981.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 6.4e-05 2048 115 1960 195328 71.4502 28.3468 1332.57 836.487 2269.06 2269.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 420 0.000256 4096 150 2200 14336 32.0663 13.9692 210.732 418.54 675.436 675.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 3.2e-05 1024 230 1040 465920 69.4655 26.9203 879.483 836.428 1812.52 1812.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 6.4e-05 2048 110 1040 289632 35.6968 28.3877 959.1 837.779 1861.07 1861.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000256 2048 150 5240 43008 13.4353 7.13693 739.367 209.351 969.424 969.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 3.2e-05 2048 190 1000 485632 122.048 56.1123 1755.51 1672.6 3606.47 3606.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 0.001024 1024 480 520 13776 0.79712 0.745376 10.7424 51.186 63.546 63.6238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 3.2e-05 2048 60 1680 379904 165.561 56.1275 2338.5 1672.63 4233.04 4233.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1050 0.000512 1024 230 960 30688 2.32096 1.66893 47.0509 88.2288 139.378 139.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 6.4e-05 4096 190 2640 155904 136.015 55.716 2980.91 1672.76 4845.58 4845.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 6.4e-05 2048 115 1960 193536 71.7089 28.3889 835.686 837.453 1773.44 1773.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 420 0.000256 4096 150 2200 14336 31.992 13.951 134.925 419.246 600.24 600.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 3.2e-05 1024 230 1040 465920 69.3786 26.9006 551.773 837.296 1485.57 1485.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 6.4e-05 2048 110 1040 289408 35.5965 28.3215 602.438 838.592 1505.06 1505.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000256 2048 150 5240 43008 13.4039 7.0712 466.525 209.697 696.826 696.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 3.2e-05 2048 190 1000 483840 122.217 55.9956 1095.26 1674.38 2948.04 2948.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 0.001024 1024 480 520 13664 0.794304 0.743424 6.56848 50.0798 58.2581 58.3337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 3.2e-05 2048 60 1680 379904 165.293 56.0206 1470.7 1677.75 3369.98 3370.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1050 0.000512 1024 230 960 30016 2.2984 1.64864 28.7423 87.7555 120.548 120.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 6.4e-05 4096 190 2640 155904 135.724 55.6564 1879.2 1676.8 3747.55 3747.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 6.4e-05 2048 115 1960 193536 71.8575 28.369 678.235 836.81 1615.47 1615.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 420 0.000256 4096 150 2200 13440 32.2134 13.9732 103.033 419.136 568.487 568.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 3.2e-05 1024 230 1040 462336 70.0245 26.9296 444.147 836.569 1377.89 1378.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 6.4e-05 2048 110 1040 288960 35.719 28.3915 490.464 837.022 1391.7 1391.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000256 2048 150 5240 43008 13.4603 7.13318 378.266 209.655 608.643 608.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 3.2e-05 2048 190 1000 483840 122.408 56.1173 894.915 1672.95 2746.57 2746.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 0.001024 1024 480 520 13440 0.794496 0.73728 5.5903 49.9813 57.1761 57.2498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 3.2e-05 2048 60 1680 376320 166.621 56.0988 1186.08 1684.62 3093.64 3093.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1050 0.000512 1024 230 960 29568 2.30483 1.63098 23.4905 88.5314 116.062 116.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 6.4e-05 4096 190 2640 155904 136.116 55.7281 1534.84 1673.39 3400.23 3400.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 6.4e-05 2048 115 1960 194560 71.2131 28.2952 1236.92 834.962 2171.59 2171.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 420 0.000256 4096 150 2200 14336 31.8729 13.9203 196.515 417.806 660.245 660.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 3.2e-05 1024 230 1040 466944 68.8966 26.8456 820.397 834.866 1751.22 1751.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 6.4e-05 2048 110 1040 289536 35.5477 28.3062 890.567 837.828 1792.36 1792.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000256 2048 150 5240 43008 13.3502 7.0144 681.594 208.982 911.071 911.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 3.2e-05 2048 190 1000 485376 122.018 56.0667 1622.53 1675.13 3475.94 3476.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 0.001024 1024 480 520 13824 0.79872 0.746496 10.1143 51.3004 63.0357 63.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 3.2e-05 2048 60 1680 376832 165.821 55.9338 2153.96 1673.8 4049.74 4049.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1050 0.000512 1024 230 960 30720 2.30602 1.66742 43.8071 88.9614 136.856 136.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 6.4e-05 4096 190 2640 155648 135.956 55.5992 2764.27 1675.17 4631.17 4631.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 6.4e-05 2048 115 1960 192512 71.6432 28.2749 778.285 835.432 1713.83 1713.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 420 0.000256 4096 150 2200 14336 31.9186 13.9346 126.3 418.291 590.576 590.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 3.2e-05 1024 230 1040 466944 68.8992 26.8222 518.16 835.248 1449.35 1449.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 6.4e-05 2048 110 1040 289280 35.571 28.3218 566.272 838.108 1468.37 1468.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000256 2048 150 5240 43008 13.3576 7.02042 417.017 209.23 646.753 646.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 3.2e-05 2048 190 1000 483328 121.929 55.8849 1035.29 1671.03 2884.32 2884.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 0.001024 1024 480 520 13568 0.792512 0.737792 6.39082 50.0002 57.9931 58.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 3.2e-05 2048 60 1680 376832 165.867 55.999 1371.8 1673.79 3267.68 3267.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1050 0.000512 1024 230 960 30720 2.31184 1.67322 27.6956 88.0178 119.802 119.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 6.4e-05 4096 190 2640 153600 136.235 55.5356 1755.26 1670.63 3617.83 3617.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 6.4e-05 2048 115 1960 190464 70.7814 27.8973 625.867 825.133 1549.88 1550.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 420 0.000256 4096 150 2200 12288 31.8909 13.7792 87.8812 413.397 547.081 547.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 3.2e-05 1024 230 1040 454656 69.0204 26.4412 408.162 824.858 1328.7 1328.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 6.4e-05 2048 110 1040 288768 35.5793 28.3607 458.574 837.427 1360.05 1360.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000256 2048 150 5240 41472 13.2955 6.93206 331.278 206.838 558.471 558.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 3.2e-05 2048 190 1000 479232 121.87 55.6237 828.965 1666.06 2672.71 2672.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 0.001024 1024 480 520 13440 0.795232 0.743904 5.37037 50.1001 57.0833 57.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 3.2e-05 2048 60 1680 368640 164.525 55.0488 1089.35 1649.52 2958.66 2958.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1050 0.000512 1024 230 960 29952 2.29629 1.64659 22.3514 83.4753 109.877 109.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 6.4e-05 4096 190 2640 153600 135.605 55.3643 1424.11 1669.97 3285.22 3285.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 6.4e-05 2048 115 1960 193536 71.6117 28.3238 1260.14 834.514 2194.79 2194.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 420 0.000256 4096 150 2200 13824 32.0373 13.9495 192.802 417.616 656.538 656.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 3.2e-05 1024 230 1040 465408 69.2226 26.8737 833.565 834.402 1764.28 1764.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 6.4e-05 2048 110 1040 289440 35.6803 28.3431 907.194 837.668 1808.99 1809.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000256 2048 150 5240 42624 13.4236 7.02214 699.723 208.897 929.198 929.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 3.2e-05 2048 190 1000 486144 122.149 56.0906 1659.98 1674.87 3513.28 3513.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 0.001024 1024 480 520 13824 0.804864 0.74752 9.84461 51.2985 62.7662 62.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 3.2e-05 2048 60 1680 377856 165.505 56.0067 2213.91 1668.62 4104.26 4104.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1050 0.000512 1024 230 960 30528 2.31389 1.66502 44.48 88.8235 137.395 137.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 6.4e-05 4096 190 2640 155520 136.212 55.7142 2833.75 1686.09 4711.94 4712.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 6.4e-05 2048 115 1960 188928 71.6635 28.0815 801.561 829.124 1730.64 1730.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 420 0.000256 4096 150 2200 12672 31.9578 13.8401 117.174 415.206 578.309 578.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 3.2e-05 1024 230 1040 460800 68.6728 26.5787 535.471 828.904 1459.85 1460.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 6.4e-05 2048 110 1040 289152 35.5476 28.3746 589.086 838.322 1491.44 1491.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000256 2048 150 5240 41472 13.3808 6.96778 442.09 207.684 670.254 670.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 3.2e-05 2048 190 1000 483840 121.69 55.8838 1073.39 1669.97 2921.12 2921.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 0.001024 1024 480 520 13536 0.794528 0.741344 6.27014 51.2198 59.0975 59.1744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 3.2e-05 2048 60 1680 368640 165.709 55.4414 1400.42 1657.77 3279.57 3279.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1050 0.000512 1024 230 960 29952 2.30323 1.64864 28.5006 84.3634 116.923 117.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 6.4e-05 4096 190 2640 154368 135.828 55.5608 1824.62 1673.08 3689.27 3689.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 6.4e-05 2048 115 1960 193536 71.6587 28.3629 724.592 835.499 1660.31 1660.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 420 0.000256 4096 150 2200 13824 32.0844 13.9567 112.768 418.675 577.613 577.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 3.2e-05 1024 230 1040 456192 70.7133 26.8736 467.233 835.183 1400.22 1400.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 6.4e-05 2048 110 1040 288576 35.7089 28.3888 519.758 837.734 1421.69 1421.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000256 2048 150 5240 41472 13.5576 7.06547 391.377 209.417 621.546 621.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 3.2e-05 2048 190 1000 483840 121.88 56.0239 947.4 1682.47 2807.97 2808.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 0.001024 1024 480 520 13392 0.790208 0.735552 5.34016 49.8762 56.8148 56.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 3.2e-05 2048 60 1680 373248 166.763 56.0992 1251.33 1670.14 3144.56 3144.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1050 0.000512 1024 230 960 29376 2.29482 1.61165 24.3386 84.7544 113.103 113.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 6.4e-05 4096 190 2640 152064 136.871 55.6449 1592.08 1670.71 3455.47 3455.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 6.4e-05 2048 115 1960 184320 71.1743 27.7668 614.67 817.337 1531.14 1531.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 420 0.000256 4096 150 2200 11520 31.7477 13.6763 86.2966 409.891 541.741 541.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 3.2e-05 1024 230 1040 442368 69.6435 26.2273 402.992 816.902 1315.97 1316.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 6.4e-05 2048 110 1040 289152 35.5481 28.3068 461.42 838.9 1364.28 1364.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000256 2048 150 5240 39168 13.3023 6.91405 329.461 205.02 554.825 554.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 3.2e-05 2048 190 1000 479232 120.693 55.3697 832.954 1658.36 2667.56 2667.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 0.001024 1024 480 520 13248 0.790528 0.739328 4.95616 49.9754 56.5341 56.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 3.2e-05 2048 60 1680 350208 167.309 54.6323 1046.44 1633.63 2902.23 2902.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1050 0.000512 1024 230 960 28800 2.29622 1.62611 22.0338 86.9972 113.058 113.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 6.4e-05 4096 190 2640 152064 135.18 55.1484 1423.6 1659.15 3273.23 3273.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 6.4e-05 2048 115 1960 194560 71.5627 28.3356 1189.85 838.754 2128.7 2128.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 420 0.000256 4096 150 2200 13440 31.9182 13.8751 177.795 416.326 640.042 640.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 3.2e-05 1024 230 1040 465920 69.5381 26.9256 779.065 838.646 1714.39 1714.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 6.4e-05 2048 110 1040 289600 35.5683 28.4119 850.953 838.957 1753.99 1754.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000256 2048 150 5240 42240 13.3455 7.09427 649.883 208.247 878.701 878.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 3.2e-05 2048 190 1000 486400 121.916 56.1357 1554.65 1677.16 3410.05 3410.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 0.001024 1024 480 520 13760 0.795712 0.741952 9.30051 51.2223 62.1311 62.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 3.2e-05 2048 60 1680 378880 166.045 56.1747 2075.76 1677.16 3975.35 3975.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1050 0.000512 1024 230 960 30400 2.30278 1.64442 41.25 87.1484 132.454 132.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 6.4e-05 4096 190 2640 156160 135.866 55.6623 2669.46 1677.27 4538.42 4538.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 6.4e-05 2048 115 1960 194560 71.4652 28.4144 808.798 838.762 1747.63 1747.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 420 0.000256 4096 150 2200 12800 31.7419 13.7736 115.769 413.219 574.631 574.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 3.2e-05 1024 230 1040 460800 70.2337 26.888 523.451 838.538 1459.33 1459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 6.4e-05 2048 110 1040 289280 35.5302 28.3177 575.937 838.689 1478.58 1478.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000256 2048 150 5240 40960 13.3074 6.9465 427.439 206.695 654.517 654.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 3.2e-05 2048 190 1000 486400 121.695 55.9944 1059.26 1676.86 2914 2914.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 0.001024 1024 480 520 13440 0.792768 0.74416 6.56192 50.0582 58.2315 58.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 3.2e-05 2048 60 1680 378880 165.782 56.0947 1417.04 1677.2 3316.34 3316.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1050 0.000512 1024 230 960 30080 2.28518 1.64106 28.1674 84.7193 116.915 117.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 6.4e-05 4096 190 2640 156160 135.642 55.5807 1836.35 1679.22 3706.96 3707.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 6.4e-05 2048 115 1960 184320 72.3304 28.0825 643.809 824.783 1569.2 1569.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 420 0.000256 4096 150 2200 11520 32.0503 13.7997 89.1783 413.418 548.577 548.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 3.2e-05 1024 230 1040 445440 70.5302 26.4722 426.495 824.533 1348.24 1348.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 6.4e-05 2048 110 1040 288960 35.5702 28.3054 483.338 837.572 1384.89 1384.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000256 2048 150 5240 40320 13.3927 6.93862 353.257 206.788 580.504 580.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 3.2e-05 2048 190 1000 483840 121.754 55.8934 883.167 1669.29 2730.29 2730.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 0.001024 1024 480 520 13440 0.794624 0.743424 5.26093 51.1957 58.0654 58.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 3.2e-05 2048 60 1680 368640 164.525 55.1996 1158.38 1648.69 3027.01 3027.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1050 0.000512 1024 230 960 29760 2.30211 1.64134 23.5424 86.6607 114.25 114.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 6.4e-05 4096 190 2640 153600 136.235 55.5909 1512.47 1669.93 3374.39 3374.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 6.4e-05 2048 115 1960 184320 72.3041 27.9534 637.458 825.547 1563.46 1563.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 420 0.000256 4096 150 2200 12800 31.822 13.8153 97.5645 414.119 557.448 557.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 3.2e-05 1024 230 1040 450560 69.8305 26.4481 417.216 825.092 1338.8 1338.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 6.4e-05 2048 110 1040 288000 35.5138 28.2784 472.488 835.777 1372.16 1372.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000256 2048 150 5240 40960 13.3603 6.94397 353.949 207.142 581.52 581.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 3.2e-05 2048 190 1000 481280 122.993 56.047 862.569 1677.46 2719.26 2719.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1310 0.001024 1024 480 520 13440 0.798944 0.745472 5.32077 51.3269 58.2615 58.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 3.2e-05 2048 60 1680 368640 164.502 55.1219 1142.66 1650.21 3012.7 3012.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1050 0.000512 1024 230 960 29440 2.31462 1.64912 22.9859 86.8416 113.898 113.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 6.4e-05 4096 190 2640 148480 135.593 54.9523 1478.13 1650.85 3319.68 3319.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 6.4e-05 2048 115 1960 193536 71.044 28.1868 1113.84 832.464 2045.73 2045.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 420 0.000256 4096 150 2200 13824 31.8328 13.8711 172.836 416.688 635.356 635.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 3.2e-05 1024 230 1040 460800 69.3403 27.0264 719.105 832.319 1648.01 1648.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 6.4e-05 2048 110 1040 289536 35.4995 28.2907 801.659 837.727 1703.28 1703.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000256 2048 150 5240 42240 13.3758 7.0185 613.227 208.421 842.172 842.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 3.2e-05 2048 190 1000 485376 121.641 55.9586 1465.52 1672.68 3315.99 3316.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 0.001024 1024 480 520 13824 0.798624 0.746528 9.14544 51.2641 62.0237 62.0998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 3.2e-05 2048 60 1680 374784 165.197 55.6708 1937.27 1668.06 3826.41 3826.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1050 0.000512 1024 230 960 30336 2.30464 1.6671 38.8136 87.3187 130.212 130.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 6.4e-05 4096 190 2640 155136 135.735 55.5796 2530.52 1676.8 4398.8 4398.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 540 6.4e-05 2048 115 1960 190464 70.7726 27.9716 782.287 825.24 1706.47 1706.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 420 0.000256 4096 150 2200 12288 31.914 13.7798 108.77 413.455 568.049 568.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 3.2e-05 1024 230 1040 454656 69.0306 26.4375 509.244 824.966 1429.9 1430.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 6.4e-05 2048 110 1040 288768 35.5823 28.3197 569.261 837.536 1470.8 1470.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000256 2048 150 5240 41472 13.3091 7.00234 427.273 206.805 654.521 654.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 3.2e-05 2048 190 1000 479232 121.869 55.6682 1032.94 1666.18 2876.85 2877.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 0.001024 1024 480 520 13440 0.79376 0.741472 6.4369 50.0997 58.1426 58.2187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 3.2e-05 2048 60 1680 368640 164.461 55.134 1364.38 1649.91 3234.1 3234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1050 0.000512 1024 230 960 29952 2.29722 1.64205 27.9206 87.6819 119.647 119.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 6.4e-05 4096 190 2640 153600 135.561 55.3583 1773.97 1666.7 3631.76 3631.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 540 6.4e-05 2048 115 1960 184320 71.1868 27.7463 626.354 816.663 1542.15 1542.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 420 0.000256 4096 150 2200 11520 31.7452 13.6732 87.5061 409.549 542.605 542.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 3.2e-05 1024 230 1040 442368 69.6436 26.2414 410.614 816.249 1322.97 1323.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 6.4e-05 2048 110 1040 289152 35.5081 28.2957 469.643 838.227 1371.78 1371.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000256 2048 150 5240 39168 13.3159 6.89302 334.561 204.859 559.76 559.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 3.2e-05 2048 190 1000 479232 120.75 55.3532 850.154 1657.03 2683.48 2683.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 0.001024 1024 480 520 13248 0.792576 0.739328 5.05958 49.9507 56.6124 56.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 3.2e-05 2048 60 1680 350208 167.325 54.6796 1064.71 1632.33 2919.27 2919.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1050 0.000512 1024 230 960 28800 2.29802 1.62262 22.2936 85.9007 112.225 112.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 6.4e-05 4096 190 2640 152064 135.135 55.1279 1447.51 1657.81 3295.75 3295.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 6.4e-05 2048 115 1960 184320 72.37 27.9451 588.114 825.987 1514.62 1514.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 420 0.000256 4096 150 2200 12288 31.9561 13.8056 85.8862 414.518 546.298 546.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 3.2e-05 1024 230 1040 442368 70.9862 26.4444 385.521 825.283 1308.46 1308.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 6.4e-05 2048 110 1040 288768 35.5622 28.2954 441.912 838.131 1344.01 1344.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000256 2048 150 5240 39936 13.4628 6.94307 321.082 207.341 548.96 549.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 3.2e-05 2048 190 1000 466944 122.674 55.2612 778.507 1650.39 2607.02 2607.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 0.001024 1024 480 520 12288 0.774144 0.724352 4.72493 49.3368 55.6322 55.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 3.2e-05 2048 60 1680 368640 164.546 55.1276 1053.28 1650.39 2923.57 2923.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1050 0.000512 1024 230 960 29184 2.32534 1.65274 21.1405 83.7823 109.01 109.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 6.4e-05 4096 190 2640 147456 135.692 54.9622 1311.71 1651.45 3153.98 3154.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 6.4e-05 2048 115 1960 192000 71.7095 28.2788 1146.55 832.967 2079.7 2079.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 420 0.000256 4096 150 2200 13600 32.1084 13.9344 174.882 416.945 637.998 638.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 3.2e-05 1024 230 1040 460800 69.7193 26.8206 754.015 832.814 1683.59 1683.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 6.4e-05 2048 110 1040 289600 35.7537 28.4303 835.354 838.392 1738.04 1738.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000256 2048 150 5240 42400 13.4632 7.01453 639.561 208.555 868.725 868.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 3.2e-05 2048 190 1000 486400 121.918 56.1175 1525.33 1674.1 3377.65 3377.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 0.001024 1024 480 520 13800 0.80064 0.745184 9.20189 51.284 62.106 62.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 3.2e-05 2048 60 1680 377600 164.947 55.8638 2029.39 1665.6 3916.02 3916.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1050 0.000512 1024 230 960 30400 2.3143 1.66022 40.6924 88.4393 133.215 133.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 6.4e-05 4096 190 2640 155200 136.458 55.7519 2603.03 1676.39 4471.79 4471.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 6.4e-05 2048 115 1960 185600 72.0877 27.9629 757.169 824.442 1681.86 1682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 420 0.000256 4096 150 2200 12800 31.9358 13.8158 113.546 413.085 572.509 572.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 3.2e-05 1024 230 1040 448000 70.2235 26.5013 499.46 824.156 1420.55 1420.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 6.4e-05 2048 110 1040 288800 35.6762 28.3433 565.773 837.243 1467.13 1467.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000256 2048 150 5240 41600 13.3329 6.95885 426.751 206.621 653.796 653.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 3.2e-05 2048 190 1000 480000 122.213 55.8483 1023.94 1665.23 2867.42 2867.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 0.001024 1024 480 520 13600 0.797344 0.741536 5.95386 50.0863 57.6532 57.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 3.2e-05 2048 60 1680 371200 163.937 55.276 1357.42 1648.26 3225.11 3225.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1050 0.000512 1024 230 960 29600 2.31101 1.63821 27.2377 87.6486 118.942 119.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 6.4e-05 4096 190 2640 153600 136.165 55.5381 1750.64 1665.79 3608.29 3608.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 6.4e-05 2048 115 1960 182400 73.1103 27.9814 646.408 825.605 1573.31 1573.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 420 0.000256 4096 150 2200 12000 32.0843 13.8387 94.8001 414.069 554.923 555.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 3.2e-05 1024 230 1040 441600 71.3474 26.5236 426.174 825.173 1349.43 1349.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 6.4e-05 2048 110 1040 289200 35.7415 28.427 490.371 838.412 1393.06 1393.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000256 2048 150 5240 40800 13.4089 6.9632 363.543 207.116 591.157 591.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 3.2e-05 2048 190 1000 480000 123.696 56.1629 887.952 1675.96 2743.96 2744.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 0.001024 1024 480 520 13200 0.79872 0.7496 5.49462 51.3035 58.4181 58.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 3.2e-05 2048 60 1680 364800 166.055 55.2509 1162.83 1650.15 3034.51 3034.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1050 0.000512 1024 230 960 30000 2.31011 1.64816 24.3126 82.6175 110.993 111.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 6.4e-05 4096 190 2640 153600 136.908 55.7653 1566.21 1677.52 3436.57 3436.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 6.4e-05 2048 115 1960 179200 73.5189 28.0372 582.912 825.77 1510.43 1510.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 420 0.000256 4096 150 2200 12800 31.8573 13.8279 92.0156 414.555 552.387 552.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 3.2e-05 1024 230 1040 435200 71.96 26.4745 387.194 825.212 1311.06 1311.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 6.4e-05 2048 110 1040 288000 35.6283 28.3327 449.246 838.606 1351.91 1352.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000256 2048 150 5240 41600 13.3364 6.95302 340.674 207.355 568.444 568.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 3.2e-05 2048 190 1000 473600 121.12 55.1158 807.417 1650.22 2634.07 2634.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 0.001024 1024 480 520 12800 0.774784 0.720512 5.18 49.3136 56.0623 56.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 3.2e-05 2048 60 1680 358400 167.622 55.1031 1047.3 1650.23 2920.47 2920.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1050 0.000512 1024 230 960 28800 2.3281 1.64864 21.9193 86.9457 112.946 113.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 6.4e-05 4096 190 2640 147200 135.764 55.0646 1344.01 1651.31 3186.31 3186.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 540 6.4e-05 2048 115 1968 193536 71.6635 28.3197 959.292 838.538 1898.01 1898.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 420 0.000256 4096 150 2208 15104 31.8283 13.9528 282.167 419.458 747.541 747.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 930 3.2e-05 1024 230 1008 468992 68.9725 26.878 607.121 838.467 1541.67 1541.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1150 6.4e-05 2048 110 1056 287616 35.639 28.3972 839.893 838.907 1742.95 1743.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000256 2048 150 5232 43520 13.3393 7.04131 539.727 209.811 770.052 770.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 910 3.2e-05 2048 190 1008 482304 123.146 56.023 2014.1 1676.74 3870.21 3870.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1310 0.001024 1024 480 528 13568 0.798144 0.753696 15.5809 51.2836 68.4877 68.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 3.2e-05 2048 60 1680 389120 162.255 55.9702 1721.89 1676.84 3617.19 3617.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1050 0.000512 1024 230 960 31360 2.2953 1.6649 33.3922 90.7302 128.18 128.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 6.4e-05 4096 190 2640 154112 136.352 55.5848 2146.41 1681.58 4020.09 4020.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 540 6.4e-05 2048 115 1968 192512 71.5991 28.2868 611.875 834.965 1546.93 1547.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 420 0.000256 4096 150 2208 14848 31.7841 13.9154 264.038 417.795 727.665 727.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 930 3.2e-05 1024 230 1008 466944 68.9172 26.8186 393.253 834.862 1324.07 1324.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1150 6.4e-05 2048 110 1056 287488 35.8071 28.3051 1284.4 837.631 2186.25 2186.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000256 2048 150 5232 43008 13.3309 7.05126 342.845 208.986 572.345 572.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 910 3.2e-05 2048 190 1008 481280 123.466 55.9904 2013.47 1675.05 3868.18 3868.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1310 0.001024 1024 480 528 13568 0.80048 0.748224 15.536 51.3024 68.4609 68.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 3.2e-05 2048 60 1680 385024 162.569 55.8703 1097.25 1669.62 2985.53 2985.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1050 0.000512 1024 230 960 31232 2.29763 1.67107 21.7917 87.9107 113.773 113.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 6.4e-05 4096 190 2640 153600 136.454 55.6012 1369.12 1676.44 3237.78 3237.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 540 6.4e-05 2048 115 1968 190464 71.757 28.2327 502.269 832.475 1434.93 1435.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 420 0.000256 4096 150 2208 14592 31.7042 13.8794 307.381 416.666 769.765 769.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 930 3.2e-05 1024 230 1008 460800 69.3358 26.7261 320.665 832.32 1249.27 1249.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1150 6.4e-05 2048 110 1056 287232 35.7278 28.3389 1289.04 837.513 2190.74 2190.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000256 2048 150 5232 43008 13.2682 6.98464 283.88 208.413 512.676 512.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 910 3.2e-05 2048 190 1008 479232 123.697 55.955 2275.49 1672.62 4127.97 4128.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1310 0.001024 1024 480 528 13440 0.794624 0.749696 15.3165 51.2623 68.1977 68.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 3.2e-05 2048 60 1680 380928 162.821 55.8326 899.13 1664.51 2782.52 2782.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1050 0.000512 1024 230 960 31104 2.29091 1.66298 18.153 86.2662 108.473 108.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 590 6.4e-05 4096 190 2640 153600 136.306 55.5782 3376.68 1672.86 5241.6 5241.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 6.4e-05 2048 115 1968 193280 72.002 28.3766 924.676 837.859 1863.11 1863.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 420 0.000256 4096 150 2208 15040 31.9683 13.9694 154.664 419.142 619.87 619.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 3.2e-05 1024 230 1008 468480 69.3018 26.9441 593.782 837.778 1528.02 1528.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 6.4e-05 2048 110 1056 287360 35.8728 28.3446 771.316 838.464 1674.1 1674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000256 2048 150 5232 43520 13.4083 7.06765 521.597 209.654 751.853 751.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 3.2e-05 2048 190 1008 482560 123.182 56.1222 1207.25 1675.45 3062.19 3062.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 0.001024 1024 480 528 13520 0.800096 0.743424 7.12051 51.2534 59.9877 60.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 3.2e-05 2048 60 1680 389120 162.66 56.1311 1678.87 1675.51 3573.38 3573.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1050 0.000512 1024 230 960 31360 2.29552 1.67875 32.4028 89.6982 126.174 126.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 6.4e-05 4096 190 2640 154240 136.894 55.7044 2067.34 1675.43 3935.54 3935.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 6.4e-05 2048 115 1968 192000 72.1372 28.4242 602.858 837.945 1541.56 1541.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 420 0.000256 4096 150 2208 14080 31.7873 13.8729 95.554 415.916 557.264 557.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 3.2e-05 1024 230 1008 465920 69.4729 26.9249 385.276 837.792 1319.68 1319.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1150 6.4e-05 2048 110 1056 287360 35.7463 28.357 605.979 837.857 1508.05 1508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000256 2048 150 5232 42880 13.2686 6.98573 336.953 208.037 565.377 565.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 910 3.2e-05 2048 190 1008 481280 123.006 56.0737 790.343 1675.38 2645 2645.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 0.001024 1024 480 528 13440 0.796672 0.743008 4.85526 51.1924 57.661 57.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 3.2e-05 2048 60 1680 389120 162.406 56.1971 1095.17 1675.4 2989.4 2989.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1050 0.000512 1024 230 960 31040 2.29242 1.67488 21.362 88.1463 113.579 113.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 6.4e-05 4096 190 2640 153600 136.623 55.6689 1344.98 1675.6 3213.03 3213.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 6.4e-05 2048 115 1968 192000 71.8925 28.3587 492.213 835.393 1428.06 1428.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 420 0.000256 4096 150 2208 14400 32.0488 13.9448 218.606 418.245 682.976 683.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 930 3.2e-05 1024 230 1008 460800 69.9708 26.8677 313.467 835.205 1245.73 1245.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1150 6.4e-05 2048 110 1056 287040 35.8618 28.3808 531.467 837.899 1433.71 1433.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000256 2048 150 5232 43200 13.352 7.03072 279.059 209.201 508.772 508.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 910 3.2e-05 2048 190 1008 480000 123.452 55.9616 1806.6 1670.22 3656.43 3656.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1310 0.001024 1024 480 528 13200 0.793216 0.737088 12.3266 50.0101 63.941 64.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 3.2e-05 2048 60 1680 384000 162.925 55.9746 885.809 1670.33 2775.26 2775.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1050 0.000512 1024 230 960 31200 2.30128 1.66298 17.7865 88.9332 110.784 110.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 6.4e-05 4096 190 2640 151680 136.901 55.6257 1084.31 1670.69 2947.7 2947.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 6.4e-05 2048 115 1968 193536 71.6497 28.3586 1293.38 837.112 2230.7 2230.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 420 0.000256 4096 150 2208 14976 31.8243 13.9523 211.873 418.821 676.592 676.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 3.2e-05 1024 230 1008 466944 69.252 26.9007 834.647 837.046 1768.07 1768.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 6.4e-05 2048 110 1056 287424 35.6701 28.3709 950.893 838.75 1853.79 1853.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000256 2048 150 5232 43392 13.3535 7.08691 724.651 209.493 954.711 954.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 3.2e-05 2048 190 1008 480768 122.854 55.9621 1678.13 1673.93 3531.06 3531.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 0.001024 1024 480 528 13440 0.79392 0.743424 10.5431 51.2131 63.3643 63.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 3.2e-05 2048 60 1680 387072 162.517 56.021 2326.03 1673.94 4218.73 4218.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1050 0.000512 1024 230 960 31488 2.29434 1.66566 46.2191 90.3628 140.659 140.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 6.4e-05 4096 190 2640 153600 136.402 55.668 2845.42 1674.2 4711.87 4712.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 6.4e-05 2048 115 1968 190464 71.7019 28.1906 801.682 832.641 1734.41 1734.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 420 0.000256 4096 150 2208 14592 31.6747 13.882 131.742 416.762 594.19 594.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 3.2e-05 1024 230 1008 460800 69.31 26.7284 514.237 832.501 1443 1443.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 6.4e-05 2048 110 1056 287232 35.6168 28.4442 594.451 837.713 1496.33 1496.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000256 2048 150 5232 43008 13.2707 6.99027 450.319 208.462 679.173 679.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 3.2e-05 2048 190 1008 479232 123.068 56.041 1047.76 1673 2900.06 2900.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 0.001024 1024 480 528 13440 0.79872 0.745632 6.5336 51.2666 59.4156 59.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 3.2e-05 2048 60 1680 380928 162.765 55.657 1438.27 1667.8 3324.71 3324.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1050 0.000512 1024 230 960 31104 2.29216 1.66419 28.9415 89.4328 122.445 122.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 6.4e-05 4096 190 2640 153600 136.161 55.5848 1795.41 1675.72 3663.03 3663.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 6.4e-05 2048 115 1968 188928 71.6479 28.0371 642.965 828.296 1571.14 1571.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 420 0.000256 4096 150 2208 13824 31.7149 13.8404 100.734 414.776 561.193 561.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 3.2e-05 1024 230 1008 460800 68.6996 26.5824 416.795 828.078 1340.37 1340.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 6.4e-05 2048 110 1056 286848 35.6592 28.3395 689.242 837.482 1590.82 1590.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000256 2048 150 5232 42624 13.2333 7.1209 364.207 207.475 592.164 592.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 3.2e-05 2048 190 1008 479232 122.593 55.9022 845.549 1668.28 2692.52 2692.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 0.001024 1024 480 528 13248 0.798624 0.745472 5.25754 51.1894 58.0618 58.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 3.2e-05 2048 60 1680 377856 162.487 55.4906 1152.53 1656.13 3026.85 3027.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1050 0.000512 1024 230 960 31104 2.28243 1.66707 23.3343 87.4716 114.855 114.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 6.4e-05 4096 190 2640 152064 136.418 55.561 1443.16 1668.73 3304.03 3304.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 6.4e-05 2048 115 1968 184320 72.2193 27.9947 530.618 825.228 1456.25 1456.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 420 0.000256 4096 150 2208 13824 31.5798 13.7741 85.6997 413.449 544.632 544.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 3.2e-05 1024 230 1008 454656 69.012 26.4375 347.542 824.944 1268.15 1268.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1150 6.4e-05 2048 110 1056 286464 35.6878 28.2972 663.147 837.526 1564.76 1564.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000256 2048 150 5232 41472 13.3026 6.93248 299.63 206.806 526.798 526.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 910 3.2e-05 2048 190 1008 473088 123.645 55.7344 755.698 1666.18 2601.45 2601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 0.001024 1024 480 528 13056 0.795328 0.741792 4.26624 50.1025 55.9779 56.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 3.2e-05 2048 60 1680 368640 164.529 55.0932 949.679 1649.7 2819.22 2819.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1050 0.000512 1024 230 960 30720 2.28157 1.64317 19.812 87.6822 111.52 111.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 6.4e-05 4096 190 2640 150528 136.277 55.3595 1201.95 1666.86 3060.61 3060.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 6.4e-05 2048 115 1968 193536 71.8396 28.4664 1195.14 836.328 2131.96 2132.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 420 0.000256 4096 150 2208 14784 31.9336 13.9635 193.879 418.443 658.346 658.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 3.2e-05 1024 230 1008 469504 69.087 27.0456 777.278 836.221 1709.85 1710.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 6.4e-05 2048 110 1056 287392 35.8192 28.3478 880.624 837.627 1782.52 1782.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000256 2048 150 5232 43456 13.3679 7.04198 669.589 209.298 899.427 899.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 3.2e-05 2048 190 1008 482048 122.707 56.1069 1557.88 1672.59 3409.48 3409.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 0.001024 1024 480 528 13440 0.796672 0.741376 9.75408 51.1803 62.5428 62.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 3.2e-05 2048 60 1680 387072 162.796 56.058 2148.01 1672.22 4039.3 4039.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1050 0.000512 1024 230 960 31360 2.31027 1.66502 42.6071 90.3159 137.013 137.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 6.4e-05 4096 190 2640 153216 136.883 55.7073 2621.76 1672.36 4486.87 4487.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 6.4e-05 2048 115 1968 193536 71.6998 28.3361 756.373 836.48 1693.09 1693.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 420 0.000256 4096 150 2208 14336 31.9907 13.9524 120.133 418.748 584.955 585.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 3.2e-05 1024 230 1008 465920 69.3541 26.9197 485.383 836.31 1418.18 1418.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 6.4e-05 2048 110 1056 287168 35.657 28.4277 558.492 837.6 1460.28 1460.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000256 2048 150 5232 43008 13.412 7.03939 418.753 209.451 648.786 648.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 3.2e-05 2048 190 1008 480256 123.036 56.1006 985.601 1673.09 2838.02 2838.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 0.001024 1024 480 528 13216 0.792672 0.739328 6.23245 50.0556 57.8916 57.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 3.2e-05 2048 60 1680 387072 162.571 55.997 1363.82 1675.79 3258.4 3258.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1050 0.000512 1024 230 960 30912 2.27933 1.64486 27.0318 85.5905 116.665 116.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 6.4e-05 4096 190 2640 152320 136.575 55.6524 1661.28 1674.86 3528.53 3528.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 6.4e-05 2048 115 1968 193536 71.8364 28.357 622.269 837.61 1560.26 1560.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 420 0.000256 4096 150 2208 14784 31.9878 13.9776 102.403 419.551 568.051 568.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 3.2e-05 1024 230 1008 462336 70.0311 26.9233 395.334 837.444 1329.94 1330.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 6.4e-05 2048 110 1056 286944 35.8171 28.4207 458.58 837.555 1360.47 1360.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000256 2048 150 5232 43008 13.4697 7.16074 344.433 210.36 575.554 575.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 3.2e-05 2048 190 1008 478464 123.863 56.1091 806.71 1674.53 2661.4 2661.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 0.001024 1024 480 528 13104 0.794592 0.7392 5.18563 50.0089 56.7992 56.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 3.2e-05 2048 60 1680 387072 162.687 56.1148 1121.31 1674.6 3014.92 3015.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1050 0.000512 1024 230 960 30240 2.29299 1.63021 21.4549 89.6356 115.13 115.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 6.4e-05 4096 190 2640 153216 136.983 55.7281 1375.92 1678.81 3247.61 3247.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 6.4e-05 2048 115 1968 186368 72.0964 27.9429 539.667 827.988 1467.89 1468.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 420 0.000256 4096 150 2208 12544 31.9053 13.8243 79.4111 414.946 540.222 540.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 3.2e-05 1024 230 1008 458752 68.735 26.5155 353.318 827.649 1276.44 1276.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 6.4e-05 2048 110 1056 286720 35.6247 28.3562 416.624 837.533 1318.24 1318.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000256 2048 150 5232 41216 13.3528 6.95402 298.51 207.554 526.501 526.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 3.2e-05 2048 190 1008 480256 122.851 56.0499 731.496 1675.63 2586.22 2586.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 0.001024 1024 480 528 12992 0.799072 0.747104 4.49715 51.2792 57.395 57.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 3.2e-05 2048 60 1680 372736 163.935 55.2452 973.1 1655.12 2847.62 2847.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1050 0.000512 1024 230 960 30464 2.29814 1.65069 19.4878 88.3584 111.911 111.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 6.4e-05 4096 190 2640 150528 136.868 55.5836 1224.12 1675.16 3091.9 3092.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 6.4e-05 2048 115 1968 192512 71.6276 28.2705 1152.33 843.447 2095.87 2096.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 420 0.000256 4096 150 2208 14848 31.7664 13.919 188.788 421.996 656.6 656.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 3.2e-05 1024 230 1008 466944 68.9246 26.8231 743.223 843.246 1682.44 1682.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 6.4e-05 2048 110 1056 287488 35.6692 28.3764 853.898 846.119 1764.17 1764.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000256 2048 150 5232 43008 13.3428 7.01072 624.997 211.083 856.564 856.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 3.2e-05 2048 190 1008 481280 122.953 55.9687 1508.84 1691.83 3379.78 3379.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 0.001024 1024 480 528 13568 0.798816 0.753216 9.51779 51.5526 62.6928 62.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 3.2e-05 2048 60 1680 385024 162.604 55.9145 2071.43 1686.29 3976.46 3976.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1050 0.000512 1024 230 960 31232 2.29456 1.66829 40.7564 88.416 133.252 133.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 6.4e-05 4096 190 2640 153600 136.426 55.5991 2555.9 1692 4440.08 4440.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 6.4e-05 2048 115 1968 192512 71.6466 28.3337 749.287 843.363 1692.83 1693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 420 0.000256 4096 150 2208 14336 31.9252 13.9288 119.925 422.261 588.172 588.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 3.2e-05 1024 230 1008 466944 68.9175 26.8218 482.329 843.178 1421.47 1421.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 6.4e-05 2048 110 1056 287232 35.6461 28.3533 556.346 846.055 1466.51 1466.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000256 2048 150 5232 43008 13.3679 7.02096 399.797 211.215 631.536 631.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 3.2e-05 2048 190 1008 479232 122.865 55.9882 975.656 1686.12 2840.83 2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 0.001024 1024 480 528 13312 0.792576 0.740864 5.92896 51.2868 58.8222 58.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 3.2e-05 2048 60 1680 385024 162.624 56.0435 1347.65 1689.62 3256.16 3256.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1050 0.000512 1024 230 960 31232 2.30573 1.66944 26.6138 90.5964 121.302 121.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 6.4e-05 4096 190 2640 151552 136.478 55.5389 1640.2 1688.12 3520.5 3520.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 6.4e-05 2048 115 1968 184320 72.2447 27.9915 598.392 824.532 1523.36 1523.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 420 0.000256 4096 150 2208 13824 31.5654 13.7783 97.7741 413.098 556.347 556.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 3.2e-05 1024 230 1008 454656 69.0476 26.4356 389.625 824.251 1309.58 1309.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 6.4e-05 2048 110 1056 286464 35.6699 28.2872 463.89 837.164 1365.12 1365.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000256 2048 150 5232 41472 13.2979 6.9271 313.48 206.626 540.466 540.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 3.2e-05 2048 190 1008 473088 123.74 55.6652 808.205 1664.76 2652.56 2652.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 0.001024 1024 480 528 13056 0.793344 0.74048 4.76 50.0791 56.4469 56.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 3.2e-05 2048 60 1680 368640 164.463 55.3571 1072.76 1648.44 2941.24 2941.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1050 0.000512 1024 230 960 30720 2.28179 1.64403 22.2374 85.5407 111.824 111.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 6.4e-05 4096 190 2640 150528 136.284 55.357 1368.32 1665.4 3225.52 3225.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 6.4e-05 2048 115 1968 188416 72.783 28.2829 539.204 836.439 1476.91 1477.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 420 0.000256 4096 150 2208 14336 31.9752 13.9412 89.5819 419.226 554.852 554.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 3.2e-05 1024 230 1008 458752 70.2188 26.823 345.63 835.912 1278.8 1278.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 6.4e-05 2048 110 1056 285696 35.6 28.3303 406.721 836.219 1306.98 1307.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000256 2048 150 5232 43008 13.4182 7.0615 289.065 209.694 519.366 519.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 3.2e-05 2048 190 1008 475136 124.233 56.0621 714.721 1671.63 2566.83 2566.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1310 0.001024 1024 480 528 12800 0.790144 0.73808 4.51482 49.847 55.962 56.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 3.2e-05 2048 60 1680 376832 165.896 55.8428 965.649 1671.64 2859.24 2859.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1050 0.000512 1024 230 960 29696 2.27309 1.61587 18.8986 90.0953 112.998 113.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 6.4e-05 4096 190 2640 151552 136.551 55.5387 1213.67 1677.42 3083.34 3083.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 6.4e-05 2048 115 1968 191232 72.0753 28.3383 1119.47 834.273 2054.36 2054.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 420 0.000256 4096 150 2208 14400 31.9269 13.9467 181.284 417.56 644.846 644.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 3.2e-05 1024 230 1008 465408 69.2494 26.8655 716.4 834.158 1646.9 1647.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 6.4e-05 2048 110 1056 287136 35.794 28.4733 831.458 837.413 1733.24 1733.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000256 2048 150 5232 43200 13.3441 7.02211 634.497 208.827 863.822 863.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 3.2e-05 2048 190 1008 481536 123.226 56.0996 1469.27 1675.89 3324.68 3324.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 0.001024 1024 480 528 13536 0.799552 0.744768 9.24547 51.2904 62.1532 62.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 3.2e-05 2048 60 1680 382464 163.709 55.9601 2017.03 1671.24 3908.16 3908.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1050 0.000512 1024 230 960 31392 2.29952 1.65936 40.3164 84.6053 128.999 129.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 6.4e-05 4096 190 2640 153216 136.913 55.7169 2520.4 1678.47 4391.67 4391.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 6.4e-05 2048 115 1968 188928 71.6638 28.0575 771.278 829.296 1700.49 1700.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 420 0.000256 4096 150 2208 13824 31.7274 13.8347 121.864 415.245 582.8 582.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 3.2e-05 1024 230 1008 460800 68.6733 26.8555 497.167 828.998 1421.91 1422.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 6.4e-05 2048 110 1056 286848 35.6526 28.4696 575.845 838.41 1478.48 1478.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000256 2048 150 5232 42624 13.2458 6.96726 434.091 207.705 662.141 662.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 3.2e-05 2048 190 1008 479232 122.635 55.8879 1015.55 1670.13 2864.39 2864.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 0.001024 1024 480 528 13248 0.794336 0.743424 6.17286 51.2147 58.9963 59.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 3.2e-05 2048 60 1680 377856 162.463 55.3807 1382.04 1657.85 3257.95 3258.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1050 0.000512 1024 230 960 31104 2.28115 1.6425 27.8974 85.4207 117.354 117.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 6.4e-05 4096 190 2640 152064 136.443 55.5898 1724.75 1672.57 3589.51 3589.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 6.4e-05 2048 115 1968 186624 73.3865 28.3853 645.779 835.585 1583.34 1583.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 420 0.000256 4096 150 2208 13824 32.0791 13.9551 103.938 418.729 568.828 568.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 3.2e-05 1024 230 1008 456192 70.7168 26.8712 417.267 835.279 1350.35 1350.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 6.4e-05 2048 110 1056 286848 35.7953 28.3713 488.132 837.827 1390.23 1390.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000256 2048 150 5232 43200 13.3909 7.0375 372.955 209.441 602.957 603.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 3.2e-05 2048 190 1008 476928 123.671 56.0478 858.339 1670.38 2708.63 2708.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1310 0.001024 1024 480 528 12960 0.792576 0.734912 5.1281 49.8828 56.6111 56.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 3.2e-05 2048 60 1680 373248 166.72 56.0442 1158.41 1670.65 3052.04 3052.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1050 0.000512 1024 230 960 30240 2.27629 1.61523 23.6291 88.9542 116.592 116.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 6.4e-05 4096 190 2640 152064 136.846 55.6539 1468.23 1670.93 3331.83 3331.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 6.4e-05 2048 115 1968 184320 71.1727 27.6904 640.329 816.634 1556.03 1556.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 420 0.000256 4096 150 2208 11520 31.7469 13.6828 86.6163 409.538 541.716 541.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 3.2e-05 1024 230 1008 442368 69.6334 26.2266 404.984 816.223 1317.29 1317.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 6.4e-05 2048 110 1056 286848 35.6242 28.2908 489.895 838.189 1392.1 1392.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000256 2048 150 5232 41472 13.0921 6.90819 360.512 204.848 585.495 585.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 3.2e-05 2048 190 1008 470016 123.081 55.3708 844.399 1657.63 2680.68 2680.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 0.001024 1024 480 528 12672 0.790528 0.73792 5.26752 49.9506 56.8217 56.8975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 3.2e-05 2048 60 1680 368640 161.334 54.605 1145.82 1632.36 2994.35 2994.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1050 0.000512 1024 230 960 29952 2.27872 1.62701 23.5768 82.7496 110.35 110.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 6.4e-05 4096 190 2640 147456 136.312 55.1465 1430.25 1657.73 3279.6 3279.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 6.4e-05 2048 115 1968 192000 72.1728 28.3527 1114.6 838.071 2053.4 2053.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 420 0.000256 4096 150 2208 14080 31.7887 13.8634 175.797 415.992 637.568 637.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 3.2e-05 1024 230 1008 465920 69.4953 26.9239 707.176 837.965 1641.78 1641.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 6.4e-05 2048 110 1056 287360 35.6716 28.4081 824.284 838.183 1726.65 1726.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000256 2048 150 5232 42880 13.283 7.00602 622.411 208.075 850.902 851.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 3.2e-05 2048 190 1008 481280 122.987 56.0865 1453.46 1676 3308.73 3308.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 0.001024 1024 480 528 13440 0.794624 0.743328 9.12816 51.1996 61.9375 62.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 3.2e-05 2048 60 1680 389120 162.311 56.115 2025.79 1675.9 3920.34 3920.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1050 0.000512 1024 230 960 31040 2.28989 1.64851 39.3272 91.3137 134.698 134.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 6.4e-05 4096 190 2640 153600 136.576 55.6829 2509.34 1676.05 4377.82 4377.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 6.4e-05 2048 115 1968 189440 72.7449 28.4258 792.18 838.789 1732.34 1732.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 420 0.000256 4096 150 2208 12800 31.7643 13.777 115.537 413.223 574.43 574.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 3.2e-05 1024 230 1008 460800 70.2527 26.882 509.868 838.554 1445.77 1445.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 6.4e-05 2048 110 1056 287360 35.5941 28.3749 593.263 838.725 1496.06 1496.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000256 2048 150 5232 42240 13.1748 6.96499 441.399 206.695 668.36 668.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 3.2e-05 2048 190 1008 481280 122.749 56.0311 1045.65 1676.88 2901.5 2901.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 0.001024 1024 480 528 13120 0.793088 0.741312 6.44416 50.0555 58.1058 58.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 3.2e-05 2048 60 1680 389120 162.035 56.0309 1457.91 1676.95 3353.14 3353.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1050 0.000512 1024 230 960 30720 2.27834 1.64003 28.3078 85.7623 118.108 118.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 6.4e-05 4096 190 2640 153600 136.382 55.5807 1787.18 1680.67 3659.97 3660.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 6.4e-05 2048 115 1968 184320 72.2954 27.9981 634.802 824.674 1559.97 1560.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 420 0.000256 4096 150 2208 13440 31.6962 13.7966 100.655 413.36 559.641 559.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 3.2e-05 1024 230 1008 445440 70.5505 26.4704 405.851 824.337 1327.42 1327.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 6.4e-05 2048 110 1056 287040 35.6648 28.3203 484.831 837.468 1386.39 1386.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000256 2048 150 5232 42240 13.2059 6.94682 362.994 206.759 590.033 590.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 3.2e-05 2048 190 1008 476160 123.646 55.9885 849.457 1670.48 2699.76 2699.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 0.001024 1024 480 528 12960 0.796544 0.743424 5.08378 51.197 57.8943 57.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 3.2e-05 2048 60 1680 368640 164.584 55.1101 1136.45 1648.57 3004.93 3005.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1050 0.000512 1024 230 960 30720 2.2873 1.64819 23.5288 85.6037 113.18 113.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 6.4e-05 4096 190 2640 149760 136.936 55.5986 1437.4 1669.69 3299.79 3299.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 6.4e-05 2048 115 1968 184320 72.33 27.9386 592.74 825.65 1518.86 1519.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 420 0.000256 4096 150 2208 12800 31.829 13.8138 91.0555 414.169 550.996 551.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 3.2e-05 1024 230 1008 450560 69.8268 26.4392 382.977 825.188 1304.65 1304.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 6.4e-05 2048 110 1056 285440 35.6372 28.2566 451.956 835.889 1351.85 1351.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000256 2048 150 5232 40960 13.3581 6.94022 328.827 207.164 556.419 556.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 3.2e-05 2048 190 1008 481280 123.042 56.0049 801.233 1678.32 2658.79 2658.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1310 0.001024 1024 480 528 12800 0.798304 0.749376 5.00678 51.3309 57.9557 58.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 3.2e-05 2048 60 1680 368640 164.478 55.1143 1059.34 1653.69 2932.85 2933.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1050 0.000512 1024 230 960 30720 2.28755 1.64736 22.2541 86.8431 113.156 113.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 6.4e-05 4096 190 2640 148480 135.631 54.9579 1324.8 1651.21 3166.76 3166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 540 6.4e-05 2048 115 1950 195584 71.1959 28.3686 989.922 838.613 1928.31 1928.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 420 0.000256 4096 150 2200 14592 31.9193 13.9459 269.814 419.617 735.427 735.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 930 3.2e-05 1024 230 1050 471040 68.7901 26.8778 665.566 838.55 1600.01 1600.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1150 6.4e-05 2048 110 1050 289664 35.5559 28.3144 850.252 839.036 1753.27 1753.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000256 2048 150 5250 43520 13.3399 7.05088 562.784 209.83 793.137 793.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 910 3.2e-05 2048 190 1000 490496 121.392 56.0251 2105.47 1677.06 3960.15 3960.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1310 0.001024 1024 480 500 13696 0.796672 0.748352 14.0507 51.2855 66.9546 67.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 3.2e-05 2048 60 1700 389120 162.207 56.1459 1796.25 1676.88 3691.71 3691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1050 0.000512 1024 230 950 31232 2.29277 1.68838 34.6414 84.453 123.174 123.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 6.4e-05 4096 190 2650 152576 136.478 55.6038 2233.45 1676.96 4102.67 4102.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 540 6.4e-05 2048 115 1950 194560 71.1998 28.2993 631.858 835.888 1567.45 1567.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 420 0.000256 4096 150 2200 14336 31.8989 13.9196 251.674 418.252 715.881 715.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 930 3.2e-05 1024 230 1050 466944 68.8914 26.8222 422.948 835.784 1354.67 1354.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1150 6.4e-05 2048 110 1050 289536 35.6904 28.6597 1282.04 838.55 2185.05 2185.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000256 2048 150 5250 43008 13.3511 7.01773 355.061 209.212 584.771 584.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 910 3.2e-05 2048 190 1000 489472 121.555 56.1106 1971.66 1676.82 3826.35 3826.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1310 0.001024 1024 480 500 13696 0.797248 0.745472 14.1566 51.3268 67.0997 67.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 380 3.2e-05 2048 60 1700 385024 162.636 56.1418 1142.44 1671.51 3032.95 3033.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1050 0.000512 1024 230 950 31232 2.30128 1.66957 22.5491 87.968 114.589 114.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 6.4e-05 4096 190 2650 152576 136.655 55.5991 1419.45 1685.15 3297.02 3297.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 540 6.4e-05 2048 115 1950 193536 71.0077 28.2076 516.027 832.514 1447.95 1448.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 420 0.000256 4096 150 2200 13824 31.8732 13.8813 283.679 416.704 746.274 746.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 930 3.2e-05 1024 230 1050 466944 68.3882 26.7264 348.004 832.365 1275.71 1275.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1150 6.4e-05 2048 110 1050 289152 35.6313 28.4742 1287.26 837.593 2189.07 2189.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000256 2048 150 5250 43008 13.2755 6.99085 292.141 208.43 520.967 521.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 910 3.2e-05 2048 190 1000 488448 121.824 55.974 2380.67 1672.75 4231.42 4231.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1310 0.001024 1024 480 500 13632 0.796672 0.747136 14.0468 51.2622 66.9263 67.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 380 3.2e-05 2048 60 1700 380928 162.759 55.7663 926.08 1664.54 2809.37 2809.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1050 0.000512 1024 230 950 31104 2.29066 1.66118 18.7098 87.325 110.085 110.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 590 6.4e-05 4096 190 2650 152064 136.452 55.6175 3289.17 1676.14 5157.54 5157.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 6.4e-05 2048 115 1950 195840 71.4099 28.3771 931.82 837.657 1869.46 1869.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 420 0.000256 4096 150 2200 14720 31.9844 13.9714 152.247 419.137 617.47 617.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 3.2e-05 1024 230 1050 471040 69.0587 26.9455 625.407 837.585 1559.21 1559.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 6.4e-05 2048 110 1050 289600 35.774 28.4111 755.372 837.71 1657.37 1657.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000256 2048 150 5250 43520 13.4011 7.0656 525.689 209.609 755.896 756.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 3.2e-05 2048 190 1000 490240 121.586 56.1234 1239.84 1675.07 3092.81 3092.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 0.001024 1024 480 500 13680 0.796512 0.742368 7.11629 51.2479 59.9757 60.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 3.2e-05 2048 60 1700 389120 162.699 56.2206 1690.59 1678.92 3588.64 3588.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1050 0.000512 1024 230 950 31200 2.29946 1.65885 32.4582 89.5941 126.109 126.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 6.4e-05 4096 190 2650 152960 136.971 55.7234 2062.06 1676.56 3931.48 3931.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 6.4e-05 2048 115 1950 194560 71.5866 28.3364 595.579 837.957 1533.66 1533.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 420 0.000256 4096 150 2200 14080 31.7775 13.8675 94.5414 415.93 556.242 556.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 3.2e-05 1024 230 1050 471040 68.8767 26.923 401.217 837.836 1335.07 1335.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1150 6.4e-05 2048 110 1050 289600 35.6326 28.3951 577.349 837.881 1479.37 1479.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000256 2048 150 5250 42880 13.2716 7.00051 333.061 208.045 561.507 561.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 3.2e-05 2048 190 1000 488960 121.358 56.058 795.59 1675.46 2648.66 2648.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 0.001024 1024 480 500 13600 0.794656 0.741376 4.60256 51.1998 57.408 57.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 3.2e-05 2048 60 1700 389120 162.423 56.0593 1083.43 1680.47 2982.6 2982.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1050 0.000512 1024 230 950 31040 2.28528 1.64454 21.0753 89.2586 114.361 114.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 6.4e-05 4096 190 2650 152320 136.822 55.6726 1319.16 1677.02 3188.83 3188.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 6.4e-05 2048 115 1950 192000 71.9036 28.4157 490.963 834.658 1426.13 1426.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 420 0.000256 4096 150 2200 14400 31.9455 13.9764 80.5475 417.868 544.468 544.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 930 3.2e-05 1024 230 1050 468480 68.8765 27.0705 333.924 834.47 1264.56 1264.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1150 6.4e-05 2048 110 1050 288960 35.7507 28.4631 510.367 837.157 1411.85 1411.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000256 2048 150 5250 43200 13.3798 7.08403 278.194 209.02 507.81 507.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 910 3.2e-05 2048 190 1000 487680 121.734 55.9609 1802.31 1668.74 3648.94 3649.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1310 0.001024 1024 480 500 13440 0.79168 0.74336 11.864 49.9854 63.4558 63.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 3.2e-05 2048 60 1700 384000 162.947 56.0177 893.207 1668.86 2781.24 2781.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1050 0.000512 1024 230 950 31200 2.30406 1.6831 17.8855 89.9444 111.915 112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 6.4e-05 4096 190 2650 151680 136.937 55.6155 1095.32 1669.04 2957.08 2957.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 540 6.4e-05 2048 115 1950 194560 71.468 28.3195 427.373 838.967 1366.33 1366.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 420 0.000256 4096 150 2200 12800 31.8223 13.7792 192.948 413.464 652.144 652.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 930 3.2e-05 1024 230 1050 471040 68.7332 26.8903 288.864 838.859 1223.57 1223.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1150 6.4e-05 2048 110 1050 289280 35.8027 28.3324 1151.83 838.889 2054.96 2055.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000256 2048 150 5250 42240 13.1792 7.00803 236.291 206.734 463.345 463.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 910 3.2e-05 2048 190 1000 486400 122.206 56.0271 1711.99 1678.57 3568.98 3569.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1310 0.001024 1024 480 500 13440 0.791552 0.745472 12.0504 50.0627 63.7223 63.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 380 3.2e-05 2048 60 1700 389120 162.091 56.062 780.436 1681.82 2680.63 2680.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1050 0.000512 1024 230 950 30720 2.27491 1.6425 15.3195 86.8323 106.171 106.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 6.4e-05 4096 190 2650 151040 136.849 55.5887 941.897 1677.65 2812.15 2812.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 6.4e-05 2048 115 1950 195072 71.3137 28.326 1267.76 836.57 2204.17 2204.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 420 0.000256 4096 150 2200 14592 31.862 13.9461 203.948 418.531 668.414 668.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 3.2e-05 1024 230 1050 470016 68.8122 26.8978 858.776 836.477 1791.18 1791.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 6.4e-05 2048 110 1050 289536 35.5684 28.3146 919.452 838.159 1821.6 1821.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000256 2048 150 5250 43392 13.3362 7.04512 713.864 209.359 943.738 943.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 3.2e-05 2048 190 1000 489984 120.844 55.9841 1690.01 1675.75 3542.78 3542.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 0.001024 1024 480 500 13632 0.796416 0.743424 9.81168 51.1988 62.6212 62.7014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 3.2e-05 2048 60 1700 387072 162.52 56.0579 2291.44 1675.3 4185.54 4185.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1050 0.000512 1024 230 950 31296 2.30106 1.66746 45.2517 90.3256 139.65 139.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 6.4e-05 4096 190 2650 152064 136.581 55.6434 2777.73 1675.44 4645.56 4645.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 6.4e-05 2048 115 1950 193536 71.0537 28.2079 783.114 832.51 1715.09 1715.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 420 0.000256 4096 150 2200 13824 31.8276 13.8793 123.085 416.707 585.633 585.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 3.2e-05 1024 230 1050 466944 68.3836 26.7231 527.93 832.355 1455.61 1455.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 6.4e-05 2048 110 1050 289152 35.5021 28.3812 570.039 837.575 1471.6 1471.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000256 2048 150 5250 43008 13.2738 6.98621 439.513 208.427 668.33 668.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 3.2e-05 2048 190 1000 488448 120.975 55.9535 1044.03 1672.73 2893.88 2894.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1310 0.001024 1024 480 500 13632 0.800352 0.746752 6.14278 51.261 59.024 59.1023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 3.2e-05 2048 60 1700 380928 162.792 55.7593 1398.29 1669.69 3286.76 3286.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1050 0.000512 1024 230 950 31104 2.29171 1.66538 28.1302 88.3695 120.564 120.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 6.4e-05 4096 190 2650 152064 136.358 55.605 1729.23 1675.06 3596.42 3596.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 6.4e-05 2048 115 1950 188928 71.6649 28.0141 625.268 829.143 1554.28 1554.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 420 0.000256 4096 150 2200 13824 31.7227 13.8441 99.4836 415.2 560.378 560.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 3.2e-05 1024 230 1050 460800 68.6915 26.5789 425.513 828.915 1349.92 1350.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 6.4e-05 2048 110 1050 289152 35.5598 28.341 652.355 838.321 1554.68 1554.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000256 2048 150 5250 42624 13.2441 6.98147 358.178 207.681 586.211 586.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 3.2e-05 2048 190 1000 488448 120.622 55.9092 851.397 1671.75 2699.86 2700.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1310 0.001024 1024 480 500 13536 0.798336 0.745472 4.9847 51.2173 57.8175 57.8924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 3.2e-05 2048 60 1700 377856 162.524 55.5088 1134.78 1657.63 3010.67 3010.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1050 0.000512 1024 230 950 30528 2.28877 1.6465 22.5943 88.5789 115.209 115.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 6.4e-05 4096 190 2650 149760 136.778 55.5827 1396.82 1670.37 3259.71 3259.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 6.4e-05 2048 115 1950 190464 70.7822 27.9142 535.962 825.228 1460.08 1460.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 420 0.000256 4096 150 2200 12288 31.9118 13.7753 75.525 413.445 534.792 534.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 3.2e-05 1024 230 1050 454656 69.0468 26.6219 357.94 824.924 1278.75 1278.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1150 6.4e-05 2048 110 1050 288768 35.5801 28.2788 620.079 837.518 1521.56 1521.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000256 2048 150 5250 41472 13.304 6.97206 297.002 206.794 524.205 524.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 910 3.2e-05 2048 190 1000 485376 120.702 55.6446 771.996 1666.83 2615.38 2615.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1310 0.001024 1024 480 500 13440 0.794624 0.743424 4.66259 50.104 56.3777 56.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 3.2e-05 2048 60 1700 368640 164.522 55.0611 943.112 1649.67 2812.6 2812.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1050 0.000512 1024 230 950 30720 2.28064 1.64051 19.4527 86.6323 110.125 110.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 6.4e-05 4096 190 2650 150528 136.292 55.3592 1195.7 1666.66 3054.18 3054.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 6.4e-05 2048 115 1950 195328 71.4541 28.3977 1165.35 836.528 2101.93 2102.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 420 0.000256 4096 150 2200 14336 32.0803 13.9674 183.096 418.552 647.827 647.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 3.2e-05 1024 230 1050 469504 69.0885 26.9256 792.086 836.436 1724.75 1724.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 6.4e-05 2048 110 1050 289408 35.6995 28.3752 847.484 837.771 1749.44 1749.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000256 2048 150 5250 43456 13.3882 7.06298 656.073 210.261 886.915 887.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 3.2e-05 2048 190 1000 489216 121.338 56.0271 1558.65 1672.77 3408.99 3409.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 0.001024 1024 480 500 13664 0.800768 0.7432 9.21792 51.1885 62.0213 62.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 3.2e-05 2048 60 1700 387072 162.805 56.0915 2107.88 1672.83 3999.84 4000.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1050 0.000512 1024 230 950 31360 2.30819 1.66707 41.7014 87.1787 132.963 133.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 6.4e-05 4096 190 2650 152320 136.979 55.7154 2562.71 1672.87 4428.44 4428.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 6.4e-05 2048 115 1950 193536 71.6872 28.3406 733.783 836.786 1670.8 1670.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 420 0.000256 4096 150 2200 14336 31.9971 13.9592 117.284 418.9 582.263 582.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 3.2e-05 1024 230 1050 465920 69.3586 26.8951 496.176 836.613 1429.26 1429.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 6.4e-05 2048 110 1050 289408 35.5671 28.3924 538.139 837.916 1440.12 1440.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000256 2048 150 5250 43008 13.4135 7.04291 410.852 209.531 640.967 641.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 3.2e-05 2048 190 1000 487424 121.409 56.0887 985.521 1673 2836.21 2836.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1310 0.001024 1024 480 500 13440 0.794624 0.741376 5.79978 50.0626 57.47 57.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 3.2e-05 2048 60 1700 387072 162.564 56.0766 1337.47 1676.23 3232.57 3232.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1050 0.000512 1024 230 950 30912 2.28483 1.64704 26.584 85.6064 116.23 116.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 6.4e-05 4096 190 2650 152320 136.577 55.6672 1634.85 1675.75 3503 3503.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 6.4e-05 2048 115 1950 193536 71.8418 28.3729 602.074 837.01 1539.49 1539.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 420 0.000256 4096 150 2200 13440 32.2439 13.9723 91.3456 419.206 556.897 557.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 3.2e-05 1024 230 1050 462336 70.0253 26.9269 402.877 836.682 1336.73 1336.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 6.4e-05 2048 110 1050 288960 35.7008 28.4137 442.249 836.87 1343.34 1343.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000256 2048 150 5250 43008 13.4628 7.05011 337.625 209.691 567.957 568.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 3.2e-05 2048 190 1000 489216 121.344 56.0776 812.445 1673.18 2663.24 2663.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 0.001024 1024 480 500 13440 0.794208 0.738848 4.92867 49.9876 56.5201 56.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 3.2e-05 2048 60 1700 387072 162.715 56.0824 1096.33 1686.65 3001.99 3002.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1050 0.000512 1024 230 950 30240 2.29309 1.63181 21.1518 89.5937 114.773 114.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 6.4e-05 4096 190 2650 150528 137.412 55.7483 1325.96 1677.53 3196.82 3196.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 6.4e-05 2048 115 1950 186368 72.0557 27.9572 522.662 827.37 1450.24 1450.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 420 0.000256 4096 150 2200 12544 31.901 13.8209 77.6902 414.64 538.181 538.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 3.2e-05 1024 230 1050 458752 68.7314 26.5251 359.913 827.024 1282.41 1282.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 6.4e-05 2048 110 1050 288512 35.54 28.3123 397.843 837.309 1299.11 1299.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000256 2048 150 5250 41216 13.3586 6.95334 292.733 207.41 520.585 520.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 3.2e-05 2048 190 1000 487424 121.18 55.976 726.406 1673.08 2576.84 2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1310 0.001024 1024 480 500 13440 0.799232 0.749568 4.14685 51.5651 57.3352 57.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 3.2e-05 2048 60 1700 372736 163.945 55.2209 952.052 1653.87 2825.31 2825.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1050 0.000512 1024 230 950 30464 2.29955 1.64394 19.0377 87.2729 110.361 110.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 6.4e-05 4096 190 2650 150528 136.874 55.595 1194.99 1691.6 3079.22 3079.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 6.4e-05 2048 115 1950 194560 71.2194 28.2788 1149.4 835.94 2085.11 2085.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 420 0.000256 4096 150 2200 14336 31.8607 13.92 182.789 418.296 646.994 647.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 3.2e-05 1024 230 1050 466944 68.9295 26.8276 769.383 835.837 1701.19 1701.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 6.4e-05 2048 110 1050 289536 35.5588 28.3712 837.286 838.804 1740.12 1740.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000256 2048 150 5250 43008 13.3348 7.01315 627.261 209.226 856.966 857.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 3.2e-05 2048 190 1000 489472 121.113 55.98 1534.72 1678.55 3390.55 3390.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1310 0.001024 1024 480 500 13696 0.80144 0.747392 8.98278 51.3309 61.9347 62.0086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 3.2e-05 2048 60 1700 385024 162.632 55.8734 2069.91 1677.72 3966.35 3966.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1050 0.000512 1024 230 950 31232 2.29606 1.66874 40.5261 89.0303 133.627 133.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 6.4e-05 4096 190 2650 152576 136.593 55.5848 2539.14 1679.57 4411.04 4411.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 6.4e-05 2048 115 1950 192512 71.6184 28.3648 737.252 835.958 1673.39 1673.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 420 0.000256 4096 150 2200 14336 31.8859 13.9331 119.573 418.556 584.08 584.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 3.2e-05 1024 230 1050 466944 68.8869 26.8188 497.672 835.881 1429.47 1429.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 6.4e-05 2048 110 1050 289280 35.5436 28.4496 541.81 838.64 1444.54 1444.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000256 2048 150 5250 43008 13.3673 7.02048 406.056 209.362 635.931 636.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 3.2e-05 2048 190 1000 487424 121.107 56.013 991.658 1671.32 2840.29 2840.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1310 0.001024 1024 480 500 13312 0.792576 0.741376 5.8263 50.0153 57.4461 57.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 3.2e-05 2048 60 1700 385024 162.569 55.9759 1338.3 1671.44 3228.5 3228.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1050 0.000512 1024 230 950 31232 2.30221 1.66922 26.594 89.0971 119.768 119.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 6.4e-05 4096 190 2650 151552 136.447 55.5301 1643.31 1671.67 3507.12 3507.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 6.4e-05 2048 115 1950 190464 70.7565 27.9542 619.504 824.536 1542.94 1543.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 420 0.000256 4096 150 2200 12288 31.9066 13.7851 88.5969 413.094 547.51 547.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 3.2e-05 1024 230 1050 454656 69.0477 26.4368 411.792 824.247 1331.74 1331.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 6.4e-05 2048 110 1050 288768 35.5723 28.3312 460.955 836.819 1361.78 1361.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000256 2048 150 5250 41472 13.2994 6.96227 324.098 206.629 551.115 551.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 3.2e-05 2048 190 1000 485376 120.661 55.6775 842.55 1664.78 2683.86 2684.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1310 0.001024 1024 480 500 13440 0.793824 0.741376 5.36358 50.0796 57.0508 57.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 3.2e-05 2048 60 1700 368640 164.455 55.0415 1089.11 1651.74 2960.57 2960.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1050 0.000512 1024 230 950 30720 2.28314 1.64554 22.496 83.4358 109.967 110.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 6.4e-05 4096 190 2650 150528 136.267 55.3473 1382.08 1667.53 3241.39 3241.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 6.4e-05 2048 115 1950 188416 72.7909 28.275 541.969 836.446 1479.67 1479.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 420 0.000256 4096 150 2200 14336 31.966 13.9401 90.7182 419.229 555.977 556.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 3.2e-05 1024 230 1050 458752 70.2328 26.8255 366.539 835.913 1299.72 1299.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 6.4e-05 2048 110 1050 287744 35.5127 28.2542 407.625 836.208 1307.7 1307.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000256 2048 150 5250 43008 13.4104 7.02915 292.965 209.694 523.227 523.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 3.2e-05 2048 190 1000 483328 122.004 55.8709 744.479 1671.62 2594.17 2594.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1310 0.001024 1024 480 500 12800 0.788192 0.736576 4.3865 49.8454 55.8293 55.9022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 3.2e-05 2048 60 1700 376832 165.873 56.0191 987.044 1673.51 2882.66 2882.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1050 0.000512 1024 230 950 29696 2.2752 1.6201 19.1974 88.9524 112.153 112.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 6.4e-05 4096 190 2650 151552 136.559 55.5528 1243.33 1676.01 3111.62 3111.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 6.4e-05 2048 115 1950 193536 71.6438 28.3289 1171.29 835.291 2106.76 2106.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 420 0.000256 4096 150 2200 14400 31.9449 13.9498 188.695 418.002 652.719 652.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 3.2e-05 1024 230 1050 465408 69.2877 26.8662 781.578 835.176 1713.13 1713.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 6.4e-05 2048 110 1050 289440 35.6836 28.3911 854.118 839.035 1757.33 1757.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000256 2048 150 5250 43200 13.3444 7.02099 661.079 209.083 890.659 890.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 3.2e-05 2048 190 1000 490752 121.149 56.1478 1569.53 1676.33 3423.35 3423.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1310 0.001024 1024 480 500 13680 0.800384 0.745472 9.03974 51.3177 61.9738 62.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 3.2e-05 2048 60 1700 387072 162.044 55.9528 2125.8 1670.2 4014.21 4014.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1050 0.000512 1024 230 950 31104 2.30211 1.66237 41.6063 89.9238 135.603 135.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 6.4e-05 4096 190 2650 152064 137.037 55.7121 2601.87 1676.51 4471.3 4471.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 6.4e-05 2048 115 1950 188928 71.6496 28.0762 814.865 828.479 1743.27 1743.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 420 0.000256 4096 150 2200 13824 31.7383 13.8456 129.679 414.877 590.266 590.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 3.2e-05 1024 230 1050 460800 68.6908 26.5996 551.42 828.274 1475.2 1475.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 6.4e-05 2048 110 1050 289152 35.5541 28.406 606.448 837.665 1508.18 1508.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000256 2048 150 5250 42624 13.2461 6.96035 464.412 207.524 692.269 692.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 3.2e-05 2048 190 1000 488448 120.669 56.0128 1113.39 1670.44 2960.7 2960.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1310 0.001024 1024 480 500 13536 0.796 0.742944 6.44506 51.196 59.2518 59.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 3.2e-05 2048 60 1700 377856 162.517 55.4692 1482.03 1656.41 3356.65 3356.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1050 0.000512 1024 230 950 30528 2.28771 1.6479 29.362 85.383 118.786 118.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 6.4e-05 4096 190 2650 149760 136.766 55.5824 1827.84 1669.07 3689.42 3689.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 6.4e-05 2048 115 1950 193536 71.6774 28.3607 689.011 834.897 1624.15 1624.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 420 0.000256 4096 150 2200 13824 32.0777 13.9567 109.419 418.37 573.957 574.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 3.2e-05 1024 230 1050 456192 70.7396 26.8698 454.64 834.591 1387.06 1387.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 6.4e-05 2048 110 1050 288576 35.6918 28.3746 501.935 837.143 1403.25 1403.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000256 2048 150 5250 43200 13.3925 7.03398 391.155 209.445 621.159 621.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 3.2e-05 2048 190 1000 483840 122 55.9719 913.33 1668.93 2760.43 2760.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1310 0.001024 1024 480 500 12960 0.790528 0.733792 4.99437 49.8598 56.4521 56.5289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 3.2e-05 2048 60 1700 387072 162.274 55.9847 1253.13 1669.13 3140.75 3140.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1050 0.000512 1024 230 950 30240 2.27728 1.61018 24.5372 88.9213 117.451 117.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 6.4e-05 4096 190 2650 148608 137.79 55.6524 1495.33 1669.5 3358.44 3358.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 6.4e-05 2048 115 1950 184320 71.1576 27.7709 623.025 816.375 1538.52 1538.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 420 0.000256 4096 150 2200 11520 31.7692 13.6765 85.8931 409.398 540.864 540.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 3.2e-05 1024 230 1050 442368 69.6445 26.2637 416.834 815.936 1328.9 1329.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 6.4e-05 2048 110 1050 289152 35.5216 28.3503 475.789 837.924 1377.68 1377.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000256 2048 150 5250 41472 13.1108 6.92422 355.407 204.779 580.35 580.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 3.2e-05 2048 190 1000 479232 120.744 55.4085 853.959 1656.38 2686.68 2686.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1310 0.001024 1024 480 500 13248 0.792128 0.741792 4.99459 49.949 56.5505 56.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 3.2e-05 2048 60 1700 368640 161.378 55.0173 1126.76 1632.08 2975.45 2975.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1050 0.000512 1024 230 950 29952 2.27488 1.62093 23.2808 83.7785 111.062 111.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 6.4e-05 4096 190 2650 147456 136.297 55.1656 1398.4 1659.1 3249.12 3249.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 540 6.4e-05 2048 115 1950 184320 73.9115 28.3314 572.045 836.056 1510.53 1510.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 420 0.000256 4096 150 2200 14400 32.1069 13.9759 99.3097 419.68 565.202 565.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 3.2e-05 1024 230 1050 460800 69.9947 26.8826 397.704 835.536 1330.33 1330.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 6.4e-05 2048 110 1050 288000 35.6358 28.572 433.45 836.418 1334.18 1334.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000256 2048 150 5250 43200 13.4439 7.1063 339.165 209.847 569.693 569.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 3.2e-05 2048 190 1000 483840 121.945 56.0718 790.056 1671.02 2639.29 2639.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1310 0.001024 1024 480 500 12960 0.787296 0.731008 5.11731 49.69 56.3982 56.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 3.2e-05 2048 60 1700 368640 168.319 56.0119 1034.7 1670.88 2930.12 2930.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1050 0.000512 1024 230 950 28800 2.26774 1.58992 20.5625 89.4774 114.005 114.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 6.4e-05 4096 190 2650 149760 137.314 55.6697 1304.49 1671.84 3169.47 3169.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 6.4e-05 2048 115 1950 194560 71.6023 28.3353 1139.7 838.742 2078.57 2078.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 420 0.000256 4096 150 2200 14080 31.7822 13.8711 179.618 416.394 641.794 641.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 3.2e-05 1024 230 1050 471040 68.9083 27.2015 772.674 838.635 1707.64 1707.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 6.4e-05 2048 110 1050 289600 35.5812 28.3153 829.493 838.796 1732.29 1732.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000256 2048 150 5250 42880 13.2737 6.97702 638.221 208.238 866.836 866.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 3.2e-05 2048 190 1000 488960 121.327 56.0602 1521.03 1677.1 3375.7 3375.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 0.001024 1024 480 500 13600 0.795424 0.743456 8.60973 51.217 61.4351 61.5091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 3.2e-05 2048 60 1700 389120 162.317 56.0517 2079.55 1677.15 3975.29 3975.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1050 0.000512 1024 230 950 31040 2.2912 1.65002 40.3657 89.2504 133.666 133.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 6.4e-05 4096 190 2650 152320 136.775 55.6623 2526.41 1677.37 4396.38 4396.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 6.4e-05 2048 115 1950 194560 71.4816 28.4838 787.879 838.177 1726.22 1726.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 420 0.000256 4096 150 2200 12800 31.7607 13.7778 113.49 412.927 572.085 572.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 3.2e-05 1024 230 1050 471040 68.7248 26.8853 531.259 837.941 1465.03 1465.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 6.4e-05 2048 110 1050 289280 35.5142 28.3421 569.738 838.105 1471.8 1471.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000256 2048 150 5250 42240 13.1787 6.93453 432.537 206.543 659.324 659.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 3.2e-05 2048 190 1000 486400 121.696 56.0169 1037.52 1675.65 2891.07 2891.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1310 0.001024 1024 480 500 13440 0.793152 0.742304 6.1609 50.0369 57.8068 57.8864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 3.2e-05 2048 60 1700 389120 162.027 56.1419 1426.01 1675.68 3320.07 3320.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1050 0.000512 1024 230 950 30720 2.2807 1.64019 27.6639 85.7289 117.417 117.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 6.4e-05 4096 190 2650 151040 136.835 55.5768 1717.01 1678.24 3587.83 3587.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 6.4e-05 2048 115 1950 184320 72.3025 27.9677 633.497 825.446 1559.41 1559.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 420 0.000256 4096 150 2200 13440 31.6937 13.7954 101.529 413.744 560.893 561.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 3.2e-05 1024 230 1050 460800 68.2167 26.4745 440.074 825.09 1360.07 1360.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 6.4e-05 2048 110 1050 288960 35.5566 28.3113 480.7 838.249 1382.92 1383.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000256 2048 150 5250 42240 13.2133 6.94157 366.541 206.949 593.773 593.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 3.2e-05 2048 190 1000 483840 121.748 55.8913 875.569 1670.6 2723.99 2724.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 0.001024 1024 480 500 13440 0.792608 0.745472 5.33261 51.2156 58.1587 58.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 3.2e-05 2048 60 1700 368640 164.496 55.1592 1151.46 1649.99 3021.33 3021.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1050 0.000512 1024 230 950 30720 2.28544 1.64659 23.6683 87.7508 115.457 115.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 6.4e-05 4096 190 2650 149760 136.935 55.5832 1473.39 1671.29 3337.37 3337.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 6.4e-05 2048 115 1950 184320 72.3563 27.9204 584.999 824.881 1510.36 1510.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 420 0.000256 4096 150 2200 12800 31.8179 13.8138 90.3155 413.791 549.862 549.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 3.2e-05 1024 230 1050 450560 69.8348 26.4847 397.913 824.434 1318.88 1319.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 6.4e-05 2048 110 1050 288000 35.4943 28.3176 443.095 835.105 1342.11 1342.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000256 2048 150 5250 40960 13.3546 7.0017 328.268 206.975 555.729 555.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 3.2e-05 2048 190 1000 481280 123.127 56.1746 803.973 1676.12 2659.58 2659.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1310 0.001024 1024 480 500 13440 0.80048 0.751392 5.22989 51.3057 58.1605 58.2344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 3.2e-05 2048 60 1700 368640 164.494 55.0726 1062.62 1648.78 2931.18 2931.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1050 0.000512 1024 230 950 30720 2.29245 1.64864 22.0404 85.7441 111.832 111.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 6.4e-05 4096 190 2650 143360 136.938 54.9478 1287.49 1649.58 3129.11 3129.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 6.4e-05 2048 115 1950 179200 73.5306 27.9809 547.717 825.102 1474.53 1474.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 420 0.000256 4096 150 2200 12800 31.8428 13.8301 87.7292 414.213 547.747 547.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 3.2e-05 1024 230 1050 460800 68.2734 26.4729 390.479 824.536 1309.97 1310.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 6.4e-05 2048 110 1050 288000 35.6415 28.3403 424.875 837.891 1326.85 1326.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000256 2048 150 5250 41600 13.3298 6.95616 321.198 207.19 548.808 548.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 3.2e-05 2048 190 1000 473600 121.01 55.1993 757.351 1649.51 2583.25 2583.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 0.001024 1024 480 500 12000 0.775328 0.722944 4.50278 49.2956 55.3675 55.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 3.2e-05 2048 60 1700 358400 167.593 55.1867 991.51 1652.38 2866.88 2867.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1050 0.000512 1024 230 950 30400 2.30198 1.64611 21.5588 83.751 109.366 109.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 6.4e-05 4096 190 2650 147200 135.781 55.034 1281.42 1649.93 3122.33 3122.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 6.4e-05 2048 115 1980 196608 71.008 28.332 934.187 838.63 1872.35 1872.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 420 0.000256 4096 150 2220 15360 31.788 13.9469 252.532 419.508 717.904 718.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 930 3.2e-05 1024 230 1020 462848 70.0298 26.8837 594.619 838.564 1530.31 1530.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1150 6.4e-05 2048 110 1080 287616 35.6654 28.3906 804.433 839.025 1707.62 1707.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000256 2048 150 5220 43520 13.3252 7.04723 518.057 209.832 748.388 748.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 910 3.2e-05 2048 190 1020 490496 121.397 56.0908 2017.69 1676.92 3872.29 3872.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1310 0.001024 1024 480 540 14080 0.794784 0.75216 12.9339 51.2857 65.8381 65.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 3.2e-05 2048 60 1680 380928 165.151 56.0081 1627.88 1676.94 3526.19 3526.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1050 0.000512 1024 230 960 30976 2.30096 1.66698 32.315 88.653 125.037 125.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 6.4e-05 4096 190 2640 153088 136.395 55.5848 2054.77 1677.01 3923.93 3924.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 540 6.4e-05 2048 115 1980 194560 71.2107 28.3443 606.787 835.759 1542.3 1542.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 420 0.000256 4096 150 2220 14848 31.8487 13.9219 228.909 418.204 693.02 693.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 930 3.2e-05 1024 230 1020 458752 70.1773 26.8321 385.702 835.656 1318.58 1318.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1150 6.4e-05 2048 110 1080 287488 35.8408 28.282 1207.18 838.449 2109.86 2109.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000256 2048 150 5220 43008 13.3402 7.06442 335.58 209.18 565.295 565.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 910 3.2e-05 2048 190 1020 489472 121.635 56.0716 1896.37 1676.61 3750.88 3751.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1310 0.001024 1024 480 540 14080 0.798464 0.748896 12.9311 51.3265 65.8756 65.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 3.2e-05 2048 60 1680 376832 165.895 55.9094 1051.81 1671.12 2944.94 2945.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1050 0.000512 1024 230 960 30976 2.30333 1.66902 21.4351 87.9568 113.457 113.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 6.4e-05 4096 190 2640 152576 136.644 55.5951 1340.04 1679.09 3211.53 3211.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 540 6.4e-05 2048 115 1980 193536 71.0567 28.3352 488.456 833.299 1421.34 1421.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 420 0.000256 4096 150 2220 14592 31.7758 13.8758 248.293 417.098 711.179 711.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 930 3.2e-05 1024 230 1020 454656 70.2271 26.7263 312.179 833.146 1242.49 1242.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1150 6.4e-05 2048 110 1080 287232 35.7909 28.3566 1211.35 838.388 2114 2114.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000256 2048 150 5220 43008 13.2735 6.98368 273.198 208.634 502.218 502.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 910 3.2e-05 2048 190 1020 488448 121.867 56.0372 2264.77 1675.8 4118.69 4118.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1310 0.001024 1024 480 540 14016 0.796512 0.745472 12.9659 51.289 65.8654 65.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 380 3.2e-05 2048 60 1680 374784 165.205 55.722 850.806 1670.69 2742.64 2742.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1050 0.000512 1024 230 960 30720 2.29773 1.65952 17.748 87.3765 109.181 109.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 6.4e-05 4096 190 2640 152064 136.533 55.59 2849.5 1674.78 4716.57 4716.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 540 6.4e-05 2048 115 1980 192512 71.6426 28.275 421.353 835.323 1356.8 1356.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 420 0.000256 4096 150 2220 14336 31.996 13.9264 258.236 418.236 722.534 722.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 930 3.2e-05 1024 230 1020 458752 70.1961 26.8247 272.504 835.116 1204.87 1205.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1150 6.4e-05 2048 110 1080 287232 35.8205 28.3139 1206.17 838.205 2108.62 2108.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000256 2048 150 5220 43008 13.37 7.04278 236.575 209.2 466.318 466.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 910 3.2e-05 2048 190 1020 487424 121.911 56.0156 2243.18 1670.03 4091.35 4091.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1310 0.001024 1024 480 540 13824 0.794208 0.743424 12.8375 49.994 64.4441 64.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 380 3.2e-05 2048 60 1680 376832 165.827 55.9002 739.003 1674.81 2635.76 2635.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1050 0.000512 1024 230 960 30720 2.31331 1.67142 15.3662 86.9548 106.406 106.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 590 6.4e-05 4096 190 2640 151552 136.682 55.5351 2817.59 1670.45 4680.42 4680.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 6.4e-05 2048 115 1980 195840 71.4085 28.3868 1286.06 838.487 2224.54 2224.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 420 0.000256 4096 150 2220 15360 31.8837 13.9721 216.348 419.468 681.803 681.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 3.2e-05 1024 230 1020 463360 70.0016 26.9471 831.622 838.409 1767.2 1767.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 6.4e-05 2048 110 1080 287520 35.7828 28.4289 950.54 838.5 1853.36 1853.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000256 2048 150 5220 43520 13.3963 7.08221 713.798 209.818 944.226 944.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 3.2e-05 2048 190 1020 490240 121.393 56.1295 1733.4 1676.61 3587.72 3587.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 0.001024 1024 480 540 14000 0.798464 0.745472 10.4474 51.2716 63.3348 63.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 3.2e-05 2048 60 1680 381440 165.41 56.1269 2244.78 1676.61 4143.16 4143.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1050 0.000512 1024 230 960 30880 2.30365 1.66154 45.3428 86.2437 135.668 135.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 6.4e-05 4096 190 2640 152960 136.875 55.7076 2793.62 1676.71 4663.09 4663.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 6.4e-05 2048 115 1980 194560 71.5697 28.3397 797.239 837.97 1735.32 1735.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 420 0.000256 4096 150 2220 14720 31.629 13.8916 131.157 415.933 592.741 592.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 3.2e-05 1024 230 1020 460800 70.3633 26.9225 511.388 837.846 1446.74 1446.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1150 6.4e-05 2048 110 1080 287360 35.6845 28.3546 815.164 837.896 1717.21 1717.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000256 2048 150 5220 42880 13.2795 6.97754 438.602 208.05 667.041 667.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 3.2e-05 2048 190 1020 488960 121.323 56.1375 1069.07 1675.47 2922.2 2922.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 0.001024 1024 480 540 13920 0.79712 0.742944 6.64397 51.1961 59.4519 59.5276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 3.2e-05 2048 60 1680 378880 166.074 56.1497 1382.67 1675.59 3280.72 3280.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1050 0.000512 1024 230 960 30720 2.29494 1.67171 28.1997 86.055 118.321 118.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 6.4e-05 4096 190 2640 152320 136.695 55.681 1730.29 1677.62 3600.46 3600.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 6.4e-05 2048 115 1980 192000 71.8792 28.3254 641.726 835.317 1577.44 1577.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 420 0.000256 4096 150 2220 14400 31.9472 13.947 105.716 418.212 569.95 570.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 3.2e-05 1024 230 1020 460800 69.9673 26.873 417.966 835.146 1350.17 1350.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1150 6.4e-05 2048 110 1080 287040 35.8007 28.3505 697.999 837.829 1600.08 1600.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000256 2048 150 5220 43200 13.371 7.03283 361.343 209.186 591.063 591.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 910 3.2e-05 2048 190 1020 487680 121.095 55.9764 921.816 1670.07 2769.15 2769.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1310 0.001024 1024 480 540 13680 0.793792 0.739168 20.1008 50.006 71.7129 71.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 3.2e-05 2048 60 1680 376320 166.048 56.0119 1123.41 1688.47 3034.16 3034.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1050 0.000512 1024 230 960 30720 2.31539 1.6657 23.2173 85.7737 113.072 113.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 6.4e-05 4096 190 2640 151680 136.919 55.6114 1414.4 1672.65 3279.75 3279.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 540 6.4e-05 2048 115 1980 194560 71.4564 28.3259 551.314 838.773 1490.06 1490.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 420 0.000256 4096 150 2220 14080 31.4756 13.7799 307.264 413.221 765.866 765.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 930 3.2e-05 1024 230 1020 460800 70.2417 26.8848 354.682 838.547 1290.57 1290.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1150 6.4e-05 2048 110 1080 287360 35.6113 28.2849 668.413 838.693 1571.1 1571.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000256 2048 150 5220 42240 13.1814 6.93155 300.383 206.697 527.321 527.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 910 3.2e-05 2048 190 1020 486400 121.855 56.0189 2255.86 1676.87 4110.8 4110.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1310 0.001024 1024 480 540 13760 0.791072 0.741376 20.137 50.0606 71.8011 71.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 3.2e-05 2048 60 1680 378880 165.797 55.9875 961.24 1677.16 2860.41 2860.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1050 0.000512 1024 230 960 30080 2.28979 1.6425 19.3645 86.8189 110.215 110.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 6.4e-05 4096 190 2640 151040 136.848 55.5799 1191.54 1677.39 3061.52 3061.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 6.4e-05 2048 115 1980 195072 71.3317 28.3996 1176.89 837.29 2114.1 2114.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 420 0.000256 4096 150 2220 15360 31.7165 13.9489 197.601 418.902 662.299 662.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 3.2e-05 1024 230 1020 460800 70.225 26.9022 761.941 837.208 1696.51 1696.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 6.4e-05 2048 110 1080 287616 35.6781 28.3505 872.697 838.944 1775.77 1775.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000256 2048 150 5220 43392 13.3407 7.03037 653.257 209.527 883.284 883.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 3.2e-05 2048 190 1020 489984 120.855 55.9838 1588.94 1674.29 3440.25 3440.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 0.001024 1024 480 540 14016 0.795232 0.742176 9.82794 51.2192 62.6576 62.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 3.2e-05 2048 60 1680 380928 164.95 56.0236 2061.73 1674.2 3957.13 3957.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1050 0.000512 1024 230 960 30912 2.30707 1.66858 41.989 89.3202 135.409 135.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 6.4e-05 4096 190 2640 152832 136.555 55.6511 2565.61 1674.39 4432.37 4432.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 6.4e-05 2048 115 1980 193536 71.0604 28.2367 733.807 832.64 1665.94 1666.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 420 0.000256 4096 150 2220 14592 31.6695 13.8807 118.9 416.768 581.349 581.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 3.2e-05 1024 230 1020 454656 70.213 26.7317 470.461 832.496 1400.12 1400.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 6.4e-05 2048 110 1080 287232 35.631 28.3095 545.138 837.785 1446.97 1447.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000256 2048 150 5220 43008 13.2726 6.98934 405.293 208.465 634.146 634.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 3.2e-05 2048 190 1020 488448 121.013 55.9227 993.692 1672.99 2843.81 2843.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1310 0.001024 1024 480 540 14016 0.797952 0.743936 6.42576 51.2576 59.2965 59.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 3.2e-05 2048 60 1680 374784 165.241 55.6868 1269.85 1668.16 3159.15 3159.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1050 0.000512 1024 230 960 30720 2.29581 1.66093 26.5121 86.2807 116.864 116.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 6.4e-05 4096 190 2640 152064 136.35 55.5806 1602.51 1675.42 3470.03 3470.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 6.4e-05 2048 115 1980 188928 71.6587 28.0433 588.268 828.423 1516.59 1516.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 420 0.000256 4096 150 2220 13824 31.741 13.8401 93.6204 414.851 554.18 554.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 3.2e-05 1024 230 1020 451584 70.1708 26.5888 382.757 828.191 1307.92 1308.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 6.4e-05 2048 110 1080 287424 35.6548 28.3136 447.805 837.624 1349.5 1349.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000256 2048 150 5220 42624 13.2362 6.96246 330.495 207.506 558.33 558.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 3.2e-05 2048 190 1020 488448 120.671 55.9204 814.555 1668.56 2659.89 2660.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1310 0.001024 1024 480 540 13824 0.798944 0.741888 4.97834 51.196 57.7856 57.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 3.2e-05 2048 60 1680 368640 165.74 55.4271 1028.11 1656.47 2905.97 2906.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1050 0.000512 1024 230 960 30528 2.29427 1.64688 21.2399 87.4773 112.778 112.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 6.4e-05 4096 190 2640 152064 136.44 55.5651 1323.37 1672.9 3188.44 3188.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 6.4e-05 2048 115 1980 190464 70.7794 27.9551 535.931 825.119 1459.98 1460.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 420 0.000256 4096 150 2220 13824 31.5713 13.7868 87.3465 413.387 546.223 546.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 3.2e-05 1024 230 1020 442368 70.9347 26.4392 336.968 824.9 1259.47 1259.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1150 6.4e-05 2048 110 1080 286464 35.6883 28.3075 617.396 837.608 1519.11 1519.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000256 2048 150 5220 41472 13.3053 6.93325 292.931 206.775 520.076 520.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 3.2e-05 2048 190 1020 485376 120.642 55.7518 730.433 1665.94 2572.96 2573.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1310 0.001024 1024 480 540 13824 0.796672 0.742592 4.55718 50.1025 56.2709 56.3472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 3.2e-05 2048 60 1680 368640 164.435 55.144 926.355 1649.47 2795.64 2795.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1050 0.000512 1024 230 960 29952 2.30189 1.65962 19.2822 87.6794 111.024 111.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 6.4e-05 4096 190 2640 150528 136.268 55.3492 1184.52 1666.5 3042.81 3042.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 6.4e-05 2048 115 1980 184320 72.3106 27.9429 450.383 825.354 1376.19 1376.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 420 0.000256 4096 150 2220 13440 31.7119 13.7996 72.1154 413.702 531.453 531.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 3.2e-05 1024 230 1020 445440 70.5638 26.4728 295.265 825.009 1217.53 1217.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1150 6.4e-05 2048 110 1080 287040 35.6772 28.3465 578.021 838.416 1480.56 1480.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000256 2048 150 5220 42240 13.2248 6.94067 258.613 206.932 485.838 485.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 910 3.2e-05 2048 190 1020 483840 121.635 55.9758 671.796 1670.43 2520.02 2520.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1310 0.001024 1024 480 540 13440 0.796704 0.745088 16.8895 51.3597 69.8631 69.9353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 3.2e-05 2048 60 1680 368640 164.549 55.1176 802.701 1649.88 2672.47 2672.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1050 0.000512 1024 230 960 29760 2.30336 1.64573 16.8284 87.7483 108.626 108.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 6.4e-05 4096 190 2640 149760 136.935 55.5892 1017.25 1675.4 2885.34 2885.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 6.4e-05 2048 115 1980 195328 71.4755 28.3573 1124.92 836.507 2061.47 2061.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 420 0.000256 4096 150 2220 15232 31.8824 13.9723 188.451 418.669 653.106 653.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 3.2e-05 1024 230 1020 462336 70.0731 26.9291 725.225 836.426 1658.88 1659.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 6.4e-05 2048 110 1080 287392 35.8156 28.4324 835.437 837.708 1737.5 1737.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000256 2048 150 5220 43456 13.3785 7.05107 624.848 209.35 854.762 854.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 3.2e-05 2048 190 1020 489216 121.332 56.0333 1517.77 1672.62 3367.95 3368.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1310 0.001024 1024 480 540 14000 0.797024 0.743904 9.11955 51.1833 61.9166 61.9953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 3.2e-05 2048 60 1680 379904 165.553 56.0341 1958.81 1672.63 3853.25 3853.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1050 0.000512 1024 230 960 30912 2.31763 1.66986 39.8566 88.2267 132.191 132.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 6.4e-05 4096 190 2640 152320 137.036 55.7254 2448.03 1672.76 4313.72 4313.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 6.4e-05 2048 115 1980 193536 71.7144 28.3774 709.711 836.663 1646.67 1646.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 420 0.000256 4096 150 2220 15232 31.8032 13.9531 120.46 418.841 585.184 585.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 3.2e-05 1024 230 1020 458752 70.5236 26.8964 456.395 836.496 1390.53 1390.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 6.4e-05 2048 110 1080 287168 35.652 28.3709 528.328 837.878 1430.33 1430.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000256 2048 150 5220 43008 13.4071 7.04717 393.277 209.502 623.363 623.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 3.2e-05 2048 190 1020 487424 121.369 55.9902 960.002 1672.76 2810.31 2810.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1310 0.001024 1024 480 540 13888 0.79488 0.742528 5.8607 51.2009 58.671 58.7485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 3.2e-05 2048 60 1680 379904 165.219 56.1137 1241.07 1677.02 3139.65 3139.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1050 0.000512 1024 230 960 30464 2.29478 1.64429 24.7112 88.7565 117.53 117.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 6.4e-05 4096 190 2640 152320 136.568 55.6878 1556.44 1676.36 3425.22 3425.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 540 6.4e-05 2048 115 1980 193536 71.8633 28.4837 594.566 836.8 1531.91 1532.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 420 0.000256 4096 150 2220 14784 31.9857 13.9713 101.199 419.136 566.427 566.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 3.2e-05 1024 230 1020 462336 70.0623 26.9237 386.814 836.563 1320.57 1320.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 6.4e-05 2048 110 1080 286944 35.815 28.3361 447.818 836.742 1348.82 1348.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000256 2048 150 5220 43008 13.4654 7.05536 329.496 209.648 559.793 559.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 3.2e-05 2048 190 1020 489216 121.372 56.0576 816.359 1672.91 2666.89 2667.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1310 0.001024 1024 480 540 13776 0.794528 0.742016 4.94064 49.9788 56.5286 56.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 3.2e-05 2048 60 1680 376320 166.619 56.0558 1037.35 1672.92 2933.17 2933.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1050 0.000512 1024 230 960 30240 2.28906 1.62781 21.3069 88.5313 113.871 113.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 6.4e-05 4096 190 2640 150528 137.401 55.7239 1300.68 1677.24 3171.21 3171.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 6.4e-05 2048 115 1980 186368 72.0592 28.0773 503.368 828.04 1431.75 1431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 420 0.000256 4096 150 2220 14336 31.5505 13.8304 84.3796 415.18 545.071 545.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 3.2e-05 1024 230 1020 444416 71.0338 26.5208 326.365 827.742 1251.88 1252.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 6.4e-05 2048 110 1080 286720 35.6468 28.2889 392.094 837.939 1294.07 1294.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000256 2048 150 5220 41216 13.3626 6.95434 277.973 207.582 506 506.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 3.2e-05 2048 190 1020 487424 121.213 55.9596 712.461 1674.54 2564.37 2564.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1310 0.001024 1024 480 540 13888 0.798112 0.743488 4.72278 51.2822 57.6204 57.6939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 3.2e-05 2048 60 1680 372736 163.898 55.3895 900.57 1655.26 2775.34 2775.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1050 0.000512 1024 230 960 30464 2.2999 1.65274 18.445 89.4186 111.94 112.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 6.4e-05 4096 190 2640 150528 136.898 55.5966 1143.31 1675.14 3011.12 3011.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 6.4e-05 2048 115 1980 188160 70.6141 27.9112 451.543 818.678 1368.95 1369.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 420 0.000256 4096 150 2220 13440 31.5747 13.7218 72.4093 410.528 528.364 528.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 3.2e-05 1024 230 1020 448000 69.1963 26.3188 291.138 818.289 1205.16 1205.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 6.4e-05 2048 110 1080 285600 35.7678 28.397 349.144 836.665 1250.07 1250.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000256 2048 150 5220 40320 13.3143 6.98365 240.025 205.351 465.803 465.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 3.2e-05 2048 190 1020 483840 120.351 55.6187 629.5 1660.42 2466.08 2466.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1310 0.001024 1024 480 540 13440 0.794848 0.739136 4.17178 50.0062 55.7838 55.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 3.2e-05 2048 60 1680 358400 165.881 54.8393 764.34 1636.39 2621.66 2621.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1050 0.000512 1024 230 960 29120 2.3096 1.62694 16.2087 85.198 105.458 105.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 6.4e-05 4096 190 2640 147840 136.856 55.2975 995.447 1661.17 2848.93 2849.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 6.4e-05 2048 115 1980 194560 71.2336 28.2943 1066.32 835.295 2001.33 2001.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 420 0.000256 4096 150 2220 14848 31.7746 13.9251 175.506 418.075 639.409 639.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 3.2e-05 1024 230 1020 458752 70.2251 26.8206 683.211 835.193 1615.67 1615.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 6.4e-05 2048 110 1080 287488 35.6619 28.3347 793.169 838.091 1695.36 1695.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000256 2048 150 5220 43008 13.3363 7.01645 566.94 209.066 796.486 796.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 3.2e-05 2048 190 1020 489472 121.088 56.0212 1442.53 1675.83 3295.67 3295.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1310 0.001024 1024 480 540 14080 0.798688 0.747232 8.94826 51.3107 61.878 61.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 3.2e-05 2048 60 1680 376832 165.784 55.8852 1850.32 1670.37 3742.57 3742.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1050 0.000512 1024 230 960 30976 2.30294 1.66842 37.6303 85.8271 127.546 127.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 6.4e-05 4096 190 2640 152576 136.577 55.5994 2333.35 1675.95 4201.64 4201.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 6.4e-05 2048 115 1980 192512 71.6241 28.2753 715.092 835.364 1650.56 1650.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 420 0.000256 4096 150 2220 14336 31.9018 13.9325 117.384 418.245 581.599 581.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 3.2e-05 1024 230 1020 458752 70.1927 26.999 459.594 835.162 1392.17 1392.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 6.4e-05 2048 110 1080 287232 35.6566 28.4713 538.899 838.023 1441.16 1441.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000256 2048 150 5220 43008 13.36 7.0416 376.927 209.201 606.657 606.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 3.2e-05 2048 190 1020 487424 121.113 55.9504 984.654 1670.1 2832.01 2832.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1310 0.001024 1024 480 540 13824 0.792576 0.739488 5.97622 49.9948 57.5759 57.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 3.2e-05 2048 60 1680 376832 165.872 55.8712 1258.98 1670.38 3151.33 3151.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1050 0.000512 1024 230 960 30720 2.31555 1.67357 25.6118 89.0648 118.784 118.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 6.4e-05 4096 190 2640 151552 136.463 55.525 1583.97 1670.46 3446.59 3446.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 540 6.4e-05 2048 115 1980 190464 70.7536 27.9129 588.769 824.508 1512.14 1512.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 420 0.000256 4096 150 2220 13824 31.5899 13.78 96.2035 413.082 554.781 554.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 3.2e-05 1024 230 1020 442368 70.936 26.4371 369.496 824.244 1291.33 1291.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 6.4e-05 2048 110 1080 286464 35.6849 28.283 447.492 836.793 1348.36 1348.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000256 2048 150 5220 41472 13.298 6.93405 301.43 206.626 528.416 528.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 3.2e-05 2048 190 1020 485376 120.654 55.644 814.77 1664.76 2656.02 2656.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1310 0.001024 1024 480 540 13824 0.792224 0.745248 5.1384 50.0801 56.8299 56.9037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 3.2e-05 2048 60 1680 368640 164.481 55.1572 1020.52 1648.28 2888.65 2888.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1050 0.000512 1024 230 960 29952 2.29776 1.64566 21.1247 86.5857 111.77 111.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 6.4e-05 4096 190 2640 150528 136.282 55.3667 1308.6 1665.25 3165.65 3165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 6.4e-05 2048 115 1980 188416 72.8106 28.318 538.589 836.456 1476.37 1476.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 420 0.000256 4096 150 2220 14336 31.9838 13.9482 92.2139 419.323 557.597 557.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 3.2e-05 1024 230 1020 458752 70.2123 26.8303 353.363 836.097 1286.72 1286.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 6.4e-05 2048 110 1080 285696 35.6454 28.2583 415.766 836.397 1316.17 1316.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000256 2048 150 5220 43008 13.41 7.1775 279.512 209.739 509.971 510.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 3.2e-05 2048 190 1020 483328 122.006 56.0016 753.191 1672.04 2603.42 2603.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1310 0.001024 1024 480 540 13312 0.789344 0.738656 4.48246 49.8456 55.9304 56.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 3.2e-05 2048 60 1680 376832 165.9 56.0007 963.582 1672.1 2857.81 2857.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1050 0.000512 1024 230 960 29696 2.27315 1.61626 19.2209 84.7564 107.986 108.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 6.4e-05 4096 190 2640 151552 136.569 55.5602 1218.59 1672.94 3083.83 3083.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 6.4e-05 2048 115 1980 184320 72.3207 27.9806 481.922 824.931 1407.35 1407.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 420 0.000256 4096 150 2220 12800 31.8271 13.8143 77.553 413.783 537.108 537.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 3.2e-05 1024 230 1020 450560 69.8204 26.452 317.596 824.409 1238.5 1238.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 6.4e-05 2048 110 1080 285440 35.655 28.3466 378.296 835.092 1277.49 1277.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000256 2048 150 5220 40960 13.3598 6.94618 245.8 206.981 473.218 473.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 3.2e-05 2048 190 1020 481280 123.019 56.0362 683.503 1676.07 2538.82 2538.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1310 0.001024 1024 480 540 13440 0.800768 0.745472 4.4425 51.3062 57.3693 57.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 3.2e-05 2048 60 1680 368640 164.521 55.0112 859.897 1648.63 2728.27 2728.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1050 0.000512 1024 230 960 29440 2.31802 1.65018 17.5984 86.7996 108.484 108.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 6.4e-05 4096 190 2640 143360 136.933 54.978 1054.47 1649.48 2896.03 2896.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 6.4e-05 2048 115 1984 196608 71.0054 28.3095 930.541 838.439 1868.5 1868.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 420 0.000256 4096 150 2176 15104 31.8656 13.9489 239.7 419.412 705.056 705.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 930 3.2e-05 1024 230 1024 460800 70.3552 26.8834 584 838.368 1519.83 1520
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1150 6.4e-05 2048 110 1088 286464 35.6817 28.4017 803.43 838.845 1706.47 1706.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000256 2048 150 5248 43008 13.4142 7.0433 507.034 209.787 737.404 737.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 910 3.2e-05 2048 190 1024 485376 122.462 55.989 1912.27 1682.93 3773.85 3774.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1310 0.001024 1024 480 512 14208 0.795392 0.7472 12.1272 51.2881 65.0288 65.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 3.2e-05 2048 60 1728 378880 166.002 55.9575 1640.7 1692.23 3555.12 3555.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1050 0.000512 1024 230 960 31104 2.29686 1.66298 31.6885 90.8476 126.601 126.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 6.4e-05 4096 190 2688 154112 136.327 55.5869 2053.43 1697.9 3943.42 3943.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 540 6.4e-05 2048 115 1984 194560 71.2161 28.2644 591.419 835.862 1526.97 1527.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 420 0.000256 4096 150 2176 14848 31.8305 13.9164 222.797 418.249 686.929 687.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 930 3.2e-05 1024 230 1024 458752 70.2287 26.823 373.661 835.759 1306.7 1306.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1150 6.4e-05 2048 110 1088 286208 35.9086 28.2933 1175.46 838.541 2078.31 2078.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000256 2048 150 5248 42496 13.4097 7.02269 322.081 209.206 551.849 551.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 910 3.2e-05 2048 190 1024 485376 122.556 56.1155 1803.34 1676.8 3659.02 3659.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1310 0.001024 1024 480 512 14208 0.79872 0.745536 12.1073 51.3185 65.0411 65.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 3.2e-05 2048 60 1728 376832 165.878 55.9269 1045.57 1671.33 2938.94 2939.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1050 0.000512 1024 230 960 30976 2.30253 1.66336 20.555 90.3317 114.952 115.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 6.4e-05 4096 190 2688 153600 136.505 55.5927 1318.15 1676.99 3187.4 3187.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 540 6.4e-05 2048 115 1984 193536 71.0525 28.1723 485.052 832.66 1417.13 1417.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 420 0.000256 4096 150 2176 14592 31.7737 13.8895 240.761 416.708 703.265 703.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 930 3.2e-05 1024 230 1024 454656 70.2188 26.7258 307.223 832.357 1236.75 1236.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1150 6.4e-05 2048 110 1088 286080 35.8559 28.5287 1179.29 837.601 2081.38 2081.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000256 2048 150 5248 42240 13.3716 6.98778 266.068 208.435 494.99 495.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 910 3.2e-05 2048 190 1024 482304 123.1 55.937 2122.31 1672.75 3974.3 3974.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1310 0.001024 1024 480 512 14016 0.796928 0.745856 11.8968 51.2572 64.7704 64.8409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 3.2e-05 2048 60 1728 374784 165.228 55.6237 859.981 1664.61 2745.65 2745.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1050 0.000512 1024 230 960 30720 2.29674 1.66419 17.2753 88.3721 109.705 109.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 6.4e-05 4096 190 2688 153600 136.355 55.5868 2881.5 1675.05 4748.66 4748.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 540 6.4e-05 2048 115 1984 192512 71.6051 28.2644 417.569 835.366 1353 1353.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 420 0.000256 4096 150 2176 14336 32.0033 13.9317 249.912 418.256 714.235 714.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 930 3.2e-05 1024 230 1024 458752 70.1768 26.8189 267.099 835.16 1199.46 1199.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1150 6.4e-05 2048 110 1088 286208 35.8887 28.375 1174.11 838.039 2076.52 2076.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000256 2048 150 5248 41984 13.4476 7.02704 228.149 209.205 457.957 458.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 910 3.2e-05 2048 190 1024 483328 123.122 55.9329 2113.13 1688.68 3981.06 3981.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1310 0.001024 1024 480 512 13824 0.790784 0.743424 11.8011 49.9898 63.3963 63.4702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 3.2e-05 2048 60 1728 376832 165.84 56.0271 747.219 1671.05 2640.36 2640.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1050 0.000512 1024 230 960 30720 2.31741 1.66966 14.7725 90.1091 108.968 109.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 590 6.4e-05 4096 190 2688 151552 136.624 55.5293 2826.93 1670.62 4689.87 4690.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 6.4e-05 2048 115 1984 197120 71.1092 28.4058 1257.61 838.461 2195.78 2195.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 420 0.000256 4096 150 2176 15040 31.9473 13.9694 201.077 419.447 666.57 666.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 3.2e-05 1024 230 1024 460800 70.4533 26.9454 792.065 838.381 1728.06 1728.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 6.4e-05 2048 110 1088 286240 35.8268 28.3492 927.263 838.493 1830.04 1830.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000256 2048 150 5248 43200 13.4323 7.04717 685.869 209.808 916.286 916.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 3.2e-05 2048 190 1024 485120 122.394 56.2053 1629.9 1676.54 3485.23 3485.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 0.001024 1024 480 512 14160 0.79856 0.743424 9.66323 51.2741 62.5535 62.6258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 3.2e-05 2048 60 1728 378880 166.212 56.1418 2201.84 1676.55 4100.96 4101.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1050 0.000512 1024 230 960 31040 2.29811 1.6624 43.1956 86.2434 133.515 133.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 6.4e-05 4096 190 2688 154240 136.763 55.7008 2737.2 1676.65 4606.48 4606.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 6.4e-05 2048 115 1984 197120 71.0039 28.3299 769.254 838.768 1707.55 1707.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 420 0.000256 4096 150 2176 14080 31.7738 13.8612 115.014 416.332 577.109 577.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 3.2e-05 1024 230 1024 460800 70.3481 26.921 485.538 838.635 1421.67 1421.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1150 6.4e-05 2048 110 1088 286080 35.7275 28.3179 793.854 838.694 1696.7 1696.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000256 2048 150 5248 42240 13.3456 6.99654 409.349 208.242 638.065 638.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 3.2e-05 2048 190 1024 483840 122.402 56.0435 988.251 1677.94 2844.82 2844.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 0.001024 1024 480 512 14080 0.796672 0.743424 6.06381 51.2193 58.8952 58.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 3.2e-05 2048 60 1728 378880 166.02 56.1012 1342 1677.23 3241.58 3241.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1050 0.000512 1024 230 960 30720 2.29264 1.66928 26.274 89.2491 119.587 119.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 6.4e-05 4096 190 2688 153600 136.53 55.6709 1654.88 1677.29 3524.53 3524.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 6.4e-05 2048 115 1984 195840 71.1521 28.4451 630.611 835.435 1565.84 1566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 420 0.000256 4096 150 2176 14400 31.9724 13.9505 98.8134 418.258 563.127 563.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 3.2e-05 1024 230 1024 453120 71.3827 26.8683 393.718 835.25 1327.44 1327.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1150 6.4e-05 2048 110 1088 285600 35.8545 28.3402 693.818 837.93 1596.04 1596.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000256 2048 150 5248 42240 13.4676 7.09382 339.093 209.214 569.013 569.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 910 3.2e-05 2048 190 1024 480000 122.865 56.0312 860.62 1670.28 2709.98 2710.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 0.001024 1024 480 512 13920 0.794624 0.74064 4.75658 50.0111 56.3733 56.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 3.2e-05 2048 60 1728 376320 166.109 55.9413 1103.92 1672.72 2998.91 2999.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1050 0.000512 1024 230 960 30720 2.31856 1.66298 21.7755 86.8377 112.693 112.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 6.4e-05 4096 190 2688 151680 136.945 55.6349 1357.21 1673.67 3223.63 3223.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 6.4e-05 2048 115 1984 194560 71.465 28.3194 539.055 838.943 1477.98 1478.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 420 0.000256 4096 150 2176 12800 31.7565 13.7828 259.644 413.305 718.622 718.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 930 3.2e-05 1024 230 1024 460800 70.2639 26.8844 344.008 838.713 1280.09 1280.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1150 6.4e-05 2048 110 1088 286080 35.6654 28.4321 664.827 838.936 1567.97 1568.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000256 2048 150 5248 40960 13.3176 6.95706 283.169 206.739 510.314 510.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 910 3.2e-05 2048 190 1024 481280 122.948 55.9882 2148.62 1677.21 4004.96 4005.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1310 0.001024 1024 480 512 13760 0.794496 0.74208 18.2804 50.0625 69.954 70.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 3.2e-05 2048 60 1728 378880 165.828 55.9835 955.786 1677.24 2855.05 2855.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1050 0.000512 1024 230 960 30080 2.28803 1.64544 18.606 88.9346 111.575 111.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 6.4e-05 4096 190 2688 153600 136.364 55.5971 1179.68 1679.08 3050.9 3051.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 540 6.4e-05 2048 115 1984 192000 70.5768 28.0576 485.891 824.514 1409.24 1409.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 420 0.000256 4096 150 2176 12800 31.9432 13.8131 251.104 413.119 710.107 710.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 930 3.2e-05 1024 230 1024 448000 70.2189 26.5011 305.188 824.242 1226.38 1226.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1150 6.4e-05 2048 110 1088 285600 35.8892 28.5455 1651.68 837.324 2553.55 2553.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000256 2048 150 5248 41600 13.354 6.94512 262.82 206.646 489.897 490.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 910 3.2e-05 2048 190 1024 480000 122.375 55.8416 2305.43 1666.44 4150.29 4150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1310 0.001024 1024 480 512 13600 0.796704 0.740896 17.9795 50.0859 69.6758 69.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 3.2e-05 2048 60 1728 358400 167.845 55.269 825.329 1658.79 2707.45 2707.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1050 0.000512 1024 230 960 30400 2.29587 1.6408 17.1261 86.5971 107.762 107.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 6.4e-05 4096 190 2688 150400 136.84 55.5359 1060.27 1686.28 2939.09 2939.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 6.4e-05 2048 115 1984 196608 70.969 28.3114 1156 837.368 2092.87 2093.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 420 0.000256 4096 150 2176 14976 31.8144 13.951 183.601 418.911 648.406 648.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 3.2e-05 1024 230 1024 460800 70.2772 27.0747 735.756 837.212 1670.54 1670.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 6.4e-05 2048 110 1088 286272 35.7158 28.3996 853.53 838.942 1756.69 1756.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000256 2048 150 5248 43008 13.3908 7.03488 628.981 209.531 859.069 859.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 3.2e-05 2048 190 1024 483840 122.235 56.01 1499.71 1675.92 3354.07 3354.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 0.001024 1024 480 512 14112 0.7952 0.743424 9.11696 51.2223 61.9469 62.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 3.2e-05 2048 60 1728 377856 165.847 56.1132 2028.67 1674.23 3925.08 3925.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1050 0.000512 1024 230 960 31104 2.30269 1.66502 40.0581 86.1705 130.318 130.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 6.4e-05 4096 190 2688 153600 136.408 55.6593 2507.84 1676.7 4376.77 4376.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 6.4e-05 2048 115 1984 193536 71.0144 28.1702 713.019 833.201 1645.6 1645.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 420 0.000256 4096 150 2176 14592 31.6724 13.8783 112.804 417.056 575.537 575.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 3.2e-05 1024 230 1024 454656 70.2278 26.7585 454.171 833.209 1384.59 1384.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 6.4e-05 2048 110 1088 286080 35.6285 28.3052 531.812 838.294 1434.14 1434.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000256 2048 150 5248 42240 13.3742 7.00794 384.725 208.604 613.845 613.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 3.2e-05 2048 190 1024 482304 122.28 55.908 935.322 1675.92 2789.62 2789.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 0.001024 1024 480 512 14016 0.796672 0.745888 5.99974 51.2878 58.9026 58.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 3.2e-05 2048 60 1728 374784 165.247 55.7629 1259.84 1666.02 3147.11 3147.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1050 0.000512 1024 230 960 30720 2.29318 1.66275 25.2363 89.471 118.784 118.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 6.4e-05 4096 190 2688 153600 136.197 55.5786 1573.59 1674.39 3439.92 3440.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 6.4e-05 2048 115 1984 193536 70.5806 28.0433 585.959 828.506 1513.29 1513.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 420 0.000256 4096 150 2176 13824 31.7388 13.8411 89.5466 414.889 550.144 550.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 3.2e-05 1024 230 1024 451584 70.1653 26.583 368.663 828.287 1293.91 1294.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 6.4e-05 2048 110 1088 285696 35.7156 28.3873 438.177 838.211 1340.61 1340.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000256 2048 150 5248 41472 13.3638 6.9591 311.369 207.528 539.349 539.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 3.2e-05 2048 190 1024 479232 122.618 55.9587 760.583 1668.73 2608.08 2608.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 0.001024 1024 480 512 13824 0.796512 0.739936 4.71363 51.1964 57.5172 57.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 3.2e-05 2048 60 1728 368640 165.785 55.4196 1017.84 1659.72 2898.99 2899.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1050 0.000512 1024 230 960 30528 2.29664 1.64566 20.4325 88.5323 113.022 113.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 6.4e-05 4096 190 2688 152064 136.459 55.5665 1285.28 1671.32 3148.79 3148.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 6.4e-05 2048 115 1984 190464 70.737 27.9017 513.246 825.162 1437.25 1437.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 420 0.000256 4096 150 2176 13824 31.5818 13.7748 79.0472 413.373 537.908 538.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 3.2e-05 1024 230 1024 442368 70.935 27.2404 319.605 824.808 1242.81 1242.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1150 6.4e-05 2048 110 1088 285696 35.7393 28.3442 609.155 837.399 1510.75 1510.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000256 2048 150 5248 41472 13.3054 6.93069 277.945 206.769 505.076 505.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 3.2e-05 2048 190 1024 479232 121.888 55.7261 677.136 1665.9 2520.84 2521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 0.001024 1024 480 512 13824 0.796896 0.745696 4.19776 50.0992 55.9123 55.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 3.2e-05 2048 60 1728 368640 164.456 55.1879 900.872 1651.24 2771.98 2772.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1050 0.000512 1024 230 960 29952 2.29968 1.66205 17.8269 85.5791 107.466 107.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 6.4e-05 4096 190 2688 150528 136.275 55.3645 1124.24 1666.41 2982.46 2982.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 6.4e-05 2048 115 1984 192000 70.3995 28.1006 455.196 825.424 1379.31 1379.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 420 0.000256 4096 150 2176 13440 31.7003 13.798 68.8004 413.745 528.173 528.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 3.2e-05 1024 230 1024 445440 70.5463 26.4743 283.842 825.077 1206.15 1206.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1150 6.4e-05 2048 110 1088 285120 35.7552 28.3161 571.266 838.249 1473.69 1473.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000256 2048 150 5248 40320 13.3888 6.93776 239.307 206.966 466.724 466.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 910 3.2e-05 2048 190 1024 476160 123.662 55.9759 594.18 1670.57 2444.58 2444.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 0.001024 1024 480 512 13920 0.79872 0.742784 3.70784 51.2226 56.5428 56.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 3.2e-05 2048 60 1728 368640 164.553 55.0959 794.224 1649.95 2664.04 2664.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1050 0.000512 1024 230 960 29760 2.30394 1.66502 15.9424 88.805 108.814 108.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 6.4e-05 4096 190 2688 149760 136.958 55.5995 988.102 1671.21 2852.04 2852.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 6.4e-05 2048 115 1984 195328 71.4537 28.3663 1081.19 836.371 2017.57 2017.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 420 0.000256 4096 150 2176 14784 31.9404 13.9737 172.871 418.602 637.515 637.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 3.2e-05 1024 230 1024 458752 70.6524 26.9224 681.794 836.283 1615.87 1616.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 6.4e-05 2048 110 1088 286272 35.8188 28.3386 801.257 837.639 1703.16 1703.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000256 2048 150 5248 43008 13.433 7.05267 591.433 209.319 821.37 821.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 3.2e-05 2048 190 1024 483840 122.458 56.0289 1405.28 1672.34 3256.31 3256.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 0.001024 1024 480 512 14112 0.797664 0.743648 8.30819 51.1845 61.1068 61.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 3.2e-05 2048 60 1728 376320 166.622 56.0643 1894.02 1672.34 3789.28 3789.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1050 0.000512 1024 230 960 31136 2.3081 1.66707 37.6178 86.1209 127.831 127.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 6.4e-05 4096 190 2688 153216 136.91 55.7062 2353.44 1672.51 4218.74 4218.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 6.4e-05 2048 115 1984 193536 71.6802 28.3628 679.345 836.661 1616.25 1616.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 420 0.000256 4096 150 2176 14336 31.9725 13.9534 108.354 418.833 573.24 573.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 3.2e-05 1024 230 1024 458752 70.5375 26.8944 432.073 836.495 1366.22 1366.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 6.4e-05 2048 110 1088 286272 35.6951 28.3603 512.09 837.915 1414.17 1414.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000256 2048 150 5248 43008 13.4183 7.04512 376.602 209.504 606.706 606.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 3.2e-05 2048 190 1024 483840 122.198 56.0351 899.893 1673.71 2752.03 2752.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 0.001024 1024 480 512 13888 0.794208 0.738816 5.32506 50.0589 56.9865 57.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 3.2e-05 2048 60 1728 372736 167.312 56.023 1191.89 1672.84 3088.29 3088.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1050 0.000512 1024 230 960 30464 2.28973 1.64778 23.2499 86.6499 113.951 114.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 6.4e-05 4096 190 2688 152320 136.581 55.6606 1497.47 1673.17 3363.05 3363.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 6.4e-05 2048 115 1984 193536 71.8394 28.3812 576.123 837.409 1513.95 1514.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 420 0.000256 4096 150 2176 14784 32.0068 13.974 94.9857 419.442 560.537 560.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 3.2e-05 1024 230 1024 451584 71.7423 26.9271 361.752 837.158 1297.8 1297.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 6.4e-05 2048 110 1088 285600 35.8278 28.3989 432.95 837.346 1334.62 1334.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000256 2048 150 5248 43008 13.4716 7.04966 317.433 209.802 547.884 547.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 3.2e-05 2048 190 1024 483840 122.352 56.1426 763.759 1674.83 2617.28 2617.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 0.001024 1024 480 512 13776 0.792928 0.739328 4.57466 50.006 56.1846 56.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 3.2e-05 2048 60 1728 376320 166.583 56.0772 1021.46 1674.14 2918.47 2918.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1050 0.000512 1024 230 960 30240 2.29606 1.62806 19.806 87.5209 111.369 111.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 6.4e-05 4096 190 2688 153216 136.917 55.7443 1276.06 1674.68 3143.57 3143.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 6.4e-05 2048 115 1984 186368 72.0949 27.9508 488.211 828.059 1416.51 1416.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 420 0.000256 4096 150 2176 12544 31.9116 13.8243 71.6607 414.995 532.519 532.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 3.2e-05 1024 230 1024 444416 71.0227 26.6134 312.911 827.732 1238.49 1238.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 6.4e-05 2048 110 1088 285824 35.6383 28.3532 382.093 837.608 1283.8 1283.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000256 2048 150 5248 41216 13.3644 6.97638 266.85 207.584 494.911 495.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 3.2e-05 2048 190 1024 480256 122.866 56.0906 665.24 1674.5 2518.89 2519.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 0.001024 1024 480 512 13888 0.799168 0.745504 4.31021 51.2932 57.2177 57.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 3.2e-05 2048 60 1728 358400 168.17 55.2707 854.392 1655.51 2733.56 2733.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1050 0.000512 1024 230 960 30464 2.29853 1.6519 17.3929 87.3108 108.77 108.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 6.4e-05 4096 190 2688 150528 136.902 55.5889 1100.06 1675.19 2967.9 2968.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 6.4e-05 2048 115 1984 188160 70.6192 27.759 437.368 818.047 1353.99 1354.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 420 0.000256 4096 150 2176 11200 32.0164 13.7208 57.3143 410.203 513.39 513.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 3.2e-05 1024 230 1024 430080 71.7507 26.3201 268.685 817.691 1184.66 1184.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 6.4e-05 2048 110 1088 284480 35.8473 28.3533 342.23 835.97 1242.5 1242.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000256 2048 150 5248 40320 13.3265 6.94477 231.628 205.183 457.212 457.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 3.2e-05 2048 190 1024 474880 122.21 55.4949 590.613 1659.09 2427.61 2427.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 0.001024 1024 480 512 13440 0.796256 0.73696 3.7847 49.9881 55.3762 55.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 3.2e-05 2048 60 1728 358400 165.831 54.8337 758.078 1635.07 2614.03 2614.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1050 0.000512 1024 230 960 30240 2.28979 1.6248 15.5708 85.1609 104.763 104.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 6.4e-05 4096 190 2688 147840 136.85 55.3205 965.785 1659.95 2818.07 2818.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 6.4e-05 2048 115 1984 194560 71.2387 28.3054 1062.51 835.957 1998.21 1998.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 420 0.000256 4096 150 2176 14848 31.7826 13.9221 172.191 418.4 636.429 636.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 3.2e-05 1024 230 1024 458752 70.2438 26.821 678.615 835.848 1611.75 1611.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 6.4e-05 2048 110 1088 286208 35.704 28.366 798.068 838.753 1701 1701.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000256 2048 150 5248 42496 13.414 7.03302 559.332 209.224 789.134 789.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 3.2e-05 2048 190 1024 485376 122.012 56.042 1407.9 1677.03 3263.18 3263.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 0.001024 1024 480 512 14208 0.798464 0.746464 8.56102 51.3264 61.5058 61.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 3.2e-05 2048 60 1728 376832 165.803 55.8949 1882.9 1673.66 3778.49 3778.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1050 0.000512 1024 230 960 30976 2.30042 1.67094 37.036 90.0687 131.193 131.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 6.4e-05 4096 190 2688 153600 136.482 55.6046 2341.15 1678.72 4212.13 4212.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 6.4e-05 2048 115 1984 192512 71.6185 28.302 706.491 835.86 1642.47 1642.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 420 0.000256 4096 150 2176 14336 31.9036 13.9252 113.669 418.514 578.141 578.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 3.2e-05 1024 230 1024 458752 70.1949 26.8493 450.62 835.681 1383.56 1383.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 6.4e-05 2048 110 1088 286208 35.6873 28.3337 537.358 838.547 1440.03 1440.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000256 2048 150 5248 41984 13.4529 7.07123 362.199 209.337 592.194 592.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 3.2e-05 2048 190 1024 483328 121.986 55.9069 944.916 1671.92 2794.91 2795.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 0.001024 1024 480 512 13824 0.794624 0.742528 5.47635 50.0126 57.0962 57.1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 3.2e-05 2048 60 1728 376832 165.861 55.9051 1261.95 1671.31 3155.25 3155.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1050 0.000512 1024 230 960 30720 2.31754 1.67264 24.5432 85.9428 114.59 114.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 6.4e-05 4096 190 2688 151552 136.472 55.5581 1561.04 1671.55 3424.78 3424.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 6.4e-05 2048 115 1984 190464 70.7867 27.9755 579.541 824.374 1502.87 1503.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 420 0.000256 4096 150 2176 13824 31.5824 13.7832 89.473 413.017 547.983 548.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 3.2e-05 1024 230 1024 442368 70.9475 26.9739 359.969 824.09 1282.2 1282.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 6.4e-05 2048 110 1088 285696 35.6981 28.3013 444.462 836.647 1345.22 1345.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000256 2048 150 5248 41472 13.3106 6.9303 292.875 206.59 519.837 519.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 3.2e-05 2048 190 1024 479232 121.854 55.7652 777.315 1664.44 2619.56 2619.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 0.001024 1024 480 512 13824 0.794624 0.740288 4.86957 50.0762 56.5546 56.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 3.2e-05 2048 60 1728 368640 164.499 55.2059 1023.78 1651.13 2894.84 2895.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1050 0.000512 1024 230 960 29952 2.29885 1.64246 20.0875 86.577 110.721 110.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 6.4e-05 4096 190 2688 150528 136.303 55.3674 1288.87 1665.02 3145.74 3145.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 6.4e-05 2048 115 1984 188416 72.7972 28.3341 528.515 836.469 1466.31 1466.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 420 0.000256 4096 150 2176 14336 31.9767 13.9392 88.2467 419.333 553.624 553.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 3.2e-05 1024 230 1024 458752 70.2482 26.8293 342.904 836.121 1276.32 1276.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 6.4e-05 2048 110 1088 284672 35.6263 28.341 410.085 836.407 1310.56 1310.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000256 2048 150 5248 40960 13.565 7.0329 260.254 209.742 490.721 490.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 3.2e-05 2048 190 1024 483328 121.994 55.9135 722.94 1672.02 2573.06 2573.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1310 0.001024 1024 480 512 13312 0.786464 0.741568 4.55466 49.8522 56.0094 56.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 3.2e-05 2048 60 1728 376832 165.901 56.0937 961.866 1674.58 2858.66 2858.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1050 0.000512 1024 230 960 29696 2.27482 1.6159 18.7184 88.9654 111.688 111.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 6.4e-05 4096 190 2688 151552 136.522 55.5372 1193.57 1675.6 3061.39 3061.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 6.4e-05 2048 115 1984 184320 72.3338 27.9265 477.719 824.852 1403.03 1403.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 420 0.000256 4096 150 2176 12800 31.8096 13.8107 73.2377 413.768 532.755 532.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 3.2e-05 1024 230 1024 450560 69.8083 26.4915 311.423 824.379 1232.32 1232.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 6.4e-05 2048 110 1088 284160 35.6762 28.3035 376.605 835.235 1275.93 1276.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000256 2048 150 5248 40960 13.3686 6.94278 240.181 206.97 467.599 467.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 3.2e-05 2048 190 1024 481280 123.01 56.0395 663.267 1676.04 2518.55 2518.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1310 0.001024 1024 480 512 13440 0.802816 0.7528 3.96301 51.3011 56.8902 56.9672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 3.2e-05 2048 60 1728 368640 164.504 55.0197 867.367 1650.42 2737.53 2737.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1050 0.000512 1024 230 960 29440 2.31434 1.64838 17.5924 85.7483 107.423 107.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 6.4e-05 4096 190 2688 148480 135.653 54.9494 1078.76 1653.31 2922.83 2922.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 6.4e-05 2048 115 1984 184320 72.4006 27.9432 451.263 825.737 1377.54 1377.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 420 0.000256 4096 150 2176 12288 31.9287 13.8139 67.6914 414.471 528.033 528.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 3.2e-05 1024 230 1024 442368 70.9916 26.448 287.618 825.208 1210.48 1210.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 6.4e-05 2048 110 1088 285696 35.68 28.3026 359.658 838.041 1261.78 1261.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000256 2048 150 5248 39936 13.4776 6.95802 215.443 207.97 443.98 444.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 3.2e-05 2048 190 1024 466944 122.652 55.1148 611.277 1650.19 2439.42 2439.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 0.001024 1024 480 512 13056 0.778048 0.719328 3.73795 49.3342 54.6422 54.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 3.2e-05 2048 60 1728 368640 164.548 55.0973 821.272 1651.98 2693.13 2693.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1050 0.000512 1024 230 960 29184 2.32618 1.6489 16.2632 83.7751 104.13 104.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 6.4e-05 4096 190 2688 147456 135.649 54.9601 1013.99 1655.02 2859.77 2859.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 540 6.4e-05 2048 115 2048 188928 73.1993 28.3435 1558.05 838.484 2498.28 2498.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 420 0.000256 4096 150 2176 9344 33.0167 13.957 179.05 419.572 645.726 645.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 930 3.2e-05 1024 230 1024 453632 71.8581 26.923 878.365 838.439 1815.81 1816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1150 6.4e-05 2048 110 1152 284800 35.9713 28.6494 1324.22 838.878 2227.83 2227.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.000256 2048 150 5248 42624 13.4406 7.0737 500.756 209.764 731.165 731.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 910 3.2e-05 2048 190 1024 465920 127.477 56.1862 2250.94 1676.78 4111.59 4111.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1310 0.001024 1024 480 512 13216 0.79872 0.751552 11.2801 51.3066 64.2148 64.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 380 3.2e-05 2048 60 1792 376832 167.118 56.2132 2884.51 1676.8 4784.87 4785.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1050 0.000512 1024 230 1024 30080 2.33914 1.66938 48.212 87.6139 139.938 140.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 590 6.4e-05 4096 190 2688 147200 139.308 55.6544 3532.33 1676.83 5404.3 5404.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 540 6.4e-05 2048 115 2048 188416 72.9508 28.3095 1036.68 837.959 1976.09 1976.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 420 0.000256 4096 150 2176 9216 32.8768 13.952 105.741 419.268 571.966 572.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 930 3.2e-05 1024 230 1024 452608 71.5269 26.8785 646.732 837.902 1583.26 1583.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1150 6.4e-05 2048 110 1152 284800 35.7436 28.3077 938.414 838.409 1840.98 1841.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000256 2048 150 5248 42496 13.425 7.05411 561.014 209.672 791.293 791.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 910 3.2e-05 2048 190 1024 465920 126.682 56.0002 2008.79 1675.82 3867.49 3867.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1310 0.001024 1024 480 512 13184 0.797408 0.744672 12.9307 51.2638 65.8083 65.8858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 380 3.2e-05 2048 60 1792 376832 166.17 56.0026 1892.65 1675.7 3790.74 3790.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1050 0.000512 1024 230 1024 29952 2.31795 1.66438 37.2723 89.4078 130.762 130.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 6.4e-05 4096 190 2688 146944 138.473 55.5797 2185.67 1675.83 4055.72 4055.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 540 6.4e-05 2048 115 2048 186368 73.2724 28.3514 668.73 835.207 1605.76 1605.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 420 0.000256 4096 150 2176 8704 32.9716 13.9203 136.647 417.912 601.58 601.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 930 3.2e-05 1024 230 1024 450560 71.5567 26.8206 419.28 835.087 1352.97 1353.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1150 6.4e-05 2048 110 1152 284672 35.7847 28.2808 717.762 838.595 1620.53 1620.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000256 2048 150 5248 41984 13.4277 7.0144 360.164 209.04 589.776 589.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 910 3.2e-05 2048 190 1024 464896 126.976 56.0005 1876.41 1675.43 3735.01 3735.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1310 0.001024 1024 480 512 13184 0.799776 0.749568 12.9216 51.3093 65.848 65.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 380 3.2e-05 2048 60 1792 372736 166.774 55.8612 1214.92 1669.95 3107.73 3107.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1050 0.000512 1024 230 1024 29952 2.32403 1.66918 24.5101 87.9225 116.525 116.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 6.4e-05 4096 190 2688 146432 138.688 55.5989 1410.91 1675.65 3281.01 3281.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 540 6.4e-05 2048 115 2048 184320 73.3525 28.1679 535.909 832.489 1470.12 1470.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 420 0.000256 4096 150 2176 8448 32.8743 13.8875 131.402 416.694 594.993 595.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 930 3.2e-05 1024 230 1024 448512 71.2924 26.7237 337.403 832.334 1267.98 1268.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1150 6.4e-05 2048 110 1152 284544 35.8094 28.4088 1334.61 837.567 2236.5 2236.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000256 2048 150 5248 41472 13.4177 7.01763 290.483 208.424 519.472 519.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 910 3.2e-05 2048 190 1024 463872 126.954 55.9614 1835.53 1672.7 3691.35 3691.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1310 0.001024 1024 480 512 13056 0.796032 0.747424 12.7017 51.2681 65.5852 65.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 380 3.2e-05 2048 60 1792 368640 166.979 55.6851 978.352 1664.64 2865.89 2866.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1050 0.000512 1024 230 1024 29568 2.32038 1.66128 19.9649 84.1676 108.214 108.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 6.4e-05 4096 190 2688 145920 138.477 55.5961 1154.5 1674.9 3023.65 3023.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 540 6.4e-05 2048 115 2048 184320 73.729 28.2911 478.601 836.038 1416.85 1417.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 420 0.000256 4096 150 2176 8192 33.1091 13.9275 126.326 418.607 592.1 592.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 930 3.2e-05 1024 230 1024 450560 71.542 27.0704 302.465 835.848 1237.16 1237.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1150 6.4e-05 2048 110 1152 284672 35.8953 28.2911 1339.96 838.731 2242.98 2243.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000256 2048 150 5248 41984 13.4534 7.08403 263.214 209.378 493.258 493.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 910 3.2e-05 2048 190 1024 462848 127.099 55.8904 1805.67 1671.49 3660.35 3660.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1310 0.001024 1024 480 512 12800 0.790528 0.741728 12.5633 50.0165 64.1868 64.2651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 380 3.2e-05 2048 60 1792 368640 168.141 55.8541 877.26 1671.56 2773.04 2773.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1050 0.000512 1024 230 1024 29696 2.33584 1.67088 17.9703 84.896 106.972 107.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 6.4e-05 4096 190 2688 145408 138.635 55.5378 1035.02 1671.95 2901.31 2901.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 540 6.4e-05 2048 115 2048 184320 74.0124 28.3451 441.476 838.171 1382.2 1382.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 420 0.000256 4096 150 2176 7680 32.7765 13.7833 119.8 412.921 579.415 579.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 930 3.2e-05 1024 230 1024 450560 71.7549 26.878 279.299 838.014 1216.17 1216.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1150 6.4e-05 2048 110 1152 284160 35.8498 28.3054 1332.89 838.098 2235.25 2235.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000256 2048 150 5248 40960 13.3095 6.94074 237.212 206.548 464.143 464.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 910 3.2e-05 2048 190 1024 465920 126.806 55.9909 1950.47 1694.22 3827.68 3827.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1310 0.001024 1024 480 512 12800 0.793632 0.74352 12.6054 50.0404 64.2553 64.3317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 380 3.2e-05 2048 60 1792 368640 168.857 55.9749 801.151 1676.66 2702.86 2703.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1050 0.000512 1024 230 1024 29440 2.30269 1.64339 16.5437 88.8821 109.474 109.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 6.4e-05 4096 190 2688 145920 138.786 55.5786 951.149 1676.08 2821.76 2821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 540 6.4e-05 2048 115 2048 178176 73.6404 27.9514 394.197 825.133 1321.12 1321.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 420 0.000256 4096 150 2176 7680 32.824 13.7955 133.853 413.394 593.999 594.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 930 3.2e-05 1024 230 1024 442368 70.9234 26.4563 252.359 824.854 1174.8 1174.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1150 6.4e-05 2048 110 1152 284160 35.9084 28.3607 1334.7 837.422 2236.5 2236.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000256 2048 150 5248 39936 13.4233 6.93267 213.133 206.78 440.4 440.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 910 3.2e-05 2048 190 1024 460800 127.173 55.676 2186.91 1665.99 4035.94 4036.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1310 0.001024 1024 480 512 12672 0.792736 0.746592 12.428 50.0977 64.1368 64.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 380 3.2e-05 2048 60 1792 356352 168.108 55.0292 718.453 1649.52 2591.32 2591.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1050 0.000512 1024 230 1024 29184 2.31424 1.64288 14.9885 84.5249 103.569 103.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 6.4e-05 4096 190 2688 144384 138.508 55.3574 2757.91 1669.68 4621.62 4621.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 540 6.4e-05 2048 115 2048 179200 73.8299 27.9487 373.854 827.466 1303.3 1303.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 420 0.000256 4096 150 2176 7168 32.9366 13.8173 131.981 414.704 593.571 593.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 930 3.2e-05 1024 230 1024 444416 71.0252 26.5212 239.289 827.14 1164.19 1164.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1150 6.4e-05 2048 110 1152 284032 35.8655 28.3443 1332.97 836.999 2234.29 2234.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000256 2048 150 5248 41216 13.3838 6.95219 206.946 207.429 434.844 434.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 910 3.2e-05 2048 190 1024 458752 128.518 55.938 2185.52 1691.85 4062.02 4062.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1310 0.001024 1024 480 512 12992 0.794912 0.747136 12.6962 51.2649 65.578 65.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 380 3.2e-05 2048 60 1792 358400 168.193 55.2393 677.486 1654.93 2556.07 2556.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1050 0.000512 1024 230 1024 29568 2.31962 1.64877 14.3032 87.2782 105.651 105.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 590 6.4e-05 4096 190 2688 143360 139.542 55.5827 2728.38 1673.88 4597.56 4597.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 540 6.4e-05 2048 115 2048 180224 74.6775 28.3301 356.635 836.202 1296.04 1296.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 420 0.000256 4096 150 2176 8192 33.1309 13.9393 149.636 419.189 616.027 616.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 930 3.2e-05 1024 230 1024 442368 72.6019 26.8257 227.356 835.814 1162.81 1162.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1150 6.4e-05 2048 110 1152 283648 35.8511 28.2624 1330.62 836.311 2231.15 2231.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000256 2048 150 5248 40960 13.5986 7.0313 194.858 209.671 425.289 425.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 910 3.2e-05 2048 190 1024 458752 128.209 55.9156 2170.81 1671.42 4026.55 4026.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1310 0.001024 1024 480 512 12288 0.787424 0.735648 11.9801 49.8354 63.4107 63.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 380 3.2e-05 2048 60 1792 360448 170.599 55.8711 650.734 1671.44 2548.86 2549.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1050 0.000512 1024 230 1024 28672 2.2928 1.61587 13.9674 87.8948 105.873 105.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 590 6.4e-05 4096 190 2688 143360 139.552 55.566 2741.64 1672.29 4609.21 4609.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 540 6.4e-05 2048 115 1980 186368 72.2739 28.0494 632.943 828.142 1561.71 1561.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 420 0.000256 4096 150 2220 14336 31.6077 13.8237 258.325 415.026 718.919 719.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 930 3.2e-05 1024 230 1020 444416 71.0348 26.5196 234.995 827.816 1160.59 1160.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1150 6.4e-05 2048 110 1080 286720 35.8156 28.3178 1210.05 837.689 2111.98 2112.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.000256 2048 150 5220 41216 13.37 6.94947 189.6 207.6 417.651 417.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 910 3.2e-05 2048 190 1020 487424 122.14 55.9741 2259.42 1674.64 4112.49 4112.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1310 0.001024 1024 480 540 13888 0.798016 0.749568 12.8245 51.2854 65.7291 65.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 3.2e-05 2048 60 1680 372736 164.636 55.3178 2126.18 1667.34 4013.71 4013.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1050 0.000512 1024 230 960 30464 2.29754 1.64659 12.6433 88.3726 105.059 105.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 590 6.4e-05 4096 190 2640 150528 137.232 55.593 3170.15 1687.11 5050.27 5050.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 540 6.4e-05 2048 115 1984 186368 72.2777 27.9552 628.734 827.358 1556.53 1556.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 420 0.000256 4096 150 2176 12544 31.9682 13.8164 220.01 414.716 680.643 680.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 930 3.2e-05 1024 230 1024 444416 71.0514 26.5485 215.405 827.044 1140.28 1140.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1150 6.4e-05 2048 110 1088 285824 35.8649 28.2751 1179.22 836.904 2080.37 2080.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000256 2048 150 5248 41216 13.3722 6.98982 186.327 207.402 414.223 414.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 910 3.2e-05 2048 190 1024 480256 123.792 56.1453 2112.08 1673.07 3965.29 3965.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1310 0.001024 1024 480 512 13888 0.796224 0.750368 11.8657 51.2643 64.7497 64.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 380 3.2e-05 2048 60 1728 358400 168.767 55.3984 2034.35 1653.97 3912.71 3912.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1050 0.000512 1024 230 960 30464 2.29789 1.65146 12.2759 85.1667 101.493 101.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 590 6.4e-05 4096 190 2688 150528 137.163 55.6002 3157.03 1673.8 5023.76 5023.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 540 6.4e-05 2048 115 1950 188160 70.7926 27.9707 635.796 818.017 1552.77 1552.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 420 0.000256 4096 150 2200 11200 32.1112 13.7197 203.957 410.185 660.103 660.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 930 3.2e-05 1024 230 1050 448000 69.2354 26.3971 227.499 817.613 1140.96 1141.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1150 6.4e-05 2048 110 1050 287840 35.9117 28.3686 1177.38 835.954 2077.72 2077.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000256 2048 150 5250 40320 13.3071 6.92819 187.498 205.176 413.038 413.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 910 3.2e-05 2048 190 1000 483840 121.375 55.5068 2173.45 1659.03 4009.56 4009.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1310 0.001024 1024 480 500 12880 0.7944 0.741664 11.3912 49.9856 62.9858 63.0619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 380 3.2e-05 2048 60 1700 358400 166.467 54.8272 2090.82 1635.12 3947.45 3947.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1050 0.000512 1024 230 950 30240 2.28 1.628 12.9451 84.1078 101.061 101.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 590 6.4e-05 4096 190 2650 147840 137.112 55.3062 3159.41 1659.9 5011.89 5012.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 540 6.4e-05 2048 115 1968 179200 73.0057 27.726 613.423 818.021 1532.38 1532.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 420 0.000256 4096 150 2208 11200 32.1429 13.7329 200.654 410.191 656.858 656.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 930 3.2e-05 1024 230 1008 448000 69.2344 26.3209 240.56 817.624 1153.96 1154.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1150 6.4e-05 2048 110 1056 285600 35.9795 28.3219 1207.86 835.962 2108.23 2108.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.000256 2048 150 5232 40320 13.3121 6.93632 185.868 205.175 411.424 411.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 910 3.2e-05 2048 190 1008 474880 123.279 55.531 2156.04 1659.93 3995 3995.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1310 0.001024 1024 480 528 12880 0.792768 0.741376 12.0618 49.9893 63.6581 63.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 3.2e-05 2048 60 1680 358400 166.389 54.8065 2077.72 1639.36 3938.5 3938.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1050 0.000512 1024 230 960 30240 2.2855 1.62406 12.6518 84.1035 100.763 100.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 590 6.4e-05 4096 190 2640 147840 137.193 55.3062 3108.62 1663.02 4964.31 4964.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 540 6.4e-05 2048 115 1952 196608 70.9651 28.3737 698.598 835.336 1633.48 1633.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 420 0.000256 4096 150 2176 14336 32.0284 13.9349 250.357 418.237 714.688 714.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 930 3.2e-05 1024 230 1024 466944 69.422 26.8265 813.823 835.148 1745.44 1745.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1150 6.4e-05 2048 110 1056 288256 35.9191 28.3794 1160.4 838.138 2062.94 2063.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.000256 2048 150 5216 43008 13.3736 7.04589 225.668 209.203 455.422 455.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 910 3.2e-05 2048 190 1024 487424 122.182 55.8655 2141.25 1670.94 3990.46 3990.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1310 0.001024 1024 480 512 13824 0.7936 0.740192 11.8649 49.9927 63.4641 63.5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 3.2e-05 2048 60 1696 385024 163.559 55.8939 2423.59 1676.7 4319.96 4320.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1050 0.000512 1024 230 960 30720 2.31408 1.67117 14.2545 89.1882 107.529 107.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 590 6.4e-05 4096 190 2656 153600 136.582 55.5329 3219.96 1673.52 5085.78 5085.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 540 6.4e-05 2048 115 1952 184320 72.3452 27.9089 582.632 826 1509.09 1509.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 420 0.000256 4096 150 2176 11520 32.048 13.8214 289.178 414.991 750.167 750.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 930 3.2e-05 1024 230 1024 460800 68.1782 26.4457 392.759 825.334 1312.93 1313.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1150 6.4e-05 2048 110 1056 286080 35.599 28.262 1644.22 836.226 2544.41 2544.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000256 2048 150 5216 42240 13.27 6.9591 335.599 207.576 563.538 563.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 910 3.2e-05 2048 190 1024 476160 120.486 55.1608 2977.61 1650.78 4804.25 4804.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1310 0.001024 1024 480 512 12480 0.770528 0.717152 16.8666 49.2116 67.6392 67.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 380 3.2e-05 2048 60 1696 368640 164.493 55.0461 3061.75 1650.47 4931.98 4932.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1050 0.000512 1024 230 960 28800 2.33501 1.66288 20.7065 87.0533 111.859 111.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 590 6.4e-05 4096 190 2656 145920 135.97 54.9727 3851.7 1651.72 5694.54 5694.68
