<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<array name="PUNITS" offset="0x022400" stride="0x400" length="1" variants="NVC0-">
	<reg32 offset="0x000" name="FUSE_CONTROL">
		<bitfield pos="11" name="FUSE_READOUT_ENABLE"/>
	</reg32>
	<reg32 offset="0x030" name="DESIGN_GPC_COUNT"/>
	<reg32 offset="0x034" name="DESIGN_TP_PER_GPC_COUNT"/>
	<reg32 offset="0x038" name="DESIGN_PART_COUNT"/>
	<reg32 offset="0x03c" name="DESIGN_MC_COUNT" variants="NVC1-"/>
	<reg32 offset="0x040" name="DESIGN_UNK_ZCULL_PER_GPC_COUNT" variants="NVC1-"/>
	<reg32 offset="0x044" name="DESIGN_PCOPY_COUNT" variants="NVD9-"/> <!-- or spoon? -->
	<reg32 offset="0x048" name="DESIGN_CRTC_COUNT" variants="NVD9-"/>
	<reg32 offset="0x100" name="HW_MISC_DISABLE">
		<bitfield pos="0" name="PDISPLAY_PUNK1C3"/>
		<bitfield pos="1" name="PVDEC_PPPP"/>
		<bitfield pos="2" name="PVLD"/>
		<bitfield pos="3" name="PVENC" variants="NVD9-"/> <!-- XXX: why is it on NVD9? -->
		<bitfield pos="4" name="UNK4"/> <!-- not present anyway on any card I've seen -->
		<bitfield low="8" high="11" name="PCOPY_MASK"/> <!-- 2 bits on NVC0:NVC1, 4 bits on NVC1:NVE4, 3 bits on NVE4- -->
		<bitfield low="12" high="17" name="UNK12" variants="NVE4-"/>
	</reg32>
	<reg32 offset="0x104" name="HW_GPC_DISABLE_MASK"/>
	<reg32 offset="0x108" name="HW_TP_DISABLE_MASK" length="8"/>
	<reg32 offset="0x128" name="HW_UNK_ZCULL_DISABLE_MASK" length="8"/>
	<reg32 offset="0x148" name="HW_PART_DISABLE_MASK"/>
	<reg32 offset="0x14c" name="HW_UNK0_DISABLE_MASK"/>
	<reg32 offset="0x150" name="HW_MC_DISABLE_MASK" variants="NVC1-"/>
	<reg32 offset="0x154" name="HW_UNK2_DISABLE_MASK"/>
	<reg32 offset="0x158" name="HW_UNK3_DISABLE_MASK" variants="NVC1-"/>
	<reg32 offset="0x15c" name="HW_CRTC_DISABLE_MASK" variants="NVD9-"/>
	<reg32 offset="0x180" name="SW_MISC_DISABLE">
		<bitfield pos="0" name="PDISPLAY_PUNK1C3"/>
		<bitfield pos="1" name="PVDEC_PPPP"/>
		<bitfield pos="2" name="PVLD"/>
		<bitfield pos="3" name="PVENC" variants="NVD9-"/>
		<bitfield pos="4" name="UNK4"/>
		<bitfield low="8" high="11" name="PCOPY_MASK"/>
		<bitfield low="12" high="17" name="UNK12" variants="NVE4-"/>
	</reg32>
	<reg32 offset="0x184" name="SW_GPC_DISABLE_MASK"/>
	<reg32 offset="0x188" name="SW_TP_DISABLE_MASK" length="8"/>
	<reg32 offset="0x1a8" name="SW_UNK_ZCULL_DISABLE_MASK" length="8"/>
	<reg32 offset="0x1c8" name="SW_PART_DISABLE_MASK"/>
	<reg32 offset="0x1cc" name="SW_UNK0_DISABLE_MASK"/> <!-- 1 on NVD9, 0 on NVC1 and NVE4? -->
	<reg32 offset="0x1d0" name="SW_MC_DISABLE_MASK" variants="NVC1-"/> <!-- 1 on NVD9, 4 on NVE4, 2 on NVC1 -->
	<reg32 offset="0x1d4" name="SW_UNK2_DISABLE_MASK"/> <!-- related to PBFB? --> <!-- 1 on NVD9, 4 on NVE4, 6 on NVC1??? -->
	<reg32 offset="0x1d8" name="SW_UNK3_DISABLE_MASK" variants="NVC1-"/> <!-- 8 on NVC1, NVD9 and NVE4 -->
	<reg32 offset="0x1dc" name="SW_CRTC_DISABLE_MASK" variants="NVD9-"/>
</array>

</domain>

</database>
