

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Wed Dec 23 12:53:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       loop_merge
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4991|  4991|  4991|  4991|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- unroll1         |    64|    64|         2|          1|          1|    64|    yes   |
        |- unroll2         |    56|    56|         2|          1|          1|    56|    yes   |
        |- loop3           |  1584|  1584|        99|          -|          -|    16|    no    |
        | + loop3.1        |    96|    96|         2|          -|          -|    48|    no    |
        |- Pipeline_loop4  |  3152|  3152|       197|          -|          -|    16|    no    |
        | + loop4_1        |    96|    96|         2|          -|          -|    48|    no    |
        | + loop4_2        |    32|    32|         4|          -|          -|     8|    no    |
        | + loop4_3        |    64|    64|         2|          -|          -|    32|    no    |
        |- loop5           |   128|   128|         2|          -|          -|    64|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|   2210|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|     38|     33|    0|
|Multiplexer      |        -|      -|      -|    342|    -|
|Register         |        -|      -|   1089|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|   1127|   2585|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      2|     12|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |E_U        |des_dec_E        |        0|  6|   5|    0|    48|    6|     1|          288|
    |IP_U       |des_dec_IP       |        0|  7|   7|    0|    64|    7|     1|          448|
    |P_U        |des_dec_P        |        0|  6|   3|    0|    32|    6|     1|          192|
    |PC1_U      |des_dec_PC1      |        0|  6|   6|    0|    56|    6|     1|          336|
    |PC2_U      |des_dec_PC2      |        0|  6|   5|    0|    48|    6|     1|          288|
    |PI_U       |des_dec_PI       |        0|  7|   7|    0|    64|    7|     1|          448|
    |S_U        |des_dec_S        |        1|  0|   0|    0|   512|    4|     1|         2048|
    |sub_key_U  |des_dec_sub_key  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                 |        3| 38|  33|    0|   840|  106|     8|         5072|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln246_1_fu_1186_p2   |     +    |      0|  0|   18|          11|          11|
    |add_ln246_fu_1164_p2     |     +    |      0|  0|   16|           9|           9|
    |i_5_fu_578_p2            |     +    |      0|  0|   15|           6|           1|
    |i_6_fu_1273_p2           |     +    |      0|  0|   15|           7|           1|
    |i_7_fu_654_p2            |     +    |      0|  0|   15|           5|           1|
    |i_8_fu_877_p2            |     +    |      0|  0|   15|           5|           1|
    |i_fu_516_p2              |     +    |      0|  0|   15|           7|           1|
    |j_4_fu_830_p2            |     +    |      0|  0|   15|           6|           1|
    |j_5_fu_985_p2            |     +    |      0|  0|   13|           4|           1|
    |j_6_fu_1219_p2           |     +    |      0|  0|   15|           6|           1|
    |j_fu_897_p2              |     +    |      0|  0|   15|           6|           1|
    |sub_ln174_fu_527_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln184_fu_593_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln218_fu_845_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln229_fu_919_p2      |     -    |      0|  0|   15|           7|           6|
    |sub_ln232_fu_908_p2      |     -    |      0|  0|   15|           4|           5|
    |sub_ln240_1_fu_1039_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_2_fu_1045_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_fu_1021_p2     |     -    |      0|  0|   15|           7|           7|
    |sub_ln243_1_fu_1057_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln243_fu_1051_p2     |     -    |      0|  0|    8|           6|           6|
    |sub_ln254_fu_1240_p2     |     -    |      0|  0|   15|           7|           6|
    |sub_ln270_fu_1288_p2     |     -    |      0|  0|   15|           8|           7|
    |and_ln240_fu_1080_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln243_fu_1128_p2     |    and   |      0|  0|   47|          47|          47|
    |empty_13_fu_660_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_14_fu_666_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_16_fu_678_p2       |   icmp   |      0|  0|   11|           5|           1|
    |empty_18_fu_690_p2       |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln171_fu_510_p2     |   icmp   |      0|  0|   11|           7|           8|
    |icmp_ln182_fu_572_p2     |   icmp   |      0|  0|   11|           6|           5|
    |icmp_ln192_fu_648_p2     |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln216_fu_824_p2     |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln223_fu_871_p2     |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln227_fu_891_p2     |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln235_fu_979_p2     |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln252_fu_1213_p2    |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln267_fu_1267_p2    |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln174_fu_537_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln184_fu_603_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln218_fu_855_p2     |   lshr   |      0|  0|  166|          56|          56|
    |lshr_ln229_fu_929_p2     |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln240_1_fu_1088_p2  |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln240_fu_1074_p2    |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln243_1_fu_1136_p2  |   lshr   |      0|  0|  148|          47|          47|
    |lshr_ln243_fu_1122_p2    |   lshr   |      0|  0|  148|          45|          47|
    |lshr_ln254_fu_1250_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln270_fu_1298_p2    |   lshr   |      0|  0|  182|          64|          64|
    |empty_15_fu_672_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_17_fu_684_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_19_fu_696_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln241_fu_1106_p2      |    or    |      0|  0|    2|           1|           1|
    |R_1_fu_1234_p2           |    xor   |      0|  0|   32|          32|          32|
    |ap_enable_pp0            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|    2|           2|           1|
    |xor_ln232_1_fu_973_p2    |    xor   |      0|  0|   48|          48|          48|
    |xor_ln232_fu_967_p2      |    xor   |      0|  0|   47|          47|          47|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 2210|         954|         905|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |C_1_fu_176                   |   15|          3|   28|         84|
    |D_fu_180                     |   15|          3|   28|         84|
    |L_0_reg_399                  |    9|          2|   32|         64|
    |ap_NS_fsm                    |  105|         22|    1|         22|
    |ap_enable_reg_pp0_iter1      |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1      |   15|          3|    1|          3|
    |f_function_res_0_reg_457     |    9|          2|   32|         64|
    |i_0_reg_321                  |    9|          2|    7|         14|
    |i_1_reg_344                  |    9|          2|    6|         12|
    |i_2_reg_355                  |    9|          2|    5|         10|
    |i_3_reg_410                  |    9|          2|    5|         10|
    |i_4_reg_479                  |    9|          2|    7|         14|
    |init_perm_res_0_reg_309      |    9|          2|   64|        128|
    |inv_init_perm_res_0_reg_490  |    9|          2|   64|        128|
    |j_0_reg_378                  |    9|          2|    6|         12|
    |j_1_reg_434                  |    9|          2|    6|         12|
    |j_2_reg_445                  |    9|          2|    4|          8|
    |j_3_reg_468                  |    9|          2|    6|         12|
    |permuted_choice_1_0_reg_332  |    9|          2|   64|        128|
    |s_input_0_reg_422            |    9|          2|   64|        128|
    |s_output_1_fu_184            |    9|          2|   32|         64|
    |sub_key_address0             |   15|          3|    4|         12|
    |sub_key_load_1_reg_366       |    9|          2|   64|        128|
    |temp_reg_389                 |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  342|         73|  563|       1208|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |C_1_fu_176                   |  28|   0|   28|          0|
    |D_fu_180                     |  28|   0|   28|          0|
    |L_0_reg_399                  |  32|   0|   32|          0|
    |L_reg_1343                   |  32|   0|   32|          0|
    |R_reg_1348                   |  32|   0|   32|          0|
    |add_ln246_1_reg_1508         |  11|   0|   11|          0|
    |ap_CS_fsm                    |  21|   0|   21|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |f_function_res_0_reg_457     |  32|   0|   32|          0|
    |i_0_reg_321                  |   7|   0|    7|          0|
    |i_1_reg_344                  |   6|   0|    6|          0|
    |i_2_reg_355                  |   5|   0|    5|          0|
    |i_3_reg_410                  |   5|   0|    5|          0|
    |i_4_reg_479                  |   7|   0|    7|          0|
    |i_6_reg_1549                 |   7|   0|    7|          0|
    |i_7_reg_1391                 |   5|   0|    5|          0|
    |i_8_reg_1442                 |   5|   0|    5|          0|
    |icmp_ln171_reg_1324          |   1|   0|    1|          0|
    |icmp_ln182_reg_1353          |   1|   0|    1|          0|
    |init_perm_res_0_reg_309      |  64|   0|   64|          0|
    |inv_init_perm_res_0_reg_490  |  64|   0|   64|          0|
    |j_0_reg_378                  |   6|   0|    6|          0|
    |j_1_reg_434                  |   6|   0|    6|          0|
    |j_2_reg_445                  |   4|   0|    4|          0|
    |j_3_reg_468                  |   6|   0|    6|          0|
    |j_4_reg_1419                 |   6|   0|    6|          0|
    |j_5_reg_1488                 |   4|   0|    4|          0|
    |j_6_reg_1521                 |   6|   0|    6|          0|
    |j_reg_1455                   |   6|   0|    6|          0|
    |permuted_choice_1_0_reg_332  |  64|   0|   64|          0|
    |pre_output_reg_1447          |  64|   0|   64|          0|
    |s_input_0_reg_422            |  64|   0|   64|          0|
    |s_output_1_fu_184            |  32|   0|   32|          0|
    |sub_key_addr_reg_1399        |   4|   0|    4|          0|
    |sub_key_load_1_reg_366       |  64|   0|   64|          0|
    |sub_ln240_2_reg_1498         |   5|   0|    6|          1|
    |sub_ln240_reg_1493           |   6|   0|    7|          1|
    |sub_ln243_1_reg_1503         |   5|   0|    6|          1|
    |temp_reg_389                 |  32|   0|   32|          0|
    |tmp_7_reg_1411               |  56|   0|   56|          0|
    |trunc_ln218_1_reg_1429       |  63|   0|   63|          0|
    |trunc_ln254_1_reg_1531       |  31|   0|   31|          0|
    |trunc_ln270_1_reg_1559       |  63|   0|   63|          0|
    |xor_ln232_1_reg_1480         |  48|   0|   48|          0|
    |xor_ln232_reg_1475           |  47|   0|   47|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1089|   0| 1092|          3|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

