-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "04/09/2020 01:59:51"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	m68hc11 IS
    PORT (
	Flag_C : OUT std_logic;
	CLK : IN std_logic;
	RESET : IN std_logic;
	IRQn : IN std_logic;
	XIRQn : IN std_logic;
	Flag_V : OUT std_logic;
	Flag_Z : OUT std_logic;
	Flag_N : OUT std_logic;
	Flag_I : OUT std_logic;
	Flag_H : OUT std_logic;
	Flag_X : OUT std_logic;
	Flag_S : OUT std_logic;
	ACCA_D : OUT std_logic_vector(7 DOWNTO 0);
	ACCB_D : OUT std_logic_vector(7 DOWNTO 0);
	AP_D : OUT std_logic_vector(15 DOWNTO 0);
	AUX_D : OUT std_logic_vector(15 DOWNTO 0);
	Debug_Q : OUT std_logic_vector(7 DOWNTO 0);
	Debug_Yupa : OUT std_logic_vector(7 DOWNTO 0);
	Edo_Pres : OUT std_logic_vector(11 DOWNTO 0);
	PC_D : OUT std_logic_vector(15 DOWNTO 0);
	X_D : OUT std_logic_vector(15 DOWNTO 0);
	Y_D : OUT std_logic_vector(15 DOWNTO 0)
	);
END m68hc11;

-- Design Ports Information
-- Flag_C	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flag_V	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flag_Z	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flag_N	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flag_I	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flag_H	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flag_X	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flag_S	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[7]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[6]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[4]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[1]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCA_D[0]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[7]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[6]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[5]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[4]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[3]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[2]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[1]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ACCB_D[0]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[15]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[14]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[13]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[12]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[11]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[7]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AP_D[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[15]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[14]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[13]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[12]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[11]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[10]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[8]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[7]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[4]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[3]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[1]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUX_D[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[5]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[4]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[3]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[2]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[1]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Q[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[7]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[5]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[3]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_Yupa[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[11]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[10]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[8]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[7]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[6]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[5]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[3]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[2]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Edo_Pres[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[15]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[14]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[13]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[12]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[11]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[10]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[9]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[8]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[7]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[6]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[5]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[4]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[3]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[1]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_D[0]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[15]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[14]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[13]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[12]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[11]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[10]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[9]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[6]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[5]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[3]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- X_D[0]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[15]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[14]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[13]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[12]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[11]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[10]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[9]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[8]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[7]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[6]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[5]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[4]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[3]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[2]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[1]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y_D[0]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IRQn	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- XIRQn	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF m68hc11 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Flag_C : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_IRQn : std_logic;
SIGNAL ww_XIRQn : std_logic;
SIGNAL ww_Flag_V : std_logic;
SIGNAL ww_Flag_Z : std_logic;
SIGNAL ww_Flag_N : std_logic;
SIGNAL ww_Flag_I : std_logic;
SIGNAL ww_Flag_H : std_logic;
SIGNAL ww_Flag_X : std_logic;
SIGNAL ww_Flag_S : std_logic;
SIGNAL ww_ACCA_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ACCB_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_AP_D : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_AUX_D : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_Debug_Q : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Debug_Yupa : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Edo_Pres : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_PC_D : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_X_D : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_Y_D : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|Mux28~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst2|nCBD~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RESET~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \IRQn~input_o\ : std_logic;
SIGNAL \XIRQn~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \Flag_C~output_o\ : std_logic;
SIGNAL \Flag_V~output_o\ : std_logic;
SIGNAL \Flag_Z~output_o\ : std_logic;
SIGNAL \Flag_N~output_o\ : std_logic;
SIGNAL \Flag_I~output_o\ : std_logic;
SIGNAL \Flag_H~output_o\ : std_logic;
SIGNAL \Flag_X~output_o\ : std_logic;
SIGNAL \Flag_S~output_o\ : std_logic;
SIGNAL \ACCA_D[7]~output_o\ : std_logic;
SIGNAL \ACCA_D[6]~output_o\ : std_logic;
SIGNAL \ACCA_D[5]~output_o\ : std_logic;
SIGNAL \ACCA_D[4]~output_o\ : std_logic;
SIGNAL \ACCA_D[3]~output_o\ : std_logic;
SIGNAL \ACCA_D[2]~output_o\ : std_logic;
SIGNAL \ACCA_D[1]~output_o\ : std_logic;
SIGNAL \ACCA_D[0]~output_o\ : std_logic;
SIGNAL \ACCB_D[7]~output_o\ : std_logic;
SIGNAL \ACCB_D[6]~output_o\ : std_logic;
SIGNAL \ACCB_D[5]~output_o\ : std_logic;
SIGNAL \ACCB_D[4]~output_o\ : std_logic;
SIGNAL \ACCB_D[3]~output_o\ : std_logic;
SIGNAL \ACCB_D[2]~output_o\ : std_logic;
SIGNAL \ACCB_D[1]~output_o\ : std_logic;
SIGNAL \ACCB_D[0]~output_o\ : std_logic;
SIGNAL \AP_D[15]~output_o\ : std_logic;
SIGNAL \AP_D[14]~output_o\ : std_logic;
SIGNAL \AP_D[13]~output_o\ : std_logic;
SIGNAL \AP_D[12]~output_o\ : std_logic;
SIGNAL \AP_D[11]~output_o\ : std_logic;
SIGNAL \AP_D[10]~output_o\ : std_logic;
SIGNAL \AP_D[9]~output_o\ : std_logic;
SIGNAL \AP_D[8]~output_o\ : std_logic;
SIGNAL \AP_D[7]~output_o\ : std_logic;
SIGNAL \AP_D[6]~output_o\ : std_logic;
SIGNAL \AP_D[5]~output_o\ : std_logic;
SIGNAL \AP_D[4]~output_o\ : std_logic;
SIGNAL \AP_D[3]~output_o\ : std_logic;
SIGNAL \AP_D[2]~output_o\ : std_logic;
SIGNAL \AP_D[1]~output_o\ : std_logic;
SIGNAL \AP_D[0]~output_o\ : std_logic;
SIGNAL \AUX_D[15]~output_o\ : std_logic;
SIGNAL \AUX_D[14]~output_o\ : std_logic;
SIGNAL \AUX_D[13]~output_o\ : std_logic;
SIGNAL \AUX_D[12]~output_o\ : std_logic;
SIGNAL \AUX_D[11]~output_o\ : std_logic;
SIGNAL \AUX_D[10]~output_o\ : std_logic;
SIGNAL \AUX_D[9]~output_o\ : std_logic;
SIGNAL \AUX_D[8]~output_o\ : std_logic;
SIGNAL \AUX_D[7]~output_o\ : std_logic;
SIGNAL \AUX_D[6]~output_o\ : std_logic;
SIGNAL \AUX_D[5]~output_o\ : std_logic;
SIGNAL \AUX_D[4]~output_o\ : std_logic;
SIGNAL \AUX_D[3]~output_o\ : std_logic;
SIGNAL \AUX_D[2]~output_o\ : std_logic;
SIGNAL \AUX_D[1]~output_o\ : std_logic;
SIGNAL \AUX_D[0]~output_o\ : std_logic;
SIGNAL \Debug_Q[7]~output_o\ : std_logic;
SIGNAL \Debug_Q[6]~output_o\ : std_logic;
SIGNAL \Debug_Q[5]~output_o\ : std_logic;
SIGNAL \Debug_Q[4]~output_o\ : std_logic;
SIGNAL \Debug_Q[3]~output_o\ : std_logic;
SIGNAL \Debug_Q[2]~output_o\ : std_logic;
SIGNAL \Debug_Q[1]~output_o\ : std_logic;
SIGNAL \Debug_Q[0]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[7]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[6]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[5]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[4]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[3]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[2]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[1]~output_o\ : std_logic;
SIGNAL \Debug_Yupa[0]~output_o\ : std_logic;
SIGNAL \Edo_Pres[11]~output_o\ : std_logic;
SIGNAL \Edo_Pres[10]~output_o\ : std_logic;
SIGNAL \Edo_Pres[9]~output_o\ : std_logic;
SIGNAL \Edo_Pres[8]~output_o\ : std_logic;
SIGNAL \Edo_Pres[7]~output_o\ : std_logic;
SIGNAL \Edo_Pres[6]~output_o\ : std_logic;
SIGNAL \Edo_Pres[5]~output_o\ : std_logic;
SIGNAL \Edo_Pres[4]~output_o\ : std_logic;
SIGNAL \Edo_Pres[3]~output_o\ : std_logic;
SIGNAL \Edo_Pres[2]~output_o\ : std_logic;
SIGNAL \Edo_Pres[1]~output_o\ : std_logic;
SIGNAL \Edo_Pres[0]~output_o\ : std_logic;
SIGNAL \PC_D[15]~output_o\ : std_logic;
SIGNAL \PC_D[14]~output_o\ : std_logic;
SIGNAL \PC_D[13]~output_o\ : std_logic;
SIGNAL \PC_D[12]~output_o\ : std_logic;
SIGNAL \PC_D[11]~output_o\ : std_logic;
SIGNAL \PC_D[10]~output_o\ : std_logic;
SIGNAL \PC_D[9]~output_o\ : std_logic;
SIGNAL \PC_D[8]~output_o\ : std_logic;
SIGNAL \PC_D[7]~output_o\ : std_logic;
SIGNAL \PC_D[6]~output_o\ : std_logic;
SIGNAL \PC_D[5]~output_o\ : std_logic;
SIGNAL \PC_D[4]~output_o\ : std_logic;
SIGNAL \PC_D[3]~output_o\ : std_logic;
SIGNAL \PC_D[2]~output_o\ : std_logic;
SIGNAL \PC_D[1]~output_o\ : std_logic;
SIGNAL \PC_D[0]~output_o\ : std_logic;
SIGNAL \X_D[15]~output_o\ : std_logic;
SIGNAL \X_D[14]~output_o\ : std_logic;
SIGNAL \X_D[13]~output_o\ : std_logic;
SIGNAL \X_D[12]~output_o\ : std_logic;
SIGNAL \X_D[11]~output_o\ : std_logic;
SIGNAL \X_D[10]~output_o\ : std_logic;
SIGNAL \X_D[9]~output_o\ : std_logic;
SIGNAL \X_D[8]~output_o\ : std_logic;
SIGNAL \X_D[7]~output_o\ : std_logic;
SIGNAL \X_D[6]~output_o\ : std_logic;
SIGNAL \X_D[5]~output_o\ : std_logic;
SIGNAL \X_D[4]~output_o\ : std_logic;
SIGNAL \X_D[3]~output_o\ : std_logic;
SIGNAL \X_D[2]~output_o\ : std_logic;
SIGNAL \X_D[1]~output_o\ : std_logic;
SIGNAL \X_D[0]~output_o\ : std_logic;
SIGNAL \Y_D[15]~output_o\ : std_logic;
SIGNAL \Y_D[14]~output_o\ : std_logic;
SIGNAL \Y_D[13]~output_o\ : std_logic;
SIGNAL \Y_D[12]~output_o\ : std_logic;
SIGNAL \Y_D[11]~output_o\ : std_logic;
SIGNAL \Y_D[10]~output_o\ : std_logic;
SIGNAL \Y_D[9]~output_o\ : std_logic;
SIGNAL \Y_D[8]~output_o\ : std_logic;
SIGNAL \Y_D[7]~output_o\ : std_logic;
SIGNAL \Y_D[6]~output_o\ : std_logic;
SIGNAL \Y_D[5]~output_o\ : std_logic;
SIGNAL \Y_D[4]~output_o\ : std_logic;
SIGNAL \Y_D[3]~output_o\ : std_logic;
SIGNAL \Y_D[2]~output_o\ : std_logic;
SIGNAL \Y_D[1]~output_o\ : std_logic;
SIGNAL \Y_D[0]~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[0]~33_combout\ : std_logic;
SIGNAL \RESET~input_o\ : std_logic;
SIGNAL \RESET~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst7|inst3|Mux1~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~205_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~206_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~187_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~129_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~207_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~755_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~208_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~139_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~137_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~135_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~136_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~138_combout\ : std_logic;
SIGNAL \inst10|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~142_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~405_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~775_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~171_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~404_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~325_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~406_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~140_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~141_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~143_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~750_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~145_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~199_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~200_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~219_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~155_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~156_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~150_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~211_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~212_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~193_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~213_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~214_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~216_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~215_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~217_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~218_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~147_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~209_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~210_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~220_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~221_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~165_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~166_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~168_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~222_combout\ : std_logic;
SIGNAL \inst7|inst2|vf~q\ : std_logic;
SIGNAL \inst10|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~172_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~751_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~173_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~170_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~174_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~161_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~175_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~176_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~177_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~752_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~178_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~179_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~754_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~180_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~181_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~184_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~185_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~182_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~183_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~186_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~238_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~761_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~243_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~239_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~240_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~241_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~242_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~244_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~245_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~246_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~247_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~248_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~260_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~158_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~762_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~261_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~262_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~249_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~251_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~250_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~252_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~257_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~255_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~256_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~253_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~254_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~258_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~259_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~263_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~264_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~265_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~637_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~638_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~639_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~321_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~535_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~640_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~641_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~642_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~620_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~564_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~306_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~621_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~623_combout\ : std_logic;
SIGNAL \inst10|Equal0~4_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~622_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~624_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~460_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~625_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~618_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~310_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~617_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~271_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~619_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~293_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~613_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~614_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~615_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~616_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~789_combout\ : std_logic;
SIGNAL \inst1|Add0~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~510_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~511_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~512_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~513_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~645_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~649_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~648_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~650_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~646_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~647_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~790_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~651_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~652_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~224_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~237_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~515_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~516_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~501_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~502_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~644_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~653_combout\ : std_logic;
SIGNAL \inst7|inst2|nDUPA~q\ : std_logic;
SIGNAL \inst7|inst1|mem~379_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~643_combout\ : std_logic;
SIGNAL \inst1|Q[7]~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~683_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~680_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~676_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~677_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~681_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~682_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~684_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~386_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~794_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~795_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~685_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~674_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~675_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~793_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~678_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~787_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~630_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~679_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~759_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~673_combout\ : std_logic;
SIGNAL \inst1|Mux33~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~533_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~534_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~536_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~537_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~538_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~539_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~540_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~786_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~541_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~542_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~785_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~320_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~528_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~527_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~526_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~529_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~530_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~524_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~525_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~531_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~532_combout\ : std_logic;
SIGNAL \inst10|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~323_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~324_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~234_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~327_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~326_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~328_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~329_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~279_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~331_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~330_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~332_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~188_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~770_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~333_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~334_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~335_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~345_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~771_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~346_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~347_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~349_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~351_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~348_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~350_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~772_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~352_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~353_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~343_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~341_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~228_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~340_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~342_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~337_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~338_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~128_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~336_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~339_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~344_combout\ : std_logic;
SIGNAL \AUX|R15~0_combout\ : std_logic;
SIGNAL \AUX|data_out[15]~0_combout\ : std_logic;
SIGNAL \AUX|Equal7~0_combout\ : std_logic;
SIGNAL \AUX|data_out~22_combout\ : std_logic;
SIGNAL \AUX|data_out[7]~19_combout\ : std_logic;
SIGNAL \AUX|data_out[15]~1_combout\ : std_logic;
SIGNAL \AUX|Add0~0_combout\ : std_logic;
SIGNAL \AUX|R0~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~490_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~491_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~486_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~487_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~492_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~493_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~488_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~489_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~494_combout\ : std_logic;
SIGNAL \inst7|inst2|nRW~q\ : std_logic;
SIGNAL \inst7|inst1|mem~495_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~226_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~496_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~497_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~498_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~499_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~500_combout\ : std_logic;
SIGNAL \inst7|inst2|BD~q\ : std_logic;
SIGNAL \bufferAlta|PortR~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~362_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~440_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~441_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~437_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~782_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~438_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~439_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~442_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~483_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~484_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~780_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~485_combout\ : std_logic;
SIGNAL \inst7|inst2|nHB~q\ : std_logic;
SIGNAL \inst7|inst1|mem~363_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~432_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~433_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~434_combout\ : std_logic;
SIGNAL \inst7|inst2|nWB~q\ : std_logic;
SIGNAL \inst7|inst1|mem~435_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~436_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~9_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~459_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~457_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~458_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~461_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~231_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~455_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~783_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~456_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~462_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~473_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~463_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~464_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~468_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~469_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~466_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~465_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~467_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~470_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~471_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~472_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~474_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~475_combout\ : std_logic;
SIGNAL \inst7|inst2|nERA0~q\ : std_logic;
SIGNAL \AUX|TRI_STATE_D~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~522_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~518_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~519_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~520_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~521_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~523_combout\ : std_logic;
SIGNAL \inst7|inst2|nWA~q\ : std_logic;
SIGNAL \inst7|inst1|mem~503_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~506_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~507_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~508_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~784_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~144_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~504_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~402_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~270_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~505_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~509_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~514_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~517_combout\ : std_logic;
SIGNAL \inst7|inst2|nOEUPA~q\ : std_logic;
SIGNAL \inst1|Yupa[0]~8_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~10_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~760_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~758_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~235_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~232_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~757_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~236_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~223_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~791_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~655_combout\ : std_logic;
SIGNAL \inst7|inst2|enaY~q\ : std_logic;
SIGNAL \inst10|Equal0~3_combout\ : std_logic;
SIGNAL \inst10|process_1~0_combout\ : std_logic;
SIGNAL \inst10|data_out~0_combout\ : std_logic;
SIGNAL \inst10|data_out~combout\ : std_logic;
SIGNAL \Y|TRI_STATE_C~0_combout\ : std_logic;
SIGNAL \X|data_out[7]~1_combout\ : std_logic;
SIGNAL \Y|Equal7~0_combout\ : std_logic;
SIGNAL \Y|Add0~1\ : std_logic;
SIGNAL \Y|Add0~2_combout\ : std_logic;
SIGNAL \X|data_out~2_combout\ : std_logic;
SIGNAL \Y|Add0~3\ : std_logic;
SIGNAL \Y|Add0~4_combout\ : std_logic;
SIGNAL \Y|Add0~5\ : std_logic;
SIGNAL \Y|Add0~7\ : std_logic;
SIGNAL \Y|Add0~8_combout\ : std_logic;
SIGNAL \Y|Add0~9\ : std_logic;
SIGNAL \Y|Add0~10_combout\ : std_logic;
SIGNAL \Y|Add0~11\ : std_logic;
SIGNAL \Y|Add0~12_combout\ : std_logic;
SIGNAL \Y|Add0~13\ : std_logic;
SIGNAL \Y|Add0~14_combout\ : std_logic;
SIGNAL \Y|Add0~15\ : std_logic;
SIGNAL \Y|Add0~17\ : std_logic;
SIGNAL \Y|Add0~19\ : std_logic;
SIGNAL \Y|Add0~20_combout\ : std_logic;
SIGNAL \X|data_out[9]~7_combout\ : std_logic;
SIGNAL \X|data_out[9]~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~357_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~130_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~354_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~355_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~356_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~358_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~364_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~365_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~359_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~360_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~132_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~361_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~366_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~773_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~373_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~374_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~774_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~371_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~370_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~368_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~367_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~369_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~372_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~375_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~376_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~377_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~267_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~378_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~449_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~450_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~451_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~446_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~447_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~445_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~448_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~443_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~444_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~452_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~453_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~454_combout\ : std_logic;
SIGNAL \inst7|inst2|nEPC0~q\ : std_logic;
SIGNAL \inst7|inst1|mem~384_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~385_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~387_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~381_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~380_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~382_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~383_combout\ : std_logic;
SIGNAL \PC|TRI_STATE_D~0_combout\ : std_logic;
SIGNAL \PC|Equal7~0_combout\ : std_logic;
SIGNAL \PC|data_out~4_combout\ : std_logic;
SIGNAL \PC|data_out[7]~0_combout\ : std_logic;
SIGNAL \PC|data_out[13]~1_combout\ : std_logic;
SIGNAL \PC|Add0~0_combout\ : std_logic;
SIGNAL \PC|R0~0_combout\ : std_logic;
SIGNAL \PC|data_out~2_combout\ : std_logic;
SIGNAL \PC|data_out~3_combout\ : std_logic;
SIGNAL \PC|data_out~5_combout\ : std_logic;
SIGNAL \PC|data_out~43_combout\ : std_logic;
SIGNAL \PC|data_out~44_combout\ : std_logic;
SIGNAL \PC|Add0~1\ : std_logic;
SIGNAL \PC|Add0~2_combout\ : std_logic;
SIGNAL \PC|data_out~45_combout\ : std_logic;
SIGNAL \PC|Add0~3\ : std_logic;
SIGNAL \PC|Add0~4_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~409_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~233_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~788_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~565_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~562_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~563_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~559_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~566_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~561_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~567_combout\ : std_logic;
SIGNAL \inst7|inst2|CN~feeder_combout\ : std_logic;
SIGNAL \inst7|inst2|CN~q\ : std_logic;
SIGNAL \inst7|inst1|mem~581_combout\ : std_logic;
SIGNAL \inst7|inst2|B6~q\ : std_logic;
SIGNAL \inst7|inst1|mem~582_combout\ : std_logic;
SIGNAL \inst7|inst2|B7~q\ : std_logic;
SIGNAL \bufferBaja|PortR~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~656_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~671_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~667_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~668_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~666_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~669_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~659_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~660_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~661_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~657_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~658_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~663_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~664_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~662_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~665_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~804_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~805_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~670_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~672_combout\ : std_logic;
SIGNAL \inst7|inst2|nAS~q\ : std_logic;
SIGNAL \inst6|MEM_READ~0_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~712_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~799_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~152_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~714_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~713_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~715_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~716_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~718_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~721_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~719_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~720_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~800_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~722_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~723_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~724_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~725_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~726_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~727_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~728_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~729_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~730_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~731_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~801_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~708_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~709_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~705_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~706_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~707_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~710_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~701_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~702_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~703_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~704_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~698_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~697_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~699_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~694_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~281_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~695_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~696_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~700_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~711_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~732_combout\ : std_logic;
SIGNAL \inst7|inst2|nCBD~q\ : std_logic;
SIGNAL \inst7|inst2|nCBD~clkctrl_outclk\ : std_logic;
SIGNAL \inst6|mem~25feeder_combout\ : std_logic;
SIGNAL \inst6|mem~25_q\ : std_logic;
SIGNAL \PC|data_out[13]~6_combout\ : std_logic;
SIGNAL \PC|Add0~5\ : std_logic;
SIGNAL \PC|Add0~7\ : std_logic;
SIGNAL \PC|Add0~8_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~688_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~686_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~687_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~689_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~691_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~690_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~692_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~796_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~797_combout\ : std_logic;
SIGNAL \inst1|Mux33~1_combout\ : std_logic;
SIGNAL \bufferAlta|PortR~1_combout\ : std_logic;
SIGNAL \inst6|data[0]~17_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~322_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~769_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~768_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~317_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~318_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~319_combout\ : std_logic;
SIGNAL \AP|Add0~0_combout\ : std_logic;
SIGNAL \AP|data_out~48_combout\ : std_logic;
SIGNAL \AP|data_out~49_combout\ : std_logic;
SIGNAL \AP|Add0~1\ : std_logic;
SIGNAL \AP|Add0~2_combout\ : std_logic;
SIGNAL \AP|data_out[10]~6_combout\ : std_logic;
SIGNAL \AP|data_out~25_combout\ : std_logic;
SIGNAL \X|data_out[7]~29_combout\ : std_logic;
SIGNAL \X|Add0~0_combout\ : std_logic;
SIGNAL \X|R0~0_combout\ : std_logic;
SIGNAL \X|data_out[0]~3_combout\ : std_logic;
SIGNAL \X|data_out[0]~4_combout\ : std_logic;
SIGNAL \X|data_out[0]~5_combout\ : std_logic;
SIGNAL \X|data_out[0]~6_combout\ : std_logic;
SIGNAL \X|data_out[1]~60_combout\ : std_logic;
SIGNAL \X|data_out[7]~27_combout\ : std_logic;
SIGNAL \X|Add0~1\ : std_logic;
SIGNAL \X|Add0~2_combout\ : std_logic;
SIGNAL \X|data_out[1]~57_combout\ : std_logic;
SIGNAL \X|data_out[1]~58_combout\ : std_logic;
SIGNAL \X|data_out[1]~59_combout\ : std_logic;
SIGNAL \X|data_out[1]~61_combout\ : std_logic;
SIGNAL \X|data_out[2]~55_combout\ : std_logic;
SIGNAL \X|Add0~3\ : std_logic;
SIGNAL \X|Add0~4_combout\ : std_logic;
SIGNAL \X|data_out[2]~52_combout\ : std_logic;
SIGNAL \X|data_out[2]~53_combout\ : std_logic;
SIGNAL \X|data_out[2]~54_combout\ : std_logic;
SIGNAL \X|data_out[2]~56_combout\ : std_logic;
SIGNAL \X|Add0~5\ : std_logic;
SIGNAL \X|Add0~6_combout\ : std_logic;
SIGNAL \X|data_out[3]~47_combout\ : std_logic;
SIGNAL \X|data_out[3]~48_combout\ : std_logic;
SIGNAL \X|data_out[3]~49_combout\ : std_logic;
SIGNAL \X|data_out[3]~50_combout\ : std_logic;
SIGNAL \X|data_out[3]~51_combout\ : std_logic;
SIGNAL \X|data_out[4]~45_combout\ : std_logic;
SIGNAL \X|Add0~7\ : std_logic;
SIGNAL \X|Add0~8_combout\ : std_logic;
SIGNAL \X|data_out[4]~42_combout\ : std_logic;
SIGNAL \X|data_out[4]~43_combout\ : std_logic;
SIGNAL \X|data_out[4]~44_combout\ : std_logic;
SIGNAL \X|data_out[4]~46_combout\ : std_logic;
SIGNAL \X|Add0~9\ : std_logic;
SIGNAL \X|Add0~10_combout\ : std_logic;
SIGNAL \X|data_out[5]~40_combout\ : std_logic;
SIGNAL \X|data_out[5]~37_combout\ : std_logic;
SIGNAL \X|data_out[5]~38_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~481_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~479_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~476_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~477_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~478_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~480_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~482_combout\ : std_logic;
SIGNAL \inst7|inst2|nEX0~q\ : std_logic;
SIGNAL \inst6|mem~31_q\ : std_logic;
SIGNAL \inst7|inst1|mem~734_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~733_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~735_combout\ : std_logic;
SIGNAL \inst7|inst2|nEAP2~q\ : std_logic;
SIGNAL \AP|data_out[10]~10_combout\ : std_logic;
SIGNAL \AP|data_out~21_combout\ : std_logic;
SIGNAL \ACCB|A[7]~1_combout\ : std_logic;
SIGNAL \Y|TRI_STATE_D~0_combout\ : std_logic;
SIGNAL \inst5|inst8[7]~1_combout\ : std_logic;
SIGNAL \inst5|inst8[7]~2_combout\ : std_logic;
SIGNAL \AP|data_out~26_combout\ : std_logic;
SIGNAL \AP|data_out~27_combout\ : std_logic;
SIGNAL \AP|Add0~5\ : std_logic;
SIGNAL \AP|Add0~6_combout\ : std_logic;
SIGNAL \AP|data_out~38_combout\ : std_logic;
SIGNAL \AP|data_out~39_combout\ : std_logic;
SIGNAL \AP|data_out~40_combout\ : std_logic;
SIGNAL \AP|data_out~35_combout\ : std_logic;
SIGNAL \AP|data_out~36_combout\ : std_logic;
SIGNAL \AP|Add0~7\ : std_logic;
SIGNAL \AP|Add0~8_combout\ : std_logic;
SIGNAL \AP|data_out~37_combout\ : std_logic;
SIGNAL \AP|Add0~9\ : std_logic;
SIGNAL \AP|Add0~10_combout\ : std_logic;
SIGNAL \AP|data_out~32_combout\ : std_logic;
SIGNAL \AP|data_out~33_combout\ : std_logic;
SIGNAL \AP|data_out~34_combout\ : std_logic;
SIGNAL \AP|Add0~11\ : std_logic;
SIGNAL \AP|Add0~12_combout\ : std_logic;
SIGNAL \inst5|inst8[6]~7_combout\ : std_logic;
SIGNAL \ACCA|data_out[6]~2_combout\ : std_logic;
SIGNAL \ACCA|data_out[0]~1_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~586_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~585_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~587_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~588_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~589_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~590_combout\ : std_logic;
SIGNAL \inst7|inst2|nEX1~q\ : std_logic;
SIGNAL \X|TRI_STATE_C~1_combout\ : std_logic;
SIGNAL \ACCA|B[7]~1_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[6]~17_combout\ : std_logic;
SIGNAL \inst1|Mux35~0_combout\ : std_logic;
SIGNAL \inst1|Mux34~0_combout\ : std_logic;
SIGNAL \inst1|Mux34~1_combout\ : std_logic;
SIGNAL \inst1|Mux28~0_combout\ : std_logic;
SIGNAL \inst1|Mux28~0clkctrl_outclk\ : std_logic;
SIGNAL \inst1|Mux39~4_combout\ : std_logic;
SIGNAL \inst1|Mux39~5_combout\ : std_logic;
SIGNAL \inst1|Mux42~0_combout\ : std_logic;
SIGNAL \inst1|Mux42~1_combout\ : std_logic;
SIGNAL \inst1|Mux39~2_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~798_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~693_combout\ : std_logic;
SIGNAL \inst7|inst2|selbus~q\ : std_logic;
SIGNAL \inst1|Mux39~3_combout\ : std_logic;
SIGNAL \inst1|Mux36~0_combout\ : std_logic;
SIGNAL \inst1|Mux42~2_combout\ : std_logic;
SIGNAL \inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst1|Add0~4_combout\ : std_logic;
SIGNAL \inst1|Add0~3_combout\ : std_logic;
SIGNAL \inst1|Mux33~2_combout\ : std_logic;
SIGNAL \ACCB|data_out[5]~3_combout\ : std_logic;
SIGNAL \ACCB|data_out[0]~1_combout\ : std_logic;
SIGNAL \inst1|Mux33~3_combout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|Add0~6_combout\ : std_logic;
SIGNAL \inst1|Add0~8_combout\ : std_logic;
SIGNAL \inst1|Mux40~0_combout\ : std_logic;
SIGNAL \inst1|Mux40~1_combout\ : std_logic;
SIGNAL \inst1|Mux40~2_combout\ : std_logic;
SIGNAL \inst1|Add0~7_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~591_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~592_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~595_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~596_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~593_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~594_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~597_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~598_combout\ : std_logic;
SIGNAL \inst7|inst2|nEPC1~q\ : std_logic;
SIGNAL \PC|TRI_STATE_C~0_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~10_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~607_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~608_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~605_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~606_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~603_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~600_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~601_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~602_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~604_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~609_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~599_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~610_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~611_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~612_combout\ : std_logic;
SIGNAL \inst7|inst2|nERA1~q\ : std_logic;
SIGNAL \AUX|TRI_STATE_C~0_combout\ : std_logic;
SIGNAL \ACCB|B[7]~1_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~11_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~12_combout\ : std_logic;
SIGNAL \inst6|mem~29_q\ : std_logic;
SIGNAL \inst|valor_interno[14]~feeder_combout\ : std_logic;
SIGNAL \PC|R15~0_combout\ : std_logic;
SIGNAL \PC|Add0~27\ : std_logic;
SIGNAL \PC|Add0~28_combout\ : std_logic;
SIGNAL \PC|data_out~10_combout\ : std_logic;
SIGNAL \PC|data_out~11_combout\ : std_logic;
SIGNAL \PC|data_out[13]~9_combout\ : std_logic;
SIGNAL \PC|Add0~29\ : std_logic;
SIGNAL \PC|Add0~30_combout\ : std_logic;
SIGNAL \PC|data_out~7_combout\ : std_logic;
SIGNAL \PC|data_out~8_combout\ : std_logic;
SIGNAL \AP|Add0~27\ : std_logic;
SIGNAL \AP|Add0~29\ : std_logic;
SIGNAL \AP|Add0~30_combout\ : std_logic;
SIGNAL \AP|R15~0_combout\ : std_logic;
SIGNAL \AP|data_out~7_combout\ : std_logic;
SIGNAL \AP|data_out~8_combout\ : std_logic;
SIGNAL \AP|data_out[10]~9_combout\ : std_logic;
SIGNAL \ENTRADA~4_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~744_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~717_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~803_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~746_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~747_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~745_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~748_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~736_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~738_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~739_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~737_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~740_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~741_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~742_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~802_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~743_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~749_combout\ : std_logic;
SIGNAL \inst7|inst2|nEPC2~q\ : std_logic;
SIGNAL \PC|TRI_STATE_E~0_combout\ : std_logic;
SIGNAL \ENTRADA~3_combout\ : std_logic;
SIGNAL \ENTRADA~5_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\ : std_logic;
SIGNAL \ENTRADA~10_combout\ : std_logic;
SIGNAL \ENTRADA~9_combout\ : std_logic;
SIGNAL \ENTRADA~11_combout\ : std_logic;
SIGNAL \ENTRADA~13_combout\ : std_logic;
SIGNAL \ENTRADA~12_combout\ : std_logic;
SIGNAL \ENTRADA~14_combout\ : std_logic;
SIGNAL \inst|valor_interno[1]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~18_combout\ : std_logic;
SIGNAL \ENTRADA~19_combout\ : std_logic;
SIGNAL \ENTRADA~20_combout\ : std_logic;
SIGNAL \inst|valor_interno[3]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~21_combout\ : std_logic;
SIGNAL \ENTRADA~22_combout\ : std_logic;
SIGNAL \ENTRADA~23_combout\ : std_logic;
SIGNAL \inst|valor_interno[4]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~25_combout\ : std_logic;
SIGNAL \ENTRADA~24_combout\ : std_logic;
SIGNAL \ENTRADA~26_combout\ : std_logic;
SIGNAL \inst|valor_interno[5]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~28_combout\ : std_logic;
SIGNAL \ENTRADA~27_combout\ : std_logic;
SIGNAL \ENTRADA~29_combout\ : std_logic;
SIGNAL \inst|valor_interno[6]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~31_combout\ : std_logic;
SIGNAL \ENTRADA~30_combout\ : std_logic;
SIGNAL \ENTRADA~32_combout\ : std_logic;
SIGNAL \inst|valor_interno[7]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~34_combout\ : std_logic;
SIGNAL \ENTRADA~33_combout\ : std_logic;
SIGNAL \ENTRADA~35_combout\ : std_logic;
SIGNAL \ENTRADA~36_combout\ : std_logic;
SIGNAL \ENTRADA~37_combout\ : std_logic;
SIGNAL \ENTRADA~38_combout\ : std_logic;
SIGNAL \inst|valor_interno[9]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~40_combout\ : std_logic;
SIGNAL \ENTRADA~39_combout\ : std_logic;
SIGNAL \ENTRADA~41_combout\ : std_logic;
SIGNAL \inst|valor_interno[10]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~42_combout\ : std_logic;
SIGNAL \ENTRADA~43_combout\ : std_logic;
SIGNAL \ENTRADA~44_combout\ : std_logic;
SIGNAL \inst|valor_interno[11]~feeder_combout\ : std_logic;
SIGNAL \ENTRADA~45_combout\ : std_logic;
SIGNAL \ENTRADA~46_combout\ : std_logic;
SIGNAL \ENTRADA~47_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \inst6|data[3]~32_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \inst6|data[3]~33_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \inst6|mem~34_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~27_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \inst6|mem~35_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~26_combout\ : std_logic;
SIGNAL \inst6|data[3]~34_combout\ : std_logic;
SIGNAL \inst6|data[3]~50_combout\ : std_logic;
SIGNAL \inst6|data[3]~51_combout\ : std_logic;
SIGNAL \inst6|data[3]~35_combout\ : std_logic;
SIGNAL \ACCB|data_out[3]~5_combout\ : std_logic;
SIGNAL \inst1|Mux31~0_combout\ : std_logic;
SIGNAL \inst1|Mux31~1_combout\ : std_logic;
SIGNAL \inst1|Mux7~0_combout\ : std_logic;
SIGNAL \inst1|Add0~10_combout\ : std_logic;
SIGNAL \ACCB|data_out[2]~6_combout\ : std_logic;
SIGNAL \inst1|Mux38~0_combout\ : std_logic;
SIGNAL \inst1|Mux30~0_combout\ : std_logic;
SIGNAL \inst1|Mux30~1_combout\ : std_logic;
SIGNAL \inst1|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|Add0~12_combout\ : std_logic;
SIGNAL \ACCA|data_out[1]~7_combout\ : std_logic;
SIGNAL \ACCB|data_out[1]~7_combout\ : std_logic;
SIGNAL \inst1|Mux37~0_combout\ : std_logic;
SIGNAL \inst1|Mux29~0_combout\ : std_logic;
SIGNAL \inst1|Mux29~1_combout\ : std_logic;
SIGNAL \inst1|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|Add0~14_combout\ : std_logic;
SIGNAL \inst1|Mux36~1_combout\ : std_logic;
SIGNAL \ACCB|data_out[0]~8_combout\ : std_logic;
SIGNAL \inst1|Mux36~2_combout\ : std_logic;
SIGNAL \inst1|Mux36~3_combout\ : std_logic;
SIGNAL \inst1|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|Add0~15_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~552_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~628_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~626_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~627_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~629_combout\ : std_logic;
SIGNAL \inst7|inst2|ACCSEC~q\ : std_logic;
SIGNAL \inst7|inst1|mem~633_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~631_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~632_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~634_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~635_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~636_combout\ : std_logic;
SIGNAL \inst7|inst2|selmux~q\ : std_logic;
SIGNAL \inst1|Add0~17_combout\ : std_logic;
SIGNAL \inst1|Add0~19_cout\ : std_logic;
SIGNAL \inst1|Add0~20_combout\ : std_logic;
SIGNAL \inst1|Mux10~1_combout\ : std_logic;
SIGNAL \inst1|Mux10~2_combout\ : std_logic;
SIGNAL \inst1|Yupa_interno[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst6|mem~26_q\ : std_logic;
SIGNAL \inst6|data[0]~14_combout\ : std_logic;
SIGNAL \inst6|data[0]~15_combout\ : std_logic;
SIGNAL \inst6|data[0]~16_combout\ : std_logic;
SIGNAL \inst6|data[0]~18_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[0]~47_combout\ : std_logic;
SIGNAL \ACCA|B[0]~2_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[0]~48_combout\ : std_logic;
SIGNAL \ACCB|B[0]~2_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[0]~45_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[0]~46_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[0]~49_combout\ : std_logic;
SIGNAL \ACCA|data_out[0]~8_combout\ : std_logic;
SIGNAL \inst1|Mux27~0_combout\ : std_logic;
SIGNAL \inst1|Mux27~1_combout\ : std_logic;
SIGNAL \inst1|Add0~16_combout\ : std_logic;
SIGNAL \inst1|Add0~21\ : std_logic;
SIGNAL \inst1|Add0~22_combout\ : std_logic;
SIGNAL \inst1|Mux9~1_combout\ : std_logic;
SIGNAL \inst1|Mux9~2_combout\ : std_logic;
SIGNAL \inst1|Mux37~1_combout\ : std_logic;
SIGNAL \inst1|Mux37~2_combout\ : std_logic;
SIGNAL \inst1|Add0~13_combout\ : std_logic;
SIGNAL \inst1|Add0~23\ : std_logic;
SIGNAL \inst1|Add0~24_combout\ : std_logic;
SIGNAL \inst1|Mux8~1_combout\ : std_logic;
SIGNAL \inst1|Mux8~2_combout\ : std_logic;
SIGNAL \inst1|Mux38~1_combout\ : std_logic;
SIGNAL \inst1|Mux38~2_combout\ : std_logic;
SIGNAL \inst1|Add0~11_combout\ : std_logic;
SIGNAL \inst1|Add0~25\ : std_logic;
SIGNAL \inst1|Add0~26_combout\ : std_logic;
SIGNAL \inst1|Mux7~1_combout\ : std_logic;
SIGNAL \inst1|Mux7~2_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[3]~33_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[3]~30_combout\ : std_logic;
SIGNAL \Y|Add0~21\ : std_logic;
SIGNAL \Y|Add0~23\ : std_logic;
SIGNAL \Y|Add0~25\ : std_logic;
SIGNAL \Y|Add0~26_combout\ : std_logic;
SIGNAL \Y|R15~0_combout\ : std_logic;
SIGNAL \Y|Add0~27\ : std_logic;
SIGNAL \Y|Add0~29\ : std_logic;
SIGNAL \Y|Add0~30_combout\ : std_logic;
SIGNAL \Y|data_out~6_combout\ : std_logic;
SIGNAL \Y|data_out~7_combout\ : std_logic;
SIGNAL \Y|data_out[8]~8_combout\ : std_logic;
SIGNAL \Y|Add0~28_combout\ : std_logic;
SIGNAL \Y|data_out~9_combout\ : std_logic;
SIGNAL \Y|data_out~10_combout\ : std_logic;
SIGNAL \Y|data_out~11_combout\ : std_logic;
SIGNAL \Y|data_out~12_combout\ : std_logic;
SIGNAL \Y|Add0~24_combout\ : std_logic;
SIGNAL \Y|data_out~13_combout\ : std_logic;
SIGNAL \Y|data_out~14_combout\ : std_logic;
SIGNAL \Y|Add0~22_combout\ : std_logic;
SIGNAL \Y|data_out~15_combout\ : std_logic;
SIGNAL \Y|data_out~16_combout\ : std_logic;
SIGNAL \Y|C[3]~2_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[3]~31_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[3]~34_combout\ : std_logic;
SIGNAL \ACCA|data_out[3]~5_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[3]~32_combout\ : std_logic;
SIGNAL \inst1|Mux39~6_combout\ : std_logic;
SIGNAL \inst1|Mux39~10_combout\ : std_logic;
SIGNAL \inst1|Mux39~7_combout\ : std_logic;
SIGNAL \inst1|Mux39~8_combout\ : std_logic;
SIGNAL \inst1|Mux39~9_combout\ : std_logic;
SIGNAL \inst1|Add0~9_combout\ : std_logic;
SIGNAL \inst1|Add0~27\ : std_logic;
SIGNAL \inst1|Add0~29\ : std_logic;
SIGNAL \inst1|Add0~30_combout\ : std_logic;
SIGNAL \inst1|Mux5~1_combout\ : std_logic;
SIGNAL \inst1|Mux5~2_combout\ : std_logic;
SIGNAL \inst1|Mux41~2_combout\ : std_logic;
SIGNAL \inst1|Mux41~3_combout\ : std_logic;
SIGNAL \Y|C[5]~0_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[5]~20_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[5]~21_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[5]~22_combout\ : std_logic;
SIGNAL \inst1|Mux41~6_combout\ : std_logic;
SIGNAL \inst1|Mux41~8_combout\ : std_logic;
SIGNAL \inst1|Mux41~4_combout\ : std_logic;
SIGNAL \inst1|Mux41~5_combout\ : std_logic;
SIGNAL \inst1|Mux41~7_combout\ : std_logic;
SIGNAL \inst1|Add0~5_combout\ : std_logic;
SIGNAL \inst1|Add0~31\ : std_logic;
SIGNAL \inst1|Add0~32_combout\ : std_logic;
SIGNAL \inst1|Mux4~1_combout\ : std_logic;
SIGNAL \inst1|Mux4~2_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~16_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~13_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~12_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~14_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~15_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~17_combout\ : std_logic;
SIGNAL \inst6|mem~42_combout\ : std_logic;
SIGNAL \inst6|mem~32_q\ : std_logic;
SIGNAL \inst6|data[6]~22_combout\ : std_logic;
SIGNAL \inst6|data[6]~23_combout\ : std_logic;
SIGNAL \inst6|data[6]~24_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[6]~18_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[6]~15_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[6]~14_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[6]~16_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[6]~19_combout\ : std_logic;
SIGNAL \ACCB|data_out[6]~2_combout\ : std_logic;
SIGNAL \ACCB|A[6]~2_combout\ : std_logic;
SIGNAL \inst5|inst8[6]~8_combout\ : std_logic;
SIGNAL \ACCA|A[6]~1_combout\ : std_logic;
SIGNAL \inst5|inst8[6]~9_combout\ : std_logic;
SIGNAL \inst5|inst8[6]~10_combout\ : std_logic;
SIGNAL \inst5|inst8[6]~11_combout\ : std_logic;
SIGNAL \inst5|inst8[6]~12_combout\ : std_logic;
SIGNAL \AP|data_out~29_combout\ : std_logic;
SIGNAL \AP|data_out~30_combout\ : std_logic;
SIGNAL \AP|data_out~31_combout\ : std_logic;
SIGNAL \AP|Add0~13\ : std_logic;
SIGNAL \AP|Add0~14_combout\ : std_logic;
SIGNAL \AP|data_out~28_combout\ : std_logic;
SIGNAL \AP|Add0~15\ : std_logic;
SIGNAL \AP|Add0~16_combout\ : std_logic;
SIGNAL \AP|data_out~23_combout\ : std_logic;
SIGNAL \AP|data_out~24_combout\ : std_logic;
SIGNAL \AP|Add0~17\ : std_logic;
SIGNAL \AP|Add0~18_combout\ : std_logic;
SIGNAL \AP|data_out~22_combout\ : std_logic;
SIGNAL \AP|Add0~19\ : std_logic;
SIGNAL \AP|Add0~20_combout\ : std_logic;
SIGNAL \AP|data_out~19_combout\ : std_logic;
SIGNAL \AP|data_out~20_combout\ : std_logic;
SIGNAL \AP|Add0~21\ : std_logic;
SIGNAL \AP|Add0~22_combout\ : std_logic;
SIGNAL \AP|data_out~17_combout\ : std_logic;
SIGNAL \AP|data_out~18_combout\ : std_logic;
SIGNAL \AP|Add0~23\ : std_logic;
SIGNAL \AP|Add0~24_combout\ : std_logic;
SIGNAL \AP|data_out~15_combout\ : std_logic;
SIGNAL \AP|data_out~16_combout\ : std_logic;
SIGNAL \AP|Add0~25\ : std_logic;
SIGNAL \AP|Add0~26_combout\ : std_logic;
SIGNAL \AP|data_out~13_combout\ : std_logic;
SIGNAL \AP|data_out~14_combout\ : std_logic;
SIGNAL \AP|Add0~28_combout\ : std_logic;
SIGNAL \AP|data_out~11_combout\ : std_logic;
SIGNAL \AP|data_out~12_combout\ : std_logic;
SIGNAL \ENTRADA~7_combout\ : std_logic;
SIGNAL \ENTRADA~6_combout\ : std_logic;
SIGNAL \ENTRADA~8_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~18_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \inst6|data[5]~25_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \inst6|data[5]~26_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~19_combout\ : std_logic;
SIGNAL \inst6|data[5]~27_combout\ : std_logic;
SIGNAL \inst6|data[5]~52_combout\ : std_logic;
SIGNAL \inst6|data[5]~53_combout\ : std_logic;
SIGNAL \inst6|data[5]~28_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[5]~23_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[5]~24_combout\ : std_logic;
SIGNAL \ACCA|data_out[5]~3_combout\ : std_logic;
SIGNAL \inst1|Yupa[5]~14_combout\ : std_logic;
SIGNAL \inst1|Yupa[5]~15_combout\ : std_logic;
SIGNAL \inst1|Yupa[5]~13_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~583_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~584_combout\ : std_logic;
SIGNAL \inst7|inst2|CH~q\ : std_logic;
SIGNAL \inst5|inst5|valor_interno~q\ : std_logic;
SIGNAL \inst1|Yupa[5]~16_combout\ : std_logic;
SIGNAL \ACCB|A[5]~3_combout\ : std_logic;
SIGNAL \inst1|Yupa[5]~11_combout\ : std_logic;
SIGNAL \inst1|Yupa[5]~12_combout\ : std_logic;
SIGNAL \inst1|Yupa[5]~17_combout\ : std_logic;
SIGNAL \X|data_out[5]~39_combout\ : std_logic;
SIGNAL \X|data_out[5]~41_combout\ : std_logic;
SIGNAL \X|Add0~11\ : std_logic;
SIGNAL \X|Add0~12_combout\ : std_logic;
SIGNAL \X|data_out[6]~35_combout\ : std_logic;
SIGNAL \X|data_out[6]~32_combout\ : std_logic;
SIGNAL \X|data_out[6]~33_combout\ : std_logic;
SIGNAL \X|data_out[6]~34_combout\ : std_logic;
SIGNAL \X|data_out[6]~36_combout\ : std_logic;
SIGNAL \X|data_out[7]~30_combout\ : std_logic;
SIGNAL \X|Add0~13\ : std_logic;
SIGNAL \X|Add0~14_combout\ : std_logic;
SIGNAL \X|data_out[7]~25_combout\ : std_logic;
SIGNAL \X|data_out[7]~26_combout\ : std_logic;
SIGNAL \X|data_out[7]~28_combout\ : std_logic;
SIGNAL \X|data_out[7]~31_combout\ : std_logic;
SIGNAL \X|Add0~15\ : std_logic;
SIGNAL \X|Add0~16_combout\ : std_logic;
SIGNAL \X|data_out~23_combout\ : std_logic;
SIGNAL \X|data_out~24_combout\ : std_logic;
SIGNAL \X|data_out[8]~10_combout\ : std_logic;
SIGNAL \X|Add0~17\ : std_logic;
SIGNAL \X|Add0~19\ : std_logic;
SIGNAL \X|Add0~21\ : std_logic;
SIGNAL \X|Add0~23\ : std_logic;
SIGNAL \X|Add0~25\ : std_logic;
SIGNAL \X|Add0~27\ : std_logic;
SIGNAL \X|Add0~28_combout\ : std_logic;
SIGNAL \X|Add0~29\ : std_logic;
SIGNAL \X|Add0~30_combout\ : std_logic;
SIGNAL \X|R15~0_combout\ : std_logic;
SIGNAL \X|data_out~8_combout\ : std_logic;
SIGNAL \X|data_out~9_combout\ : std_logic;
SIGNAL \X|data_out~11_combout\ : std_logic;
SIGNAL \X|data_out~12_combout\ : std_logic;
SIGNAL \X|data_out~13_combout\ : std_logic;
SIGNAL \X|Add0~26_combout\ : std_logic;
SIGNAL \X|data_out~14_combout\ : std_logic;
SIGNAL \X|Add0~24_combout\ : std_logic;
SIGNAL \X|data_out~15_combout\ : std_logic;
SIGNAL \X|data_out~16_combout\ : std_logic;
SIGNAL \X|Add0~22_combout\ : std_logic;
SIGNAL \X|data_out~17_combout\ : std_logic;
SIGNAL \X|data_out~18_combout\ : std_logic;
SIGNAL \X|Add0~20_combout\ : std_logic;
SIGNAL \X|data_out~19_combout\ : std_logic;
SIGNAL \X|data_out~20_combout\ : std_logic;
SIGNAL \X|Add0~18_combout\ : std_logic;
SIGNAL \X|data_out~21_combout\ : std_logic;
SIGNAL \X|data_out~22_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[1]~42_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[1]~43_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[1]~40_combout\ : std_logic;
SIGNAL \Y|C[1]~4_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[1]~41_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[1]~44_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~29_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~28_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \inst6|data[1]~44_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \inst6|data[1]~45_combout\ : std_logic;
SIGNAL \inst6|data[1]~46_combout\ : std_logic;
SIGNAL \inst6|mem~44_combout\ : std_logic;
SIGNAL \inst6|mem~27_q\ : std_logic;
SIGNAL \inst6|data[1]~48_combout\ : std_logic;
SIGNAL \inst6|data[1]~49_combout\ : std_logic;
SIGNAL \inst6|data[1]~47_combout\ : std_logic;
SIGNAL \inst7|inst2|CV~feeder_combout\ : std_logic;
SIGNAL \inst7|inst2|CV~q\ : std_logic;
SIGNAL \inst1|Mux43~0_combout\ : std_logic;
SIGNAL \inst1|Mux43~1_combout\ : std_logic;
SIGNAL \inst1|Mux43~2_combout\ : std_logic;
SIGNAL \inst1|Add0~1_combout\ : std_logic;
SIGNAL \inst1|Add0~33\ : std_logic;
SIGNAL \inst1|Add0~35\ : std_logic;
SIGNAL \inst1|Add0~36_combout\ : std_logic;
SIGNAL \inst1|Mux2~2_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~555_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~556_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~557_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~558_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~560_combout\ : std_logic;
SIGNAL \inst7|inst2|B2~q\ : std_logic;
SIGNAL \inst5|inst9|output~0_combout\ : std_logic;
SIGNAL \inst5|inst1|valor_interno~q\ : std_logic;
SIGNAL \inst1|Yupa[1]~35_combout\ : std_logic;
SIGNAL \ACCA|A[1]~3_combout\ : std_logic;
SIGNAL \inst1|Yupa[1]~34_combout\ : std_logic;
SIGNAL \inst1|Yupa[1]~36_combout\ : std_logic;
SIGNAL \ACCB|A[1]~7_combout\ : std_logic;
SIGNAL \inst1|Yupa[1]~32_combout\ : std_logic;
SIGNAL \inst1|Yupa[1]~33_combout\ : std_logic;
SIGNAL \AP|data_out~45_combout\ : std_logic;
SIGNAL \AP|data_out~46_combout\ : std_logic;
SIGNAL \AP|data_out~47_combout\ : std_logic;
SIGNAL \AP|Add0~3\ : std_logic;
SIGNAL \AP|Add0~4_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[6]~21_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~577_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~578_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~574_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~575_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~576_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~579_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~580_combout\ : std_logic;
SIGNAL \inst7|inst2|CZ~q\ : std_logic;
SIGNAL \inst7|inst1|mem~568_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~569_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~570_combout\ : std_logic;
SIGNAL \inst7|inst2|B4~q\ : std_logic;
SIGNAL \inst7|inst1|mem~571_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~572_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~573_combout\ : std_logic;
SIGNAL \inst7|inst2|B3~q\ : std_logic;
SIGNAL \ACCA|WideOr0~0_combout\ : std_logic;
SIGNAL \ACCA|WideOr0~1_combout\ : std_logic;
SIGNAL \ACCB|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|WideOr0~1_combout\ : std_logic;
SIGNAL \inst1|WideOr0~2_combout\ : std_logic;
SIGNAL \ACCB|WideOr0~1_combout\ : std_logic;
SIGNAL \inst5|inst10|output~0_combout\ : std_logic;
SIGNAL \inst5|inst10|output~1_combout\ : std_logic;
SIGNAL \ZX_ZY~2_combout\ : std_logic;
SIGNAL \ZX_ZY~3_combout\ : std_logic;
SIGNAL \ZX_ZY~0_combout\ : std_logic;
SIGNAL \ZX_ZY~1_combout\ : std_logic;
SIGNAL \ZX_ZY~4_combout\ : std_logic;
SIGNAL \ZX_ZY~5_combout\ : std_logic;
SIGNAL \ZX_ZY~6_combout\ : std_logic;
SIGNAL \ZX_ZY~7_combout\ : std_logic;
SIGNAL \ZX_ZY~8_combout\ : std_logic;
SIGNAL \ZX_ZY~9_combout\ : std_logic;
SIGNAL \ZX_ZY~10_combout\ : std_logic;
SIGNAL \inst5|inst10|output~2_combout\ : std_logic;
SIGNAL \inst5|inst2|valor_interno~q\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \inst6|data[2]~36_combout\ : std_logic;
SIGNAL \inst6|data[2]~37_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \inst6|data[2]~38_combout\ : std_logic;
SIGNAL \inst6|data[2]~39_combout\ : std_logic;
SIGNAL \inst6|data[2]~40_combout\ : std_logic;
SIGNAL \inst6|mem~43_combout\ : std_logic;
SIGNAL \inst6|mem~28_q\ : std_logic;
SIGNAL \inst6|data[2]~41_combout\ : std_logic;
SIGNAL \inst6|data[2]~42_combout\ : std_logic;
SIGNAL \inst6|data[2]~43_combout\ : std_logic;
SIGNAL \inst1|Yupa[2]~27_combout\ : std_logic;
SIGNAL \inst1|Yupa[2]~28_combout\ : std_logic;
SIGNAL \inst1|Yupa[2]~29_combout\ : std_logic;
SIGNAL \inst1|Yupa[2]~30_combout\ : std_logic;
SIGNAL \AP|data_out~41_combout\ : std_logic;
SIGNAL \AP|data_out~42_combout\ : std_logic;
SIGNAL \AP|data_out~43_combout\ : std_logic;
SIGNAL \AP|data_out~44_combout\ : std_logic;
SIGNAL \ENTRADA~16_combout\ : std_logic;
SIGNAL \ENTRADA~15_combout\ : std_logic;
SIGNAL \ENTRADA~17_combout\ : std_logic;
SIGNAL \inst|valor_interno[2]~feeder_combout\ : std_logic;
SIGNAL \inst6|mem~38_combout\ : std_logic;
SIGNAL \inst6|mem~39_combout\ : std_logic;
SIGNAL \inst6|mem~37_combout\ : std_logic;
SIGNAL \inst6|mem~36_combout\ : std_logic;
SIGNAL \inst6|mem~40_combout\ : std_logic;
SIGNAL \inst6|mem~30_q\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~23_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~20_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~21_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~22_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ : std_logic;
SIGNAL \inst6|data[4]~29_combout\ : std_logic;
SIGNAL \inst6|data[4]~30_combout\ : std_logic;
SIGNAL \inst6|data[4]~31_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[4]~28_combout\ : std_logic;
SIGNAL \Y|C[4]~1_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[4]~25_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[4]~26_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[4]~27_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[4]~29_combout\ : std_logic;
SIGNAL \ACCA|data_out[4]~4_combout\ : std_logic;
SIGNAL \inst1|Mux32~0_combout\ : std_logic;
SIGNAL \inst1|Mux32~1_combout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Add0~28_combout\ : std_logic;
SIGNAL \inst1|Mux6~1_combout\ : std_logic;
SIGNAL \inst1|Mux6~2_combout\ : std_logic;
SIGNAL \inst5|inst8[4]~16_combout\ : std_logic;
SIGNAL \ACCA|A[4]~2_combout\ : std_logic;
SIGNAL \inst5|inst8[4]~15_combout\ : std_logic;
SIGNAL \inst5|inst8[4]~17_combout\ : std_logic;
SIGNAL \inst5|inst8[4]~18_combout\ : std_logic;
SIGNAL \ACCB|data_out[4]~4_combout\ : std_logic;
SIGNAL \ACCB|A[4]~4_combout\ : std_logic;
SIGNAL \inst5|inst8[4]~13_combout\ : std_logic;
SIGNAL \inst5|inst8[4]~14_combout\ : std_logic;
SIGNAL \PC|data_out~33_combout\ : std_logic;
SIGNAL \PC|data_out~34_combout\ : std_logic;
SIGNAL \PC|data_out~35_combout\ : std_logic;
SIGNAL \PC|data_out~36_combout\ : std_logic;
SIGNAL \PC|Add0~9\ : std_logic;
SIGNAL \PC|Add0~10_combout\ : std_logic;
SIGNAL \PC|data_out~30_combout\ : std_logic;
SIGNAL \PC|data_out~31_combout\ : std_logic;
SIGNAL \PC|data_out~32_combout\ : std_logic;
SIGNAL \PC|Add0~11\ : std_logic;
SIGNAL \PC|Add0~12_combout\ : std_logic;
SIGNAL \PC|data_out~27_combout\ : std_logic;
SIGNAL \PC|data_out~28_combout\ : std_logic;
SIGNAL \PC|data_out~29_combout\ : std_logic;
SIGNAL \PC|Add0~13\ : std_logic;
SIGNAL \PC|Add0~14_combout\ : std_logic;
SIGNAL \PC|data_out~24_combout\ : std_logic;
SIGNAL \PC|data_out~25_combout\ : std_logic;
SIGNAL \PC|data_out~26_combout\ : std_logic;
SIGNAL \PC|Add0~15\ : std_logic;
SIGNAL \PC|Add0~16_combout\ : std_logic;
SIGNAL \PC|data_out~22_combout\ : std_logic;
SIGNAL \PC|data_out~23_combout\ : std_logic;
SIGNAL \PC|Add0~17\ : std_logic;
SIGNAL \PC|Add0~18_combout\ : std_logic;
SIGNAL \PC|data_out~20_combout\ : std_logic;
SIGNAL \PC|data_out~21_combout\ : std_logic;
SIGNAL \PC|Add0~19\ : std_logic;
SIGNAL \PC|Add0~20_combout\ : std_logic;
SIGNAL \PC|data_out~18_combout\ : std_logic;
SIGNAL \PC|data_out~19_combout\ : std_logic;
SIGNAL \PC|data_out~16_combout\ : std_logic;
SIGNAL \PC|Add0~21\ : std_logic;
SIGNAL \PC|Add0~22_combout\ : std_logic;
SIGNAL \PC|data_out~17_combout\ : std_logic;
SIGNAL \PC|Add0~23\ : std_logic;
SIGNAL \PC|Add0~24_combout\ : std_logic;
SIGNAL \PC|data_out~14_combout\ : std_logic;
SIGNAL \PC|data_out~15_combout\ : std_logic;
SIGNAL \PC|Add0~25\ : std_logic;
SIGNAL \PC|Add0~26_combout\ : std_logic;
SIGNAL \PC|data_out~12_combout\ : std_logic;
SIGNAL \PC|data_out~13_combout\ : std_logic;
SIGNAL \ENTRADA~1_combout\ : std_logic;
SIGNAL \ENTRADA~0_combout\ : std_logic;
SIGNAL \ENTRADA~2_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~10_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~9_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~6_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~8_combout\ : std_logic;
SIGNAL \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~11_combout\ : std_logic;
SIGNAL \inst6|mem~41_combout\ : std_logic;
SIGNAL \inst6|mem~33_q\ : std_logic;
SIGNAL \inst6|data[7]~19_combout\ : std_logic;
SIGNAL \inst6|data[7]~20_combout\ : std_logic;
SIGNAL \inst6|data[7]~21_combout\ : std_logic;
SIGNAL \inst5|inst8[7]~4_combout\ : std_logic;
SIGNAL \ACCA|A[7]~0_combout\ : std_logic;
SIGNAL \inst5|inst8[7]~3_combout\ : std_logic;
SIGNAL \inst5|inst8[7]~5_combout\ : std_logic;
SIGNAL \inst5|inst8[7]~6_combout\ : std_logic;
SIGNAL \ACCB|data_out[7]~0_combout\ : std_logic;
SIGNAL \inst5|inst11|output~0_combout\ : std_logic;
SIGNAL \NX_NY~0_combout\ : std_logic;
SIGNAL \inst5|inst11|output~1_combout\ : std_logic;
SIGNAL \inst5|inst3|valor_interno~q\ : std_logic;
SIGNAL \inst1|Yupa[3]~20_combout\ : std_logic;
SIGNAL \inst1|Yupa[3]~21_combout\ : std_logic;
SIGNAL \inst1|Yupa[3]~22_combout\ : std_logic;
SIGNAL \inst1|Yupa[3]~23_combout\ : std_logic;
SIGNAL \ACCB|A[3]~5_combout\ : std_logic;
SIGNAL \inst1|Yupa[3]~18_combout\ : std_logic;
SIGNAL \inst1|Yupa[3]~19_combout\ : std_logic;
SIGNAL \inst1|Yupa[3]~24_combout\ : std_logic;
SIGNAL \PC|data_out~37_combout\ : std_logic;
SIGNAL \PC|data_out~38_combout\ : std_logic;
SIGNAL \PC|Add0~6_combout\ : std_logic;
SIGNAL \PC|data_out~39_combout\ : std_logic;
SIGNAL \PC|data_out~40_combout\ : std_logic;
SIGNAL \PC|data_out~41_combout\ : std_logic;
SIGNAL \PC|data_out~42_combout\ : std_logic;
SIGNAL \inst1|Yupa[2]~25_combout\ : std_logic;
SIGNAL \ACCB|A[2]~6_combout\ : std_logic;
SIGNAL \inst1|Yupa[2]~26_combout\ : std_logic;
SIGNAL \inst1|Yupa[2]~31_combout\ : std_logic;
SIGNAL \ACCA|data_out[2]~6_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[2]~37_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[2]~38_combout\ : std_logic;
SIGNAL \Y|C[2]~3_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[2]~35_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[2]~36_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[2]~39_combout\ : std_logic;
SIGNAL \Y|data_out~17_combout\ : std_logic;
SIGNAL \Y|data_out~18_combout\ : std_logic;
SIGNAL \Y|Add0~18_combout\ : std_logic;
SIGNAL \Y|data_out~19_combout\ : std_logic;
SIGNAL \Y|data_out~20_combout\ : std_logic;
SIGNAL \Y|data_out~21_combout\ : std_logic;
SIGNAL \Y|Add0~16_combout\ : std_logic;
SIGNAL \Y|data_out~22_combout\ : std_logic;
SIGNAL \Y|data_out[7]~23_combout\ : std_logic;
SIGNAL \Y|data_out[7]~24_combout\ : std_logic;
SIGNAL \Y|data_out[7]~25_combout\ : std_logic;
SIGNAL \Y|data_out[0]~5_combout\ : std_logic;
SIGNAL \Y|data_out[6]~26_combout\ : std_logic;
SIGNAL \Y|data_out[6]~27_combout\ : std_logic;
SIGNAL \Y|data_out[6]~28_combout\ : std_logic;
SIGNAL \Y|data_out[5]~29_combout\ : std_logic;
SIGNAL \Y|data_out[5]~30_combout\ : std_logic;
SIGNAL \Y|data_out[5]~31_combout\ : std_logic;
SIGNAL \Y|data_out[4]~32_combout\ : std_logic;
SIGNAL \Y|data_out[4]~33_combout\ : std_logic;
SIGNAL \Y|data_out[4]~34_combout\ : std_logic;
SIGNAL \Y|data_out[3]~35_combout\ : std_logic;
SIGNAL \Y|data_out[3]~36_combout\ : std_logic;
SIGNAL \Y|Add0~6_combout\ : std_logic;
SIGNAL \Y|data_out[3]~37_combout\ : std_logic;
SIGNAL \Y|data_out[3]~38_combout\ : std_logic;
SIGNAL \Y|data_out[2]~39_combout\ : std_logic;
SIGNAL \Y|data_out[2]~40_combout\ : std_logic;
SIGNAL \Y|data_out[2]~41_combout\ : std_logic;
SIGNAL \Y|data_out[1]~42_combout\ : std_logic;
SIGNAL \Y|data_out[1]~43_combout\ : std_logic;
SIGNAL \Y|data_out[1]~44_combout\ : std_logic;
SIGNAL \Y|data_out[0]~45_combout\ : std_logic;
SIGNAL \Y|Add0~0_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~3_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~4_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~5_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~6_combout\ : std_logic;
SIGNAL \Y|data_out[0]~2_combout\ : std_logic;
SIGNAL \Y|data_out[0]~3_combout\ : std_logic;
SIGNAL \Y|data_out[0]~4_combout\ : std_logic;
SIGNAL \ACCB|A[0]~0_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~1_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~2_combout\ : std_logic;
SIGNAL \inst5|inst13|output~0_combout\ : std_logic;
SIGNAL \AUX|data_out~42_combout\ : std_logic;
SIGNAL \AUX|data_out~43_combout\ : std_logic;
SIGNAL \AUX|data_out~44_combout\ : std_logic;
SIGNAL \AUX|Add0~1\ : std_logic;
SIGNAL \AUX|Add0~2_combout\ : std_logic;
SIGNAL \AUX|data_out~39_combout\ : std_logic;
SIGNAL \AUX|data_out~40_combout\ : std_logic;
SIGNAL \AUX|data_out~41_combout\ : std_logic;
SIGNAL \AUX|data_out~36_combout\ : std_logic;
SIGNAL \AUX|data_out~37_combout\ : std_logic;
SIGNAL \AUX|Add0~3\ : std_logic;
SIGNAL \AUX|Add0~4_combout\ : std_logic;
SIGNAL \AUX|data_out~38_combout\ : std_logic;
SIGNAL \AUX|data_out~33_combout\ : std_logic;
SIGNAL \AUX|data_out~34_combout\ : std_logic;
SIGNAL \AUX|Add0~5\ : std_logic;
SIGNAL \AUX|Add0~6_combout\ : std_logic;
SIGNAL \AUX|data_out~35_combout\ : std_logic;
SIGNAL \AUX|Add0~7\ : std_logic;
SIGNAL \AUX|Add0~8_combout\ : std_logic;
SIGNAL \AUX|data_out~30_combout\ : std_logic;
SIGNAL \AUX|data_out~31_combout\ : std_logic;
SIGNAL \AUX|data_out~32_combout\ : std_logic;
SIGNAL \AUX|Add0~9\ : std_logic;
SIGNAL \AUX|Add0~10_combout\ : std_logic;
SIGNAL \AUX|data_out~27_combout\ : std_logic;
SIGNAL \AUX|data_out~28_combout\ : std_logic;
SIGNAL \AUX|data_out~29_combout\ : std_logic;
SIGNAL \AUX|Add0~11\ : std_logic;
SIGNAL \AUX|Add0~12_combout\ : std_logic;
SIGNAL \AUX|data_out~24_combout\ : std_logic;
SIGNAL \AUX|data_out~25_combout\ : std_logic;
SIGNAL \AUX|data_out~26_combout\ : std_logic;
SIGNAL \AUX|Add0~13\ : std_logic;
SIGNAL \AUX|Add0~14_combout\ : std_logic;
SIGNAL \AUX|data_out~20_combout\ : std_logic;
SIGNAL \AUX|data_out~21_combout\ : std_logic;
SIGNAL \AUX|data_out~23_combout\ : std_logic;
SIGNAL \AUX|Add0~15\ : std_logic;
SIGNAL \AUX|Add0~16_combout\ : std_logic;
SIGNAL \AUX|data_out~17_combout\ : std_logic;
SIGNAL \AUX|data_out~18_combout\ : std_logic;
SIGNAL \AUX|data_out[15]~4_combout\ : std_logic;
SIGNAL \AUX|Add0~17\ : std_logic;
SIGNAL \AUX|Add0~18_combout\ : std_logic;
SIGNAL \AUX|data_out~15_combout\ : std_logic;
SIGNAL \AUX|data_out~16_combout\ : std_logic;
SIGNAL \AUX|Add0~19\ : std_logic;
SIGNAL \AUX|Add0~20_combout\ : std_logic;
SIGNAL \AUX|data_out~13_combout\ : std_logic;
SIGNAL \AUX|data_out~14_combout\ : std_logic;
SIGNAL \AUX|Add0~21\ : std_logic;
SIGNAL \AUX|Add0~22_combout\ : std_logic;
SIGNAL \AUX|data_out~11_combout\ : std_logic;
SIGNAL \AUX|data_out~12_combout\ : std_logic;
SIGNAL \AUX|Add0~23\ : std_logic;
SIGNAL \AUX|Add0~24_combout\ : std_logic;
SIGNAL \AUX|data_out~9_combout\ : std_logic;
SIGNAL \AUX|data_out~10_combout\ : std_logic;
SIGNAL \AUX|Add0~25\ : std_logic;
SIGNAL \AUX|Add0~26_combout\ : std_logic;
SIGNAL \AUX|data_out~7_combout\ : std_logic;
SIGNAL \AUX|data_out~8_combout\ : std_logic;
SIGNAL \AUX|Add0~27\ : std_logic;
SIGNAL \AUX|Add0~28_combout\ : std_logic;
SIGNAL \AUX|data_out~5_combout\ : std_logic;
SIGNAL \AUX|data_out~6_combout\ : std_logic;
SIGNAL \AUX|Add0~29\ : std_logic;
SIGNAL \AUX|Add0~30_combout\ : std_logic;
SIGNAL \AUX|data_out~2_combout\ : std_logic;
SIGNAL \AUX|data_out~3_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~7_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~8_combout\ : std_logic;
SIGNAL \ACCA|B[7]~0_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~9_combout\ : std_logic;
SIGNAL \ACCB|B[7]~0_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~6_combout\ : std_logic;
SIGNAL \inst1|Yupa_2[7]~13_combout\ : std_logic;
SIGNAL \ACCA|data_out[7]~0_combout\ : std_logic;
SIGNAL \inst1|Mux35~1_combout\ : std_logic;
SIGNAL \inst1|Mux35~2_combout\ : std_logic;
SIGNAL \inst1|Add0~2_combout\ : std_logic;
SIGNAL \inst1|Add0~34_combout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|Mux3~1_combout\ : std_logic;
SIGNAL \inst1|Mux3~2_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~5_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~299_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~300_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~301_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~308_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[4]~18\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[5]~19_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~302_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~766_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~304_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~305_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~765_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~303_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~767_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~307_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~309_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~311_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~312_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~313_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~314_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~315_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~316_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~274_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~297_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~266_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~268_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~269_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~272_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~273_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~763_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~275_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~276_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~277_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~278_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~280_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~282_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~283_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~285_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~764_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~284_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~286_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~290_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~291_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~806_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~288_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~287_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~289_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~807_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~292_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~294_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~295_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~296_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~298_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~3_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~6_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~7_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \Y|R0~0_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst7|inst6|$00001|auto_generated|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst7|inst3|Mux0~2_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[9]~28\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[10]~29_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[10]~30\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[11]~31_combout\ : std_logic;
SIGNAL \inst8|valor_interno[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~225_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~229_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~227_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~756_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~230_combout\ : std_logic;
SIGNAL \X|TRI_STATE_C~0_combout\ : std_logic;
SIGNAL \inst1|Yupa[0]~7_combout\ : std_logic;
SIGNAL \inst1|Yupa[1]~37_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[5]~20\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[6]~22\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[7]~23_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~776_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~393_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~777_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~407_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~408_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~778_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~427_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~422_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~423_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~424_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~414_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~413_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~779_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~415_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~416_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~417_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~418_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~420_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~419_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~421_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~425_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~410_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~411_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~412_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~426_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~428_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[0]~24_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[1]~11_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[1]~23_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[1]~12\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[2]~14\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[3]~16\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[4]~17_combout\ : std_logic;
SIGNAL \inst8|valor_interno[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~167_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~203_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~191_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~192_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~194_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~195_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~189_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~190_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~196_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~753_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~197_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~198_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~201_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~202_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~204_combout\ : std_logic;
SIGNAL \inst7|inst3|Mux0~3_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~403_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[2]~13_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~131_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~133_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~134_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~162_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~146_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~148_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~153_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~154_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~149_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~151_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~157_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~159_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~160_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~163_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~164_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~169_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[9]~17_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[3]~15_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~395_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~396_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~394_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~397_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~398_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~399_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~400_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~401_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~654_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~792_combout\ : std_logic;
SIGNAL \inst7|inst2|nCRI~q\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[7]~24\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[8]~25_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[8]~26\ : std_logic;
SIGNAL \inst7|inst4|valor_interno[9]~27_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~390_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~388_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~389_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~391_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~392_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[9]~8_combout\ : std_logic;
SIGNAL \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~550_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~551_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~549_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~553_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~429_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~545_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~546_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~543_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~544_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~547_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~548_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~554_combout\ : std_logic;
SIGNAL \inst7|inst2|CC~q\ : std_logic;
SIGNAL \inst7|inst1|mem~430_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~781_combout\ : std_logic;
SIGNAL \inst7|inst1|mem~431_combout\ : std_logic;
SIGNAL \inst7|inst2|B0~q\ : std_logic;
SIGNAL \inst5|inst13|output~1_combout\ : std_logic;
SIGNAL \inst5|inst|valor_interno~q\ : std_logic;
SIGNAL \inst1|Banderas\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|inst2|EA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|inst4|valor_interno\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ACCA|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AP|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|inst2|RA\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ACCB|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AUX|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|Yupa_interno\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|valor_interno\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst7|inst2|instruccion\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Y|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|inst2|X\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|inst2|prueba\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \X|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|inst2|AP\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \PC|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst2|PC\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|inst2|liga\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst7|inst2|EB\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|inst2|UPA\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|valor_interno\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|S\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|inst2|ALT_INV_nCRI~q\ : std_logic;
SIGNAL \inst7|inst2|ALT_INV_nDUPA~q\ : std_logic;
SIGNAL \inst7|inst2|ALT_INV_CH~q\ : std_logic;
SIGNAL \inst7|inst2|ALT_INV_CN~q\ : std_logic;
SIGNAL \inst7|inst2|ALT_INV_CZ~q\ : std_logic;
SIGNAL \inst7|inst2|ALT_INV_CV~q\ : std_logic;
SIGNAL \inst7|inst2|ALT_INV_CC~q\ : std_logic;
SIGNAL \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

Flag_C <= ww_Flag_C;
ww_CLK <= CLK;
ww_RESET <= RESET;
ww_IRQn <= IRQn;
ww_XIRQn <= XIRQn;
Flag_V <= ww_Flag_V;
Flag_Z <= ww_Flag_Z;
Flag_N <= ww_Flag_N;
Flag_I <= ww_Flag_I;
Flag_H <= ww_Flag_H;
Flag_X <= ww_Flag_X;
Flag_S <= ww_Flag_S;
ACCA_D <= ww_ACCA_D;
ACCB_D <= ww_ACCB_D;
AP_D <= ww_AP_D;
AUX_D <= ww_AUX_D;
Debug_Q <= ww_Debug_Q;
Debug_Yupa <= ww_Debug_Yupa;
Edo_Pres <= ww_Edo_Pres;
PC_D <= ww_PC_D;
X_D <= ww_X_D;
Y_D <= ww_Y_D;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \inst6|data[0]~18_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \inst6|data[7]~21_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \inst6|data[6]~24_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \inst6|data[5]~28_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \inst6|data[4]~31_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \inst6|data[3]~35_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \inst6|data[2]~43_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \inst6|data[1]~47_combout\;

\inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst|valor_interno\(12) & \inst|valor_interno\(11) & \inst|valor_interno\(10) & \inst|valor_interno\(9) & \inst|valor_interno\(8) & \inst|valor_interno\(7) & 
\inst|valor_interno\(6) & \inst|valor_interno\(5) & \inst|valor_interno\(4) & \inst|valor_interno\(3) & \inst|valor_interno\(2) & \inst|valor_interno\(1) & \inst|valor_interno\(0));

\inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\ENTRADA~47_combout\ & \ENTRADA~44_combout\ & \ENTRADA~41_combout\ & \ENTRADA~38_combout\ & \ENTRADA~35_combout\ & \ENTRADA~32_combout\ & \ENTRADA~29_combout\ & \ENTRADA~26_combout\ & 
\ENTRADA~23_combout\ & \ENTRADA~20_combout\ & \ENTRADA~17_combout\ & \ENTRADA~14_combout\ & \ENTRADA~11_combout\);

\inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\inst1|Mux28~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|Mux28~0_combout\);

\inst7|inst2|nCBD~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst7|inst2|nCBD~q\);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);

\RESET~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RESET~input_o\);
\inst7|inst2|ALT_INV_nCRI~q\ <= NOT \inst7|inst2|nCRI~q\;
\inst7|inst2|ALT_INV_nDUPA~q\ <= NOT \inst7|inst2|nDUPA~q\;
\inst7|inst2|ALT_INV_CH~q\ <= NOT \inst7|inst2|CH~q\;
\inst7|inst2|ALT_INV_CN~q\ <= NOT \inst7|inst2|CN~q\;
\inst7|inst2|ALT_INV_CZ~q\ <= NOT \inst7|inst2|CZ~q\;
\inst7|inst2|ALT_INV_CV~q\ <= NOT \inst7|inst2|CV~q\;
\inst7|inst2|ALT_INV_CC~q\ <= NOT \inst7|inst2|CC~q\;
\inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\ <= NOT \inst7|inst2|nCBD~clkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y42_N12
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X0_Y10_N9
\Flag_C~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst|valor_interno~q\,
	devoe => ww_devoe,
	o => \Flag_C~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\Flag_V~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst1|valor_interno~q\,
	devoe => ww_devoe,
	o => \Flag_V~output_o\);

-- Location: IOOBUF_X0_Y36_N16
\Flag_Z~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst2|valor_interno~q\,
	devoe => ww_devoe,
	o => \Flag_Z~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\Flag_N~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst3|valor_interno~q\,
	devoe => ww_devoe,
	o => \Flag_N~output_o\);

-- Location: IOOBUF_X78_Y40_N23
\Flag_I~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Flag_I~output_o\);

-- Location: IOOBUF_X20_Y0_N30
\Flag_H~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|inst5|valor_interno~q\,
	devoe => ww_devoe,
	o => \Flag_H~output_o\);

-- Location: IOOBUF_X78_Y16_N24
\Flag_X~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Flag_X~output_o\);

-- Location: IOOBUF_X62_Y54_N30
\Flag_S~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Flag_S~output_o\);

-- Location: IOOBUF_X18_Y0_N30
\ACCA_D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(7),
	devoe => ww_devoe,
	o => \ACCA_D[7]~output_o\);

-- Location: IOOBUF_X0_Y35_N23
\ACCA_D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(6),
	devoe => ww_devoe,
	o => \ACCA_D[6]~output_o\);

-- Location: IOOBUF_X0_Y28_N2
\ACCA_D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(5),
	devoe => ww_devoe,
	o => \ACCA_D[5]~output_o\);

-- Location: IOOBUF_X0_Y25_N9
\ACCA_D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(4),
	devoe => ww_devoe,
	o => \ACCA_D[4]~output_o\);

-- Location: IOOBUF_X0_Y18_N9
\ACCA_D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(3),
	devoe => ww_devoe,
	o => \ACCA_D[3]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\ACCA_D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(2),
	devoe => ww_devoe,
	o => \ACCA_D[2]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\ACCA_D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(1),
	devoe => ww_devoe,
	o => \ACCA_D[1]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\ACCA_D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCA|data_out\(0),
	devoe => ww_devoe,
	o => \ACCA_D[0]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\ACCB_D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(7),
	devoe => ww_devoe,
	o => \ACCB_D[7]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\ACCB_D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(6),
	devoe => ww_devoe,
	o => \ACCB_D[6]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\ACCB_D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(5),
	devoe => ww_devoe,
	o => \ACCB_D[5]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\ACCB_D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(4),
	devoe => ww_devoe,
	o => \ACCB_D[4]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\ACCB_D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(3),
	devoe => ww_devoe,
	o => \ACCB_D[3]~output_o\);

-- Location: IOOBUF_X0_Y36_N9
\ACCB_D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(2),
	devoe => ww_devoe,
	o => \ACCB_D[2]~output_o\);

-- Location: IOOBUF_X24_Y39_N23
\ACCB_D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(1),
	devoe => ww_devoe,
	o => \ACCB_D[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\ACCB_D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ACCB|data_out\(0),
	devoe => ww_devoe,
	o => \ACCB_D[0]~output_o\);

-- Location: IOOBUF_X34_Y39_N16
\AP_D[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(15),
	devoe => ww_devoe,
	o => \AP_D[15]~output_o\);

-- Location: IOOBUF_X34_Y39_N30
\AP_D[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(14),
	devoe => ww_devoe,
	o => \AP_D[14]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\AP_D[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(13),
	devoe => ww_devoe,
	o => \AP_D[13]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\AP_D[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(12),
	devoe => ww_devoe,
	o => \AP_D[12]~output_o\);

-- Location: IOOBUF_X34_Y39_N9
\AP_D[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(11),
	devoe => ww_devoe,
	o => \AP_D[11]~output_o\);

-- Location: IOOBUF_X36_Y39_N30
\AP_D[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(10),
	devoe => ww_devoe,
	o => \AP_D[10]~output_o\);

-- Location: IOOBUF_X34_Y39_N23
\AP_D[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(9),
	devoe => ww_devoe,
	o => \AP_D[9]~output_o\);

-- Location: IOOBUF_X34_Y39_N2
\AP_D[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(8),
	devoe => ww_devoe,
	o => \AP_D[8]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\AP_D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(7),
	devoe => ww_devoe,
	o => \AP_D[7]~output_o\);

-- Location: IOOBUF_X31_Y39_N23
\AP_D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(6),
	devoe => ww_devoe,
	o => \AP_D[6]~output_o\);

-- Location: IOOBUF_X26_Y39_N9
\AP_D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(5),
	devoe => ww_devoe,
	o => \AP_D[5]~output_o\);

-- Location: IOOBUF_X31_Y39_N9
\AP_D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(4),
	devoe => ww_devoe,
	o => \AP_D[4]~output_o\);

-- Location: IOOBUF_X31_Y39_N16
\AP_D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(3),
	devoe => ww_devoe,
	o => \AP_D[3]~output_o\);

-- Location: IOOBUF_X26_Y39_N16
\AP_D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(2),
	devoe => ww_devoe,
	o => \AP_D[2]~output_o\);

-- Location: IOOBUF_X31_Y39_N30
\AP_D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(1),
	devoe => ww_devoe,
	o => \AP_D[1]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\AP_D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AP|data_out\(0),
	devoe => ww_devoe,
	o => \AP_D[0]~output_o\);

-- Location: IOOBUF_X0_Y13_N16
\AUX_D[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(15),
	devoe => ww_devoe,
	o => \AUX_D[15]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\AUX_D[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(14),
	devoe => ww_devoe,
	o => \AUX_D[14]~output_o\);

-- Location: IOOBUF_X29_Y39_N9
\AUX_D[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(13),
	devoe => ww_devoe,
	o => \AUX_D[13]~output_o\);

-- Location: IOOBUF_X29_Y0_N30
\AUX_D[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(12),
	devoe => ww_devoe,
	o => \AUX_D[12]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\AUX_D[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(11),
	devoe => ww_devoe,
	o => \AUX_D[11]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\AUX_D[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(10),
	devoe => ww_devoe,
	o => \AUX_D[10]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\AUX_D[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(9),
	devoe => ww_devoe,
	o => \AUX_D[9]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\AUX_D[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(8),
	devoe => ww_devoe,
	o => \AUX_D[8]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\AUX_D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(7),
	devoe => ww_devoe,
	o => \AUX_D[7]~output_o\);

-- Location: IOOBUF_X24_Y0_N16
\AUX_D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(6),
	devoe => ww_devoe,
	o => \AUX_D[6]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\AUX_D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(5),
	devoe => ww_devoe,
	o => \AUX_D[5]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\AUX_D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(4),
	devoe => ww_devoe,
	o => \AUX_D[4]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\AUX_D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(3),
	devoe => ww_devoe,
	o => \AUX_D[3]~output_o\);

-- Location: IOOBUF_X29_Y39_N2
\AUX_D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(2),
	devoe => ww_devoe,
	o => \AUX_D[2]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\AUX_D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(1),
	devoe => ww_devoe,
	o => \AUX_D[1]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\AUX_D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUX|data_out\(0),
	devoe => ww_devoe,
	o => \AUX_D[0]~output_o\);

-- Location: IOOBUF_X0_Y12_N2
\Debug_Q[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(7),
	devoe => ww_devoe,
	o => \Debug_Q[7]~output_o\);

-- Location: IOOBUF_X22_Y39_N30
\Debug_Q[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(6),
	devoe => ww_devoe,
	o => \Debug_Q[6]~output_o\);

-- Location: IOOBUF_X20_Y39_N2
\Debug_Q[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(5),
	devoe => ww_devoe,
	o => \Debug_Q[5]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\Debug_Q[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(4),
	devoe => ww_devoe,
	o => \Debug_Q[4]~output_o\);

-- Location: IOOBUF_X22_Y39_N23
\Debug_Q[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(3),
	devoe => ww_devoe,
	o => \Debug_Q[3]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\Debug_Q[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(2),
	devoe => ww_devoe,
	o => \Debug_Q[2]~output_o\);

-- Location: IOOBUF_X22_Y0_N16
\Debug_Q[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(1),
	devoe => ww_devoe,
	o => \Debug_Q[1]~output_o\);

-- Location: IOOBUF_X31_Y39_N2
\Debug_Q[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Q\(0),
	devoe => ww_devoe,
	o => \Debug_Q[0]~output_o\);

-- Location: IOOBUF_X26_Y39_N2
\Debug_Yupa[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Banderas\(2),
	devoe => ww_devoe,
	o => \Debug_Yupa[7]~output_o\);

-- Location: IOOBUF_X20_Y39_N9
\Debug_Yupa[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Yupa_interno\(6),
	devoe => ww_devoe,
	o => \Debug_Yupa[6]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\Debug_Yupa[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Yupa_interno\(5),
	devoe => ww_devoe,
	o => \Debug_Yupa[5]~output_o\);

-- Location: IOOBUF_X0_Y28_N9
\Debug_Yupa[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Banderas\(4),
	devoe => ww_devoe,
	o => \Debug_Yupa[4]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\Debug_Yupa[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Yupa_interno\(3),
	devoe => ww_devoe,
	o => \Debug_Yupa[3]~output_o\);

-- Location: IOOBUF_X29_Y39_N16
\Debug_Yupa[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Yupa_interno\(2),
	devoe => ww_devoe,
	o => \Debug_Yupa[2]~output_o\);

-- Location: IOOBUF_X36_Y39_N23
\Debug_Yupa[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Yupa_interno\(1),
	devoe => ww_devoe,
	o => \Debug_Yupa[1]~output_o\);

-- Location: IOOBUF_X24_Y39_N16
\Debug_Yupa[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Yupa_interno\(0),
	devoe => ww_devoe,
	o => \Debug_Yupa[0]~output_o\);

-- Location: IOOBUF_X0_Y16_N9
\Edo_Pres[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[11]~output_o\);

-- Location: IOOBUF_X0_Y15_N2
\Edo_Pres[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[10]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\Edo_Pres[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[9]~output_o\);

-- Location: IOOBUF_X0_Y18_N2
\Edo_Pres[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[8]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\Edo_Pres[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[7]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\Edo_Pres[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[6]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\Edo_Pres[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[5]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\Edo_Pres[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[4]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\Edo_Pres[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[3]~output_o\);

-- Location: IOOBUF_X0_Y16_N2
\Edo_Pres[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[2]~output_o\);

-- Location: IOOBUF_X0_Y15_N9
\Edo_Pres[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[1]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\Edo_Pres[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	devoe => ww_devoe,
	o => \Edo_Pres[0]~output_o\);

-- Location: IOOBUF_X24_Y0_N30
\PC_D[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(15),
	devoe => ww_devoe,
	o => \PC_D[15]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\PC_D[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(14),
	devoe => ww_devoe,
	o => \PC_D[14]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\PC_D[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(13),
	devoe => ww_devoe,
	o => \PC_D[13]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\PC_D[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(12),
	devoe => ww_devoe,
	o => \PC_D[12]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\PC_D[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(11),
	devoe => ww_devoe,
	o => \PC_D[11]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\PC_D[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(10),
	devoe => ww_devoe,
	o => \PC_D[10]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\PC_D[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(9),
	devoe => ww_devoe,
	o => \PC_D[9]~output_o\);

-- Location: IOOBUF_X22_Y0_N30
\PC_D[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(8),
	devoe => ww_devoe,
	o => \PC_D[8]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\PC_D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(7),
	devoe => ww_devoe,
	o => \PC_D[7]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\PC_D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(6),
	devoe => ww_devoe,
	o => \PC_D[6]~output_o\);

-- Location: IOOBUF_X24_Y0_N23
\PC_D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(5),
	devoe => ww_devoe,
	o => \PC_D[5]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\PC_D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(4),
	devoe => ww_devoe,
	o => \PC_D[4]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\PC_D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(3),
	devoe => ww_devoe,
	o => \PC_D[3]~output_o\);

-- Location: IOOBUF_X0_Y9_N23
\PC_D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(2),
	devoe => ww_devoe,
	o => \PC_D[2]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\PC_D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(1),
	devoe => ww_devoe,
	o => \PC_D[1]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\PC_D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|data_out\(0),
	devoe => ww_devoe,
	o => \PC_D[0]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\X_D[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(15),
	devoe => ww_devoe,
	o => \X_D[15]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\X_D[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(14),
	devoe => ww_devoe,
	o => \X_D[14]~output_o\);

-- Location: IOOBUF_X0_Y30_N23
\X_D[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(13),
	devoe => ww_devoe,
	o => \X_D[13]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\X_D[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(12),
	devoe => ww_devoe,
	o => \X_D[12]~output_o\);

-- Location: IOOBUF_X0_Y13_N23
\X_D[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(11),
	devoe => ww_devoe,
	o => \X_D[11]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\X_D[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(10),
	devoe => ww_devoe,
	o => \X_D[10]~output_o\);

-- Location: IOOBUF_X0_Y27_N2
\X_D[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(9),
	devoe => ww_devoe,
	o => \X_D[9]~output_o\);

-- Location: IOOBUF_X24_Y39_N30
\X_D[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(8),
	devoe => ww_devoe,
	o => \X_D[8]~output_o\);

-- Location: IOOBUF_X24_Y39_N9
\X_D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(7),
	devoe => ww_devoe,
	o => \X_D[7]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\X_D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(6),
	devoe => ww_devoe,
	o => \X_D[6]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\X_D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(5),
	devoe => ww_devoe,
	o => \X_D[5]~output_o\);

-- Location: IOOBUF_X0_Y26_N23
\X_D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(4),
	devoe => ww_devoe,
	o => \X_D[4]~output_o\);

-- Location: IOOBUF_X0_Y26_N9
\X_D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(3),
	devoe => ww_devoe,
	o => \X_D[3]~output_o\);

-- Location: IOOBUF_X24_Y39_N2
\X_D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(2),
	devoe => ww_devoe,
	o => \X_D[2]~output_o\);

-- Location: IOOBUF_X26_Y39_N30
\X_D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(1),
	devoe => ww_devoe,
	o => \X_D[1]~output_o\);

-- Location: IOOBUF_X0_Y12_N9
\X_D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \X|data_out\(0),
	devoe => ww_devoe,
	o => \X_D[0]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\Y_D[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(15),
	devoe => ww_devoe,
	o => \Y_D[15]~output_o\);

-- Location: IOOBUF_X0_Y30_N16
\Y_D[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(14),
	devoe => ww_devoe,
	o => \Y_D[14]~output_o\);

-- Location: IOOBUF_X20_Y39_N16
\Y_D[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(13),
	devoe => ww_devoe,
	o => \Y_D[13]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\Y_D[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(12),
	devoe => ww_devoe,
	o => \Y_D[12]~output_o\);

-- Location: IOOBUF_X0_Y36_N23
\Y_D[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(11),
	devoe => ww_devoe,
	o => \Y_D[11]~output_o\);

-- Location: IOOBUF_X0_Y29_N9
\Y_D[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(10),
	devoe => ww_devoe,
	o => \Y_D[10]~output_o\);

-- Location: IOOBUF_X22_Y39_N16
\Y_D[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(9),
	devoe => ww_devoe,
	o => \Y_D[9]~output_o\);

-- Location: IOOBUF_X26_Y39_N23
\Y_D[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(8),
	devoe => ww_devoe,
	o => \Y_D[8]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\Y_D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(7),
	devoe => ww_devoe,
	o => \Y_D[7]~output_o\);

-- Location: IOOBUF_X0_Y37_N16
\Y_D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(6),
	devoe => ww_devoe,
	o => \Y_D[6]~output_o\);

-- Location: IOOBUF_X0_Y26_N2
\Y_D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(5),
	devoe => ww_devoe,
	o => \Y_D[5]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\Y_D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(4),
	devoe => ww_devoe,
	o => \Y_D[4]~output_o\);

-- Location: IOOBUF_X0_Y25_N2
\Y_D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(3),
	devoe => ww_devoe,
	o => \Y_D[3]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\Y_D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(2),
	devoe => ww_devoe,
	o => \Y_D[2]~output_o\);

-- Location: IOOBUF_X0_Y29_N2
\Y_D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(1),
	devoe => ww_devoe,
	o => \Y_D[1]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\Y_D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y|data_out\(0),
	devoe => ww_devoe,
	o => \Y_D[0]~output_o\);

-- Location: IOIBUF_X0_Y18_N15
\CLK~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G3
\CLK~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X17_Y19_N22
\inst7|inst4|valor_interno[0]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[0]~33_combout\ = !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst4|valor_interno[0]~33_combout\);

-- Location: IOIBUF_X0_Y18_N22
\RESET~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET,
	o => \RESET~input_o\);

-- Location: CLKCTRL_G1
\RESET~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RESET~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RESET~inputclkctrl_outclk\);

-- Location: FF_X17_Y19_N23
\inst7|inst4|valor_interno[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[0]~33_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(0));

-- Location: LCCOMB_X18_Y19_N28
\inst7|inst3|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst3|Mux1~0_combout\ = (\inst7|inst2|instruccion\(1) & !\inst7|inst2|instruccion\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|instruccion\(1),
	datad => \inst7|inst2|instruccion\(0),
	combout => \inst7|inst3|Mux1~0_combout\);

-- Location: LCCOMB_X17_Y19_N20
\inst7|inst1|mem~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~205_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~205_combout\);

-- Location: LCCOMB_X15_Y18_N12
\inst7|inst1|mem~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~206_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst1|mem~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~205_combout\,
	combout => \inst7|inst1|mem~206_combout\);

-- Location: LCCOMB_X18_Y17_N6
\inst7|inst1|mem~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~187_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~187_combout\);

-- Location: LCCOMB_X17_Y21_N20
\inst7|inst1|mem~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~129_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~129_combout\);

-- Location: LCCOMB_X15_Y18_N22
\inst7|inst1|mem~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~207_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~207_combout\);

-- Location: LCCOMB_X15_Y18_N28
\inst7|inst1|mem~755\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~755_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~755_combout\);

-- Location: LCCOMB_X15_Y18_N24
\inst7|inst1|mem~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~208_combout\ = (\inst7|inst1|mem~187_combout\ & (\inst7|inst1|mem~755_combout\ & ((\inst7|inst1|mem~206_combout\) # (\inst7|inst1|mem~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~206_combout\,
	datab => \inst7|inst1|mem~187_combout\,
	datac => \inst7|inst1|mem~207_combout\,
	datad => \inst7|inst1|mem~755_combout\,
	combout => \inst7|inst1|mem~208_combout\);

-- Location: LCCOMB_X20_Y17_N0
\inst7|inst1|mem~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~139_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~139_combout\);

-- Location: LCCOMB_X17_Y22_N6
\inst7|inst1|mem~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~137_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~137_combout\);

-- Location: LCCOMB_X18_Y16_N18
\inst7|inst1|mem~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~135_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~135_combout\);

-- Location: LCCOMB_X18_Y19_N4
\inst7|inst1|mem~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~136_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~136_combout\);

-- Location: LCCOMB_X17_Y22_N4
\inst7|inst1|mem~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~138_combout\ = (\inst7|inst1|mem~137_combout\ & (\inst7|inst1|mem~135_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~137_combout\,
	datab => \inst7|inst1|mem~135_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~138_combout\);

-- Location: LCCOMB_X18_Y19_N14
\inst10|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|Equal0~1_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst10|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y21_N0
\inst7|inst1|mem~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~142_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~142_combout\);

-- Location: LCCOMB_X15_Y19_N0
\inst7|inst1|mem~405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~405_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~405_combout\);

-- Location: LCCOMB_X15_Y19_N28
\inst7|inst1|mem~775\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~775_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~136_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~136_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~775_combout\);

-- Location: LCCOMB_X18_Y18_N30
\inst7|inst1|mem~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~171_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~171_combout\);

-- Location: LCCOMB_X18_Y18_N26
\inst7|inst1|mem~404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~404_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst1|mem~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~171_combout\,
	combout => \inst7|inst1|mem~404_combout\);

-- Location: LCCOMB_X18_Y17_N16
\inst7|inst1|mem~325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~325_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst3|Mux0~3_combout\) # (!\inst7|inst4|valor_interno\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datab => \inst7|inst3|Mux0~3_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst4|valor_interno\(1),
	combout => \inst7|inst1|mem~325_combout\);

-- Location: LCCOMB_X15_Y19_N20
\inst7|inst1|mem~406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~406_combout\ = (\inst7|inst1|mem~775_combout\ & (\inst7|inst1|mem~325_combout\ & ((\inst7|inst1|mem~405_combout\) # (\inst7|inst1|mem~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~405_combout\,
	datab => \inst7|inst1|mem~775_combout\,
	datac => \inst7|inst1|mem~404_combout\,
	datad => \inst7|inst1|mem~325_combout\,
	combout => \inst7|inst1|mem~406_combout\);

-- Location: FF_X15_Y19_N21
\inst7|inst2|liga[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~406_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|liga\(1));

-- Location: LCCOMB_X18_Y17_N26
\inst7|inst5|$00000|auto_generated|result_node[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\ = (\inst7|inst2|instruccion\(0) & (!\inst7|inst2|instruccion\(1) & (\inst7|inst3|Mux0~2_combout\ & \inst7|inst2|liga\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|instruccion\(0),
	datab => \inst7|inst2|instruccion\(1),
	datac => \inst7|inst3|Mux0~2_combout\,
	datad => \inst7|inst2|liga\(1),
	combout => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\);

-- Location: LCCOMB_X18_Y17_N0
\inst7|inst1|mem~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~140_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\) # ((!\inst7|inst3|Mux0~3_combout\ & \inst7|inst4|valor_interno\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux0~3_combout\,
	datab => \inst7|inst4|valor_interno\(1),
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~140_combout\);

-- Location: LCCOMB_X17_Y22_N2
\inst7|inst1|mem~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~141_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst1|mem~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~140_combout\,
	combout => \inst7|inst1|mem~141_combout\);

-- Location: LCCOMB_X17_Y22_N12
\inst7|inst1|mem~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~143_combout\ = (\inst7|inst1|mem~141_combout\) # ((\inst10|Equal0~1_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst1|mem~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~1_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst1|mem~142_combout\,
	datad => \inst7|inst1|mem~141_combout\,
	combout => \inst7|inst1|mem~143_combout\);

-- Location: LCCOMB_X17_Y22_N18
\inst7|inst1|mem~750\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~750_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~143_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~143_combout\,
	combout => \inst7|inst1|mem~750_combout\);

-- Location: LCCOMB_X17_Y22_N10
\inst7|inst1|mem~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~145_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~138_combout\) # ((\inst7|inst1|mem~139_combout\ & \inst7|inst1|mem~750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~139_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~138_combout\,
	datad => \inst7|inst1|mem~750_combout\,
	combout => \inst7|inst1|mem~145_combout\);

-- Location: LCCOMB_X16_Y21_N26
\inst7|inst1|mem~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~199_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~199_combout\);

-- Location: LCCOMB_X16_Y18_N12
\inst7|inst1|mem~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~200_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~200_combout\);

-- Location: LCCOMB_X16_Y21_N4
\inst7|inst1|mem~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~219_combout\ = (\inst7|inst1|mem~140_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~199_combout\ & \inst7|inst1|mem~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~140_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~199_combout\,
	datad => \inst7|inst1|mem~200_combout\,
	combout => \inst7|inst1|mem~219_combout\);

-- Location: LCCOMB_X17_Y18_N8
\inst7|inst1|mem~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~155_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~155_combout\);

-- Location: LCCOMB_X17_Y18_N22
\inst7|inst1|mem~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~156_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~155_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~155_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~156_combout\);

-- Location: LCCOMB_X18_Y16_N6
\inst7|inst1|mem~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~150_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~150_combout\);

-- Location: LCCOMB_X17_Y18_N0
\inst7|inst1|mem~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~211_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst10|Equal0~1_combout\ & \inst7|inst1|mem~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst10|Equal0~1_combout\,
	datad => \inst7|inst1|mem~150_combout\,
	combout => \inst7|inst1|mem~211_combout\);

-- Location: LCCOMB_X17_Y18_N4
\inst7|inst1|mem~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~212_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst1|mem~156_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst1|mem~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~156_combout\,
	datad => \inst7|inst1|mem~211_combout\,
	combout => \inst7|inst1|mem~212_combout\);

-- Location: LCCOMB_X17_Y21_N18
\inst7|inst1|mem~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~193_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~193_combout\);

-- Location: LCCOMB_X17_Y18_N20
\inst7|inst1|mem~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~213_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~213_combout\);

-- Location: LCCOMB_X17_Y18_N28
\inst7|inst1|mem~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~214_combout\ = (\inst7|inst1|mem~129_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~129_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~213_combout\,
	combout => \inst7|inst1|mem~214_combout\);

-- Location: LCCOMB_X17_Y18_N26
\inst7|inst1|mem~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~216_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~216_combout\);

-- Location: LCCOMB_X17_Y18_N12
\inst7|inst1|mem~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~215_combout\ = (\inst7|inst1|mem~200_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst10|Equal0~1_combout\ & \inst7|inst1|mem~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~200_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst10|Equal0~1_combout\,
	datad => \inst7|inst1|mem~171_combout\,
	combout => \inst7|inst1|mem~215_combout\);

-- Location: LCCOMB_X17_Y18_N24
\inst7|inst1|mem~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~217_combout\ = (\inst7|inst1|mem~214_combout\) # ((\inst7|inst1|mem~215_combout\) # ((\inst7|inst1|mem~193_combout\ & \inst7|inst1|mem~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~193_combout\,
	datab => \inst7|inst1|mem~214_combout\,
	datac => \inst7|inst1|mem~216_combout\,
	datad => \inst7|inst1|mem~215_combout\,
	combout => \inst7|inst1|mem~217_combout\);

-- Location: LCCOMB_X17_Y18_N30
\inst7|inst1|mem~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~218_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~212_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst1|mem~217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~212_combout\,
	datad => \inst7|inst1|mem~217_combout\,
	combout => \inst7|inst1|mem~218_combout\);

-- Location: LCCOMB_X16_Y22_N22
\inst7|inst1|mem~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~147_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~147_combout\);

-- Location: LCCOMB_X16_Y18_N18
\inst7|inst1|mem~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~209_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~209_combout\);

-- Location: LCCOMB_X16_Y22_N18
\inst7|inst1|mem~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~210_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~147_combout\ & \inst7|inst1|mem~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~147_combout\,
	datad => \inst7|inst1|mem~209_combout\,
	combout => \inst7|inst1|mem~210_combout\);

-- Location: LCCOMB_X17_Y18_N16
\inst7|inst1|mem~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~220_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~218_combout\ & (\inst7|inst1|mem~219_combout\)) # (!\inst7|inst1|mem~218_combout\ & ((\inst7|inst1|mem~210_combout\))))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst1|mem~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~219_combout\,
	datac => \inst7|inst1|mem~218_combout\,
	datad => \inst7|inst1|mem~210_combout\,
	combout => \inst7|inst1|mem~220_combout\);

-- Location: LCCOMB_X17_Y18_N14
\inst7|inst1|mem~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~221_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # ((\inst7|inst1|mem~145_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~145_combout\,
	datad => \inst7|inst1|mem~220_combout\,
	combout => \inst7|inst1|mem~221_combout\);

-- Location: LCCOMB_X16_Y17_N24
\inst7|inst1|mem~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~165_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~165_combout\);

-- Location: LCCOMB_X17_Y17_N22
\inst7|inst1|mem~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~166_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst1|mem~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~165_combout\,
	combout => \inst7|inst1|mem~166_combout\);

-- Location: LCCOMB_X17_Y17_N28
\inst7|inst1|mem~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~168_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~166_combout\ & \inst7|inst1|mem~167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~166_combout\,
	datad => \inst7|inst1|mem~167_combout\,
	combout => \inst7|inst1|mem~168_combout\);

-- Location: LCCOMB_X17_Y18_N10
\inst7|inst1|mem~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~222_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~221_combout\ & ((\inst7|inst1|mem~168_combout\))) # (!\inst7|inst1|mem~221_combout\ & (\inst7|inst1|mem~208_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst1|mem~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~208_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~221_combout\,
	datad => \inst7|inst1|mem~168_combout\,
	combout => \inst7|inst1|mem~222_combout\);

-- Location: FF_X17_Y18_N11
\inst7|inst2|vf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~222_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|vf~q\);

-- Location: LCCOMB_X19_Y20_N6
\inst10|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|Equal0~0_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst10|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y18_N20
\inst7|inst1|mem~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~172_combout\ = (\inst10|Equal0~0_combout\ & (\inst7|inst1|mem~171_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~0_combout\,
	datab => \inst7|inst1|mem~171_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~172_combout\);

-- Location: LCCOMB_X18_Y18_N2
\inst7|inst1|mem~751\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~751_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- \inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~751_combout\);

-- Location: LCCOMB_X18_Y18_N8
\inst7|inst1|mem~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~173_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst10|Equal0~0_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst1|mem~751_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst10|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst10|Equal0~0_combout\,
	datad => \inst7|inst1|mem~751_combout\,
	combout => \inst7|inst1|mem~173_combout\);

-- Location: LCCOMB_X18_Y18_N22
\inst7|inst1|mem~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~170_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~170_combout\);

-- Location: LCCOMB_X18_Y18_N10
\inst7|inst1|mem~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~174_combout\ = (\inst7|inst1|mem~170_combout\ & ((\inst7|inst1|mem~172_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst1|mem~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~172_combout\,
	datac => \inst7|inst1|mem~173_combout\,
	datad => \inst7|inst1|mem~170_combout\,
	combout => \inst7|inst1|mem~174_combout\);

-- Location: LCCOMB_X16_Y20_N24
\inst7|inst1|mem~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~161_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~161_combout\);

-- Location: LCCOMB_X16_Y20_N6
\inst7|inst1|mem~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~175_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~175_combout\);

-- Location: LCCOMB_X16_Y20_N12
\inst7|inst1|mem~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~176_combout\ = (\inst7|inst1|mem~175_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~175_combout\,
	combout => \inst7|inst1|mem~176_combout\);

-- Location: LCCOMB_X16_Y20_N10
\inst7|inst1|mem~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~177_combout\ = (\inst7|inst1|mem~176_combout\) # ((\inst7|inst1|mem~140_combout\ & (\inst7|inst1|mem~161_combout\ & \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~140_combout\,
	datab => \inst7|inst1|mem~161_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~176_combout\,
	combout => \inst7|inst1|mem~177_combout\);

-- Location: LCCOMB_X16_Y20_N26
\inst7|inst1|mem~752\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~752_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst1|mem~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~177_combout\,
	combout => \inst7|inst1|mem~752_combout\);

-- Location: LCCOMB_X17_Y22_N30
\inst7|inst1|mem~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~178_combout\ = (\inst7|inst1|mem~137_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~137_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~178_combout\);

-- Location: LCCOMB_X16_Y20_N14
\inst7|inst1|mem~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~179_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~752_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst1|mem~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~752_combout\,
	datad => \inst7|inst1|mem~178_combout\,
	combout => \inst7|inst1|mem~179_combout\);

-- Location: LCCOMB_X16_Y21_N6
\inst7|inst1|mem~754\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~754_combout\ = (\inst7|inst1|mem~140_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst1|mem~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~140_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst1|mem~200_combout\,
	combout => \inst7|inst1|mem~754_combout\);

-- Location: LCCOMB_X16_Y22_N26
\inst7|inst1|mem~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~180_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~180_combout\);

-- Location: LCCOMB_X16_Y22_N28
\inst7|inst1|mem~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~181_combout\ = (\inst7|inst1|mem~147_combout\ & (\inst7|inst1|mem~180_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~147_combout\,
	datac => \inst7|inst1|mem~180_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~181_combout\);

-- Location: LCCOMB_X17_Y23_N12
\inst7|inst1|mem~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~184_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~184_combout\);

-- Location: LCCOMB_X17_Y20_N20
\inst7|inst1|mem~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~185_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~185_combout\);

-- Location: LCCOMB_X17_Y23_N20
\inst7|inst1|mem~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~182_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~182_combout\);

-- Location: LCCOMB_X17_Y23_N18
\inst7|inst1|mem~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~183_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst1|mem~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~182_combout\,
	combout => \inst7|inst1|mem~183_combout\);

-- Location: LCCOMB_X17_Y23_N14
\inst7|inst1|mem~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~186_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst1|mem~183_combout\) # ((\inst7|inst1|mem~184_combout\ & \inst7|inst1|mem~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~184_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~185_combout\,
	datad => \inst7|inst1|mem~183_combout\,
	combout => \inst7|inst1|mem~186_combout\);

-- Location: LCCOMB_X17_Y19_N0
\inst7|inst1|mem~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~238_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~238_combout\);

-- Location: LCCOMB_X17_Y19_N2
\inst7|inst1|mem~761\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~761_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~238_combout\,
	combout => \inst7|inst1|mem~761_combout\);

-- Location: LCCOMB_X17_Y20_N8
\inst7|inst1|mem~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~243_combout\ = (\inst10|Equal0~1_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst1|mem~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~1_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst1|mem~205_combout\,
	combout => \inst7|inst1|mem~243_combout\);

-- Location: LCCOMB_X17_Y20_N24
\inst7|inst1|mem~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~239_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~239_combout\);

-- Location: LCCOMB_X17_Y20_N0
\inst7|inst1|mem~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~240_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst1|mem~239_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst1|mem~239_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst1|mem~239_combout\,
	combout => \inst7|inst1|mem~240_combout\);

-- Location: LCCOMB_X17_Y20_N28
\inst7|inst1|mem~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~241_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst1|mem~240_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst1|mem~185_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- ((\inst7|inst1|mem~240_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~185_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~240_combout\,
	combout => \inst7|inst1|mem~241_combout\);

-- Location: LCCOMB_X17_Y20_N2
\inst7|inst1|mem~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~242_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst1|mem~241_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst1|mem~241_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~241_combout\,
	combout => \inst7|inst1|mem~242_combout\);

-- Location: LCCOMB_X17_Y20_N10
\inst7|inst1|mem~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~244_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~242_combout\ & ((\inst7|inst1|mem~243_combout\))) # (!\inst7|inst1|mem~242_combout\ & (\inst7|inst1|mem~761_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((\inst7|inst1|mem~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~761_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~243_combout\,
	datad => \inst7|inst1|mem~242_combout\,
	combout => \inst7|inst1|mem~244_combout\);

-- Location: LCCOMB_X17_Y20_N6
\inst7|inst1|mem~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~245_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~186_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst1|mem~244_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~186_combout\,
	datad => \inst7|inst1|mem~244_combout\,
	combout => \inst7|inst1|mem~245_combout\);

-- Location: LCCOMB_X17_Y20_N16
\inst7|inst1|mem~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~246_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~245_combout\ & (\inst7|inst1|mem~754_combout\)) # (!\inst7|inst1|mem~245_combout\ & ((\inst7|inst1|mem~181_combout\))))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst1|mem~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~754_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst1|mem~181_combout\,
	datad => \inst7|inst1|mem~245_combout\,
	combout => \inst7|inst1|mem~246_combout\);

-- Location: LCCOMB_X17_Y20_N30
\inst7|inst1|mem~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~247_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~179_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst1|mem~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~179_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~246_combout\,
	combout => \inst7|inst1|mem~247_combout\);

-- Location: LCCOMB_X17_Y20_N14
\inst7|inst1|mem~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~248_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~247_combout\ & ((\inst7|inst1|mem~203_combout\))) # (!\inst7|inst1|mem~247_combout\ & (\inst7|inst1|mem~174_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst1|mem~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~174_combout\,
	datac => \inst7|inst1|mem~247_combout\,
	datad => \inst7|inst1|mem~203_combout\,
	combout => \inst7|inst1|mem~248_combout\);

-- Location: FF_X17_Y20_N15
\inst7|inst2|prueba[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~248_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|prueba\(3));

-- Location: LCCOMB_X15_Y21_N30
\inst7|inst1|mem~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~260_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~260_combout\);

-- Location: LCCOMB_X18_Y23_N14
\inst7|inst1|mem~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~158_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~158_combout\);

-- Location: LCCOMB_X18_Y23_N8
\inst7|inst1|mem~762\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~762_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~158_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~158_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~762_combout\);

-- Location: LCCOMB_X18_Y23_N24
\inst7|inst1|mem~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~261_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~261_combout\);

-- Location: LCCOMB_X18_Y23_N30
\inst7|inst1|mem~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~262_combout\ = (\inst7|inst1|mem~762_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~137_combout\ & \inst7|inst1|mem~261_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst1|mem~762_combout\,
	datac => \inst7|inst1|mem~137_combout\,
	datad => \inst7|inst1|mem~261_combout\,
	combout => \inst7|inst1|mem~262_combout\);

-- Location: LCCOMB_X16_Y18_N8
\inst7|inst1|mem~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~249_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~249_combout\);

-- Location: LCCOMB_X16_Y18_N26
\inst7|inst1|mem~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~251_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst1|mem~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~200_combout\,
	combout => \inst7|inst1|mem~251_combout\);

-- Location: LCCOMB_X16_Y18_N16
\inst7|inst1|mem~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~250_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst1|mem~209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~209_combout\,
	combout => \inst7|inst1|mem~250_combout\);

-- Location: LCCOMB_X16_Y18_N6
\inst7|inst1|mem~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~252_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~249_combout\ & ((\inst7|inst1|mem~251_combout\) # (\inst7|inst1|mem~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst1|mem~249_combout\,
	datac => \inst7|inst1|mem~251_combout\,
	datad => \inst7|inst1|mem~250_combout\,
	combout => \inst7|inst1|mem~252_combout\);

-- Location: LCCOMB_X17_Y19_N30
\inst7|inst1|mem~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~257_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst1|mem~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~205_combout\,
	combout => \inst7|inst1|mem~257_combout\);

-- Location: LCCOMB_X14_Y18_N26
\inst7|inst1|mem~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~255_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~255_combout\);

-- Location: LCCOMB_X17_Y21_N10
\inst7|inst1|mem~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~256_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~256_combout\);

-- Location: LCCOMB_X14_Y18_N0
\inst7|inst1|mem~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~253_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~253_combout\);

-- Location: LCCOMB_X17_Y18_N6
\inst7|inst1|mem~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~254_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~155_combout\ & \inst7|inst1|mem~253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~155_combout\,
	datad => \inst7|inst1|mem~253_combout\,
	combout => \inst7|inst1|mem~254_combout\);

-- Location: LCCOMB_X17_Y18_N2
\inst7|inst1|mem~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~258_combout\ = (\inst7|inst1|mem~254_combout\) # ((\inst7|inst1|mem~255_combout\ & ((\inst7|inst1|mem~257_combout\) # (\inst7|inst1|mem~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~257_combout\,
	datab => \inst7|inst1|mem~255_combout\,
	datac => \inst7|inst1|mem~256_combout\,
	datad => \inst7|inst1|mem~254_combout\,
	combout => \inst7|inst1|mem~258_combout\);

-- Location: LCCOMB_X17_Y18_N18
\inst7|inst1|mem~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~259_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~252_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & \inst7|inst1|mem~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~252_combout\,
	datad => \inst7|inst1|mem~258_combout\,
	combout => \inst7|inst1|mem~259_combout\);

-- Location: LCCOMB_X18_Y20_N12
\inst7|inst1|mem~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~263_combout\ = (\inst7|inst1|mem~259_combout\) # ((\inst7|inst1|mem~260_combout\ & (\inst7|inst1|mem~262_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~260_combout\,
	datab => \inst7|inst1|mem~262_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~259_combout\,
	combout => \inst7|inst1|mem~263_combout\);

-- Location: LCCOMB_X18_Y20_N28
\inst7|inst1|mem~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~264_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~145_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~263_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~145_combout\,
	datad => \inst7|inst1|mem~263_combout\,
	combout => \inst7|inst1|mem~264_combout\);

-- Location: LCCOMB_X18_Y20_N22
\inst7|inst1|mem~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~265_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~264_combout\ & ((\inst7|inst1|mem~168_combout\))) # (!\inst7|inst1|mem~264_combout\ & (\inst7|inst1|mem~208_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst1|mem~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~208_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~168_combout\,
	datad => \inst7|inst1|mem~264_combout\,
	combout => \inst7|inst1|mem~265_combout\);

-- Location: FF_X18_Y20_N23
\inst7|inst2|prueba[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~265_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|prueba\(1));

-- Location: LCCOMB_X15_Y22_N10
\inst7|inst1|mem~637\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~637_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~637_combout\);

-- Location: LCCOMB_X15_Y22_N4
\inst7|inst1|mem~638\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~638_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~638_combout\);

-- Location: LCCOMB_X15_Y22_N14
\inst7|inst1|mem~639\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~639_combout\ = (\inst7|inst1|mem~637_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~638_combout\ & \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~637_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~638_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~639_combout\);

-- Location: LCCOMB_X15_Y22_N20
\inst7|inst1|mem~321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~321_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~321_combout\);

-- Location: LCCOMB_X15_Y22_N16
\inst7|inst1|mem~535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~535_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~535_combout\);

-- Location: LCCOMB_X15_Y22_N28
\inst7|inst1|mem~640\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~640_combout\ = (\inst10|Equal0~1_combout\ & ((\inst7|inst1|mem~321_combout\) # ((\inst7|inst1|mem~535_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~321_combout\,
	datab => \inst7|inst1|mem~535_combout\,
	datac => \inst10|Equal0~1_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~640_combout\);

-- Location: LCCOMB_X15_Y22_N2
\inst7|inst1|mem~641\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~641_combout\ = (\inst7|inst1|mem~639_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~199_combout\ & \inst7|inst1|mem~640_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~199_combout\,
	datac => \inst7|inst1|mem~639_combout\,
	datad => \inst7|inst1|mem~640_combout\,
	combout => \inst7|inst1|mem~641_combout\);

-- Location: LCCOMB_X15_Y22_N6
\inst7|inst1|mem~642\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~642_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~641_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~641_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~642_combout\);

-- Location: FF_X15_Y22_N7
\inst7|inst2|UPA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~642_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(6));

-- Location: LCCOMB_X23_Y18_N8
\inst7|inst1|mem~620\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~620_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~620_combout\);

-- Location: LCCOMB_X20_Y17_N2
\inst7|inst1|mem~564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~564_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~564_combout\);

-- Location: LCCOMB_X22_Y18_N18
\inst7|inst1|mem~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~306_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~306_combout\);

-- Location: LCCOMB_X22_Y18_N16
\inst7|inst1|mem~621\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~621_combout\ = (\inst7|inst1|mem~620_combout\ & (\inst7|inst1|mem~564_combout\ & (\inst7|inst1|mem~306_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~620_combout\,
	datab => \inst7|inst1|mem~564_combout\,
	datac => \inst7|inst1|mem~306_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~621_combout\);

-- Location: LCCOMB_X21_Y16_N0
\inst7|inst1|mem~623\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~623_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~150_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~150_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~623_combout\);

-- Location: LCCOMB_X19_Y19_N24
\inst10|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|Equal0~4_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst10|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y19_N16
\inst7|inst1|mem~622\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~622_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~199_combout\ & \inst10|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~199_combout\,
	datad => \inst10|Equal0~4_combout\,
	combout => \inst7|inst1|mem~622_combout\);

-- Location: LCCOMB_X22_Y18_N12
\inst7|inst1|mem~624\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~624_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~253_combout\ & ((\inst7|inst1|mem~623_combout\) # (\inst7|inst1|mem~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst1|mem~623_combout\,
	datac => \inst7|inst1|mem~622_combout\,
	datad => \inst7|inst1|mem~253_combout\,
	combout => \inst7|inst1|mem~624_combout\);

-- Location: LCCOMB_X15_Y17_N8
\inst7|inst1|mem~460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~460_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~460_combout\);

-- Location: LCCOMB_X22_Y18_N8
\inst7|inst1|mem~625\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~625_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~460_combout\ & ((\inst7|inst1|mem~621_combout\) # (\inst7|inst1|mem~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~621_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~624_combout\,
	datad => \inst7|inst1|mem~460_combout\,
	combout => \inst7|inst1|mem~625_combout\);

-- Location: FF_X22_Y18_N9
\inst7|inst2|UPA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~625_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(4));

-- Location: LCCOMB_X18_Y16_N12
\inst7|inst1|mem~618\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~618_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~135_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~135_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~618_combout\);

-- Location: LCCOMB_X18_Y17_N22
\inst7|inst1|mem~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~310_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\) # ((!\inst7|inst3|Mux0~3_combout\ & \inst7|inst4|valor_interno\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux0~3_combout\,
	datab => \inst7|inst4|valor_interno\(1),
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~310_combout\);

-- Location: LCCOMB_X18_Y16_N30
\inst7|inst1|mem~617\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~617_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~310_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~310_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~617_combout\);

-- Location: LCCOMB_X18_Y16_N22
\inst7|inst1|mem~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~271_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~271_combout\);

-- Location: LCCOMB_X18_Y16_N2
\inst7|inst1|mem~619\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~619_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~271_combout\ & ((\inst7|inst1|mem~618_combout\) # (\inst7|inst1|mem~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~618_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~617_combout\,
	datad => \inst7|inst1|mem~271_combout\,
	combout => \inst7|inst1|mem~619_combout\);

-- Location: LCCOMB_X22_Y19_N6
\inst7|inst1|mem~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~293_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst1|mem~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~140_combout\,
	combout => \inst7|inst1|mem~293_combout\);

-- Location: LCCOMB_X22_Y19_N12
\inst7|inst1|mem~613\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~613_combout\ = (\inst7|inst1|mem~293_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~293_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~253_combout\,
	combout => \inst7|inst1|mem~613_combout\);

-- Location: LCCOMB_X22_Y19_N22
\inst7|inst1|mem~614\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~614_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~614_combout\);

-- Location: LCCOMB_X22_Y19_N16
\inst7|inst1|mem~615\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~615_combout\ = (\inst7|inst1|mem~614_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~614_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~615_combout\);

-- Location: LCCOMB_X22_Y19_N14
\inst7|inst1|mem~616\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~616_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst1|mem~613_combout\) # (\inst7|inst1|mem~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~613_combout\,
	datab => \inst7|inst1|mem~615_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~616_combout\);

-- Location: LCCOMB_X23_Y19_N20
\inst7|inst1|mem~789\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~789_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~619_combout\) # (\inst7|inst1|mem~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~619_combout\,
	datad => \inst7|inst1|mem~616_combout\,
	combout => \inst7|inst1|mem~789_combout\);

-- Location: FF_X23_Y19_N21
\inst7|inst2|UPA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~789_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(5));

-- Location: LCCOMB_X23_Y23_N24
\inst1|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~0_combout\ = (\inst7|inst2|UPA\(4) & \inst7|inst2|UPA\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(4),
	datad => \inst7|inst2|UPA\(5),
	combout => \inst1|Add0~0_combout\);

-- Location: LCCOMB_X15_Y18_N30
\inst7|inst1|mem~510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~510_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~510_combout\);

-- Location: LCCOMB_X15_Y18_N16
\inst7|inst1|mem~511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~511_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~511_combout\);

-- Location: LCCOMB_X15_Y18_N26
\inst7|inst1|mem~512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~512_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst10|Equal0~1_combout\ & (\inst7|inst1|mem~510_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- (((\inst7|inst1|mem~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst10|Equal0~1_combout\,
	datac => \inst7|inst1|mem~510_combout\,
	datad => \inst7|inst1|mem~511_combout\,
	combout => \inst7|inst1|mem~512_combout\);

-- Location: LCCOMB_X15_Y18_N20
\inst7|inst1|mem~513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~513_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (((!\inst7|inst1|mem~150_combout\) # (!\inst7|inst1|mem~512_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~512_combout\,
	datad => \inst7|inst1|mem~150_combout\,
	combout => \inst7|inst1|mem~513_combout\);

-- Location: LCCOMB_X14_Y20_N26
\inst7|inst1|mem~645\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~645_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((!\inst7|inst1|mem~271_combout\) # (!\inst10|Equal0~1_combout\)) # (!\inst7|inst1|mem~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~200_combout\,
	datab => \inst10|Equal0~1_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~271_combout\,
	combout => \inst7|inst1|mem~645_combout\);

-- Location: LCCOMB_X14_Y20_N6
\inst7|inst1|mem~649\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~649_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~649_combout\);

-- Location: LCCOMB_X14_Y20_N8
\inst7|inst1|mem~648\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~648_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~648_combout\);

-- Location: LCCOMB_X14_Y20_N4
\inst7|inst1|mem~650\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~650_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((!\inst7|inst1|mem~648_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # (!\inst7|inst1|mem~649_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((!\inst7|inst1|mem~648_combout\) # (!\inst7|inst1|mem~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~649_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~648_combout\,
	combout => \inst7|inst1|mem~650_combout\);

-- Location: LCCOMB_X16_Y23_N10
\inst7|inst1|mem~646\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~646_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~646_combout\);

-- Location: LCCOMB_X16_Y23_N28
\inst7|inst1|mem~647\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~647_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((!\inst7|inst1|mem~646_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~646_combout\,
	combout => \inst7|inst1|mem~647_combout\);

-- Location: LCCOMB_X14_Y20_N30
\inst7|inst1|mem~790\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~790_combout\ = (\inst7|inst1|mem~647_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~647_combout\,
	combout => \inst7|inst1|mem~790_combout\);

-- Location: LCCOMB_X14_Y20_N14
\inst7|inst1|mem~651\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~651_combout\ = (\inst7|inst1|mem~645_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst1|mem~650_combout\) # (\inst7|inst1|mem~790_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~645_combout\,
	datab => \inst7|inst1|mem~650_combout\,
	datac => \inst7|inst1|mem~790_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~651_combout\);

-- Location: LCCOMB_X14_Y20_N16
\inst7|inst1|mem~652\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~652_combout\ = (\inst7|inst1|mem~460_combout\ & ((\inst7|inst1|mem~651_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~513_combout\,
	datac => \inst7|inst1|mem~460_combout\,
	datad => \inst7|inst1|mem~651_combout\,
	combout => \inst7|inst1|mem~652_combout\);

-- Location: LCCOMB_X14_Y20_N18
\inst7|inst1|mem~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~224_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~224_combout\);

-- Location: LCCOMB_X16_Y21_N18
\inst7|inst1|mem~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~237_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~140_combout\,
	combout => \inst7|inst1|mem~237_combout\);

-- Location: LCCOMB_X16_Y21_N24
\inst7|inst1|mem~515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~515_combout\ = (((!\inst7|inst1|mem~237_combout\) # (!\inst7|inst1|mem~199_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)) # (!\inst7|inst1|mem~161_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~161_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~199_combout\,
	datad => \inst7|inst1|mem~237_combout\,
	combout => \inst7|inst1|mem~515_combout\);

-- Location: LCCOMB_X14_Y20_N2
\inst7|inst1|mem~516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~516_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~515_combout\) # (!\inst7|inst1|mem~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~224_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~515_combout\,
	combout => \inst7|inst1|mem~516_combout\);

-- Location: LCCOMB_X14_Y18_N12
\inst7|inst1|mem~501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~501_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~501_combout\);

-- Location: LCCOMB_X14_Y18_N22
\inst7|inst1|mem~502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~502_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~253_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst1|mem~253_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~501_combout\,
	combout => \inst7|inst1|mem~502_combout\);

-- Location: LCCOMB_X14_Y20_N20
\inst7|inst1|mem~644\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~644_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # 
-- (!\inst7|inst1|mem~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst1|mem~502_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~644_combout\);

-- Location: LCCOMB_X14_Y20_N10
\inst7|inst1|mem~653\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~653_combout\ = (!\inst7|inst1|mem~652_combout\ & (!\inst7|inst1|mem~516_combout\ & !\inst7|inst1|mem~644_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~652_combout\,
	datac => \inst7|inst1|mem~516_combout\,
	datad => \inst7|inst1|mem~644_combout\,
	combout => \inst7|inst1|mem~653_combout\);

-- Location: FF_X14_Y20_N11
\inst7|inst2|nDUPA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~653_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nDUPA~q\);

-- Location: LCCOMB_X21_Y17_N28
\inst7|inst1|mem~379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~379_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~379_combout\);

-- Location: LCCOMB_X20_Y19_N10
\inst7|inst1|mem~643\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~643_combout\ = (\inst7|inst1|mem~379_combout\ & (\inst7|inst1|mem~224_combout\ & \inst7|inst1|mem~775_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~379_combout\,
	datab => \inst7|inst1|mem~224_combout\,
	datad => \inst7|inst1|mem~775_combout\,
	combout => \inst7|inst1|mem~643_combout\);

-- Location: FF_X20_Y19_N11
\inst7|inst2|UPA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~643_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(7));

-- Location: LCCOMB_X20_Y19_N18
\inst1|Q[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Q[7]~0_combout\ = (!\inst7|inst2|nDUPA~q\ & !\inst7|inst2|UPA\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|nDUPA~q\,
	datad => \inst7|inst2|UPA\(7),
	combout => \inst1|Q[7]~0_combout\);

-- Location: FF_X18_Y20_N25
\inst1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \inst1|Mux3~2_combout\,
	sload => VCC,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(7));

-- Location: LCCOMB_X14_Y19_N6
\inst7|inst1|mem~683\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~683_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~683_combout\);

-- Location: LCCOMB_X14_Y19_N18
\inst7|inst1|mem~680\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~680_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~680_combout\);

-- Location: LCCOMB_X14_Y19_N28
\inst7|inst1|mem~676\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~676_combout\ = \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ (((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~676_combout\);

-- Location: LCCOMB_X14_Y19_N10
\inst7|inst1|mem~677\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~677_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~676_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~676_combout\,
	combout => \inst7|inst1|mem~677_combout\);

-- Location: LCCOMB_X14_Y19_N26
\inst7|inst1|mem~681\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~681_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~680_combout\ & (\inst7|inst1|mem~140_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- (((\inst7|inst1|mem~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~680_combout\,
	datac => \inst7|inst1|mem~140_combout\,
	datad => \inst7|inst1|mem~677_combout\,
	combout => \inst7|inst1|mem~681_combout\);

-- Location: LCCOMB_X14_Y19_N30
\inst7|inst1|mem~682\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~682_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~681_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~681_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~682_combout\);

-- Location: LCCOMB_X14_Y19_N2
\inst7|inst1|mem~684\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~684_combout\ = (\inst7|inst1|mem~682_combout\) # ((\inst7|inst1|mem~683_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~271_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~683_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~682_combout\,
	datad => \inst7|inst1|mem~271_combout\,
	combout => \inst7|inst1|mem~684_combout\);

-- Location: LCCOMB_X17_Y17_N8
\inst7|inst1|mem~386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~386_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~386_combout\);

-- Location: LCCOMB_X15_Y17_N10
\inst7|inst1|mem~794\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~794_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~140_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~386_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst1|mem~140_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~386_combout\,
	combout => \inst7|inst1|mem~794_combout\);

-- Location: LCCOMB_X14_Y19_N4
\inst7|inst1|mem~795\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~795_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~794_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~794_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~795_combout\);

-- Location: LCCOMB_X14_Y19_N20
\inst7|inst1|mem~685\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~685_combout\ = (\inst7|inst1|mem~460_combout\ & ((\inst7|inst1|mem~795_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst1|mem~684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst1|mem~684_combout\,
	datac => \inst7|inst1|mem~460_combout\,
	datad => \inst7|inst1|mem~795_combout\,
	combout => \inst7|inst1|mem~685_combout\);

-- Location: FF_X14_Y19_N21
\inst7|inst2|UPA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~685_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(1));

-- Location: LCCOMB_X14_Y19_N22
\inst7|inst1|mem~674\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~674_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~674_combout\);

-- Location: LCCOMB_X14_Y19_N12
\inst7|inst1|mem~675\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~675_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~675_combout\);

-- Location: LCCOMB_X14_Y19_N14
\inst7|inst1|mem~793\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~793_combout\ = (\inst7|inst1|mem~675_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~675_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~793_combout\);

-- Location: LCCOMB_X14_Y19_N16
\inst7|inst1|mem~678\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~678_combout\ = (\inst7|inst1|mem~674_combout\ & ((\inst7|inst1|mem~793_combout\) # ((\inst7|inst1|mem~677_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~677_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~674_combout\,
	datad => \inst7|inst1|mem~793_combout\,
	combout => \inst7|inst1|mem~678_combout\);

-- Location: LCCOMB_X14_Y18_N16
\inst7|inst1|mem~787\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~787_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~787_combout\);

-- Location: LCCOMB_X14_Y19_N8
\inst7|inst1|mem~630\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~630_combout\ = (\inst7|inst1|mem~140_combout\ & (\inst7|inst1|mem~253_combout\ & (\inst7|inst1|mem~787_combout\ & \inst7|inst1|mem~260_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~140_combout\,
	datab => \inst7|inst1|mem~253_combout\,
	datac => \inst7|inst1|mem~787_combout\,
	datad => \inst7|inst1|mem~260_combout\,
	combout => \inst7|inst1|mem~630_combout\);

-- Location: LCCOMB_X14_Y19_N0
\inst7|inst1|mem~679\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~679_combout\ = (\inst7|inst1|mem~460_combout\ & ((\inst7|inst1|mem~678_combout\) # ((\inst7|inst1|mem~795_combout\) # (\inst7|inst1|mem~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~678_combout\,
	datab => \inst7|inst1|mem~795_combout\,
	datac => \inst7|inst1|mem~460_combout\,
	datad => \inst7|inst1|mem~630_combout\,
	combout => \inst7|inst1|mem~679_combout\);

-- Location: FF_X14_Y19_N1
\inst7|inst2|UPA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~679_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(2));

-- Location: LCCOMB_X20_Y18_N6
\inst7|inst1|mem~759\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~759_combout\ = (\inst7|inst1|mem~224_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~224_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~759_combout\);

-- Location: LCCOMB_X20_Y18_N10
\inst7|inst1|mem~673\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~673_combout\ = (\inst7|inst1|mem~136_combout\ & (\inst10|Equal0~1_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst1|mem~759_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~136_combout\,
	datab => \inst10|Equal0~1_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~759_combout\,
	combout => \inst7|inst1|mem~673_combout\);

-- Location: FF_X20_Y18_N11
\inst7|inst2|UPA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~673_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(3));

-- Location: LCCOMB_X21_Y22_N18
\inst1|Mux33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux33~0_combout\ = (\inst7|inst2|UPA\(3)) # ((!\inst7|inst2|UPA\(1) & \inst7|inst2|UPA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(1),
	datac => \inst7|inst2|UPA\(2),
	datad => \inst7|inst2|UPA\(3),
	combout => \inst1|Mux33~0_combout\);

-- Location: LCCOMB_X15_Y22_N12
\inst7|inst1|mem~533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~533_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~533_combout\);

-- Location: LCCOMB_X15_Y22_N22
\inst7|inst1|mem~534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~534_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~533_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~533_combout\,
	combout => \inst7|inst1|mem~534_combout\);

-- Location: LCCOMB_X15_Y22_N26
\inst7|inst1|mem~536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~536_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst1|mem~535_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~535_combout\,
	combout => \inst7|inst1|mem~536_combout\);

-- Location: LCCOMB_X15_Y22_N24
\inst7|inst1|mem~537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~537_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~534_combout\) # (\inst7|inst1|mem~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~534_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~536_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~537_combout\);

-- Location: LCCOMB_X19_Y23_N28
\inst7|inst1|mem~538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~538_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst1|mem~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~142_combout\,
	combout => \inst7|inst1|mem~538_combout\);

-- Location: LCCOMB_X19_Y23_N2
\inst7|inst1|mem~539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~539_combout\ = (\inst7|inst1|mem~199_combout\ & ((\inst7|inst1|mem~537_combout\) # ((\inst7|inst1|mem~538_combout\ & \inst7|inst1|mem~755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~537_combout\,
	datab => \inst7|inst1|mem~538_combout\,
	datac => \inst7|inst1|mem~199_combout\,
	datad => \inst7|inst1|mem~755_combout\,
	combout => \inst7|inst1|mem~539_combout\);

-- Location: LCCOMB_X14_Y18_N28
\inst7|inst1|mem~540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~540_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~540_combout\);

-- Location: LCCOMB_X14_Y18_N30
\inst7|inst1|mem~786\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~786_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst1|mem~253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~253_combout\,
	combout => \inst7|inst1|mem~786_combout\);

-- Location: LCCOMB_X14_Y18_N18
\inst7|inst1|mem~541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~541_combout\ = (\inst7|inst1|mem~786_combout\ & ((\inst7|inst1|mem~540_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst1|mem~540_combout\,
	datac => \inst7|inst1|mem~786_combout\,
	datad => \inst7|inst1|mem~787_combout\,
	combout => \inst7|inst1|mem~541_combout\);

-- Location: LCCOMB_X19_Y23_N10
\inst7|inst1|mem~542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~542_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~539_combout\) # (\inst7|inst1|mem~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst1|mem~539_combout\,
	datac => \inst7|inst1|mem~541_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~542_combout\);

-- Location: FF_X19_Y23_N11
\inst7|inst2|EA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~542_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|EA\(0));

-- Location: LCCOMB_X17_Y17_N14
\inst7|inst1|mem~785\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~785_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~166_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~166_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~785_combout\);

-- Location: LCCOMB_X17_Y21_N16
\inst7|inst1|mem~320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~320_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~320_combout\);

-- Location: LCCOMB_X19_Y16_N6
\inst7|inst1|mem~528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~528_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~528_combout\);

-- Location: LCCOMB_X19_Y16_N28
\inst7|inst1|mem~527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~527_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~527_combout\);

-- Location: LCCOMB_X19_Y16_N26
\inst7|inst1|mem~526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~526_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~526_combout\);

-- Location: LCCOMB_X20_Y16_N22
\inst7|inst1|mem~529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~529_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~529_combout\);

-- Location: LCCOMB_X19_Y16_N24
\inst7|inst1|mem~530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~530_combout\ = (\inst7|inst1|mem~528_combout\ & ((\inst7|inst1|mem~527_combout\) # ((\inst7|inst1|mem~526_combout\ & \inst7|inst1|mem~529_combout\)))) # (!\inst7|inst1|mem~528_combout\ & (((\inst7|inst1|mem~526_combout\ & 
-- \inst7|inst1|mem~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~528_combout\,
	datab => \inst7|inst1|mem~527_combout\,
	datac => \inst7|inst1|mem~526_combout\,
	datad => \inst7|inst1|mem~529_combout\,
	combout => \inst7|inst1|mem~530_combout\);

-- Location: LCCOMB_X19_Y16_N14
\inst7|inst1|mem~524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~524_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~524_combout\);

-- Location: LCCOMB_X19_Y16_N4
\inst7|inst1|mem~525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~525_combout\ = (\inst7|inst1|mem~135_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~524_combout\ & \inst7|inst1|mem~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~135_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~524_combout\,
	datad => \inst7|inst1|mem~142_combout\,
	combout => \inst7|inst1|mem~525_combout\);

-- Location: LCCOMB_X19_Y16_N30
\inst7|inst1|mem~531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~531_combout\ = (\inst7|inst1|mem~510_combout\ & ((\inst7|inst1|mem~525_combout\) # ((\inst7|inst1|mem~320_combout\ & \inst7|inst1|mem~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~320_combout\,
	datab => \inst7|inst1|mem~530_combout\,
	datac => \inst7|inst1|mem~525_combout\,
	datad => \inst7|inst1|mem~510_combout\,
	combout => \inst7|inst1|mem~531_combout\);

-- Location: LCCOMB_X19_Y23_N0
\inst7|inst1|mem~532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~532_combout\ = (\inst7|inst1|mem~531_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~260_combout\ & \inst7|inst1|mem~785_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst1|mem~260_combout\,
	datac => \inst7|inst1|mem~785_combout\,
	datad => \inst7|inst1|mem~531_combout\,
	combout => \inst7|inst1|mem~532_combout\);

-- Location: FF_X19_Y23_N1
\inst7|inst2|EA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~532_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sclr => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|EA\(1));

-- Location: LCCOMB_X19_Y20_N24
\inst10|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|Equal0~2_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst10|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y17_N14
\inst7|inst1|mem~323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~323_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~323_combout\);

-- Location: LCCOMB_X20_Y17_N30
\inst7|inst1|mem~324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~324_combout\ = (\inst7|inst1|mem~140_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~323_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~140_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~323_combout\,
	combout => \inst7|inst1|mem~324_combout\);

-- Location: LCCOMB_X20_Y17_N18
\inst7|inst1|mem~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~234_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~234_combout\);

-- Location: LCCOMB_X20_Y17_N22
\inst7|inst1|mem~327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~327_combout\ = (\inst7|inst1|mem~234_combout\ & ((\inst7|inst1|mem~137_combout\) # ((\inst7|inst1|mem~205_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~205_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst1|mem~234_combout\,
	datad => \inst7|inst1|mem~137_combout\,
	combout => \inst7|inst1|mem~327_combout\);

-- Location: LCCOMB_X20_Y17_N16
\inst7|inst1|mem~326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~326_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst1|mem~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~205_combout\,
	combout => \inst7|inst1|mem~326_combout\);

-- Location: LCCOMB_X20_Y17_N24
\inst7|inst1|mem~328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~328_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~325_combout\ & ((\inst7|inst1|mem~327_combout\) # (\inst7|inst1|mem~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst1|mem~325_combout\,
	datac => \inst7|inst1|mem~327_combout\,
	datad => \inst7|inst1|mem~326_combout\,
	combout => \inst7|inst1|mem~328_combout\);

-- Location: LCCOMB_X20_Y17_N4
\inst7|inst1|mem~329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~329_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~324_combout\) # (\inst7|inst1|mem~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst1|mem~324_combout\,
	datad => \inst7|inst1|mem~328_combout\,
	combout => \inst7|inst1|mem~329_combout\);

-- Location: LCCOMB_X18_Y22_N4
\inst7|inst1|mem~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~279_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~279_combout\);

-- Location: LCCOMB_X18_Y17_N4
\inst7|inst1|mem~331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~331_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst3|Mux0~3_combout\) # (!\inst7|inst4|valor_interno\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(1),
	datab => \inst7|inst3|Mux0~3_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~331_combout\);

-- Location: LCCOMB_X20_Y17_N26
\inst7|inst1|mem~330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~330_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~330_combout\);

-- Location: LCCOMB_X20_Y17_N8
\inst7|inst1|mem~332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~332_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~331_combout\ & \inst7|inst1|mem~330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~331_combout\,
	datad => \inst7|inst1|mem~330_combout\,
	combout => \inst7|inst1|mem~332_combout\);

-- Location: LCCOMB_X18_Y17_N12
\inst7|inst1|mem~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~188_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\) # ((!\inst7|inst3|Mux0~3_combout\ & \inst7|inst4|valor_interno\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux0~3_combout\,
	datab => \inst7|inst4|valor_interno\(1),
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~188_combout\);

-- Location: LCCOMB_X20_Y17_N28
\inst7|inst1|mem~770\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~770_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~188_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst1|mem~188_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~770_combout\);

-- Location: LCCOMB_X20_Y17_N6
\inst7|inst1|mem~333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~333_combout\ = (\inst7|inst1|mem~770_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~139_combout\ & \inst7|inst1|mem~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~139_combout\,
	datac => \inst7|inst1|mem~135_combout\,
	datad => \inst7|inst1|mem~770_combout\,
	combout => \inst7|inst1|mem~333_combout\);

-- Location: LCCOMB_X20_Y17_N10
\inst7|inst1|mem~334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~334_combout\ = (\inst7|inst1|mem~332_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~279_combout\ & \inst7|inst1|mem~333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~279_combout\,
	datac => \inst7|inst1|mem~332_combout\,
	datad => \inst7|inst1|mem~333_combout\,
	combout => \inst7|inst1|mem~334_combout\);

-- Location: LCCOMB_X20_Y17_N20
\inst7|inst1|mem~335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~335_combout\ = (\inst10|Equal0~2_combout\ & ((\inst7|inst1|mem~329_combout\) # ((\inst7|inst1|mem~320_combout\ & \inst7|inst1|mem~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~2_combout\,
	datab => \inst7|inst1|mem~320_combout\,
	datac => \inst7|inst1|mem~329_combout\,
	datad => \inst7|inst1|mem~334_combout\,
	combout => \inst7|inst1|mem~335_combout\);

-- Location: FF_X20_Y17_N21
\inst7|inst2|RA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~335_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|RA\(0));

-- Location: LCCOMB_X20_Y16_N12
\inst7|inst1|mem~345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~345_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~345_combout\);

-- Location: LCCOMB_X20_Y16_N26
\inst7|inst1|mem~771\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~771_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- !\inst7|inst1|mem~345_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~345_combout\,
	combout => \inst7|inst1|mem~771_combout\);

-- Location: LCCOMB_X20_Y16_N14
\inst7|inst1|mem~346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~346_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # 
-- ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~346_combout\);

-- Location: LCCOMB_X20_Y16_N18
\inst7|inst1|mem~347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~347_combout\ = (\inst7|inst1|mem~136_combout\ & ((\inst7|inst1|mem~771_combout\) # ((!\inst7|inst1|mem~346_combout\ & \inst7|inst1|mem~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~771_combout\,
	datab => \inst7|inst1|mem~346_combout\,
	datac => \inst7|inst1|mem~137_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~347_combout\);

-- Location: LCCOMB_X20_Y16_N30
\inst7|inst1|mem~349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~349_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~349_combout\);

-- Location: LCCOMB_X19_Y19_N30
\inst7|inst1|mem~351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~351_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst10|Equal0~4_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst10|Equal0~4_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~351_combout\);

-- Location: LCCOMB_X18_Y17_N30
\inst7|inst1|mem~348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~348_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~320_combout\ & (\inst7|inst1|mem~331_combout\ & \inst7|inst1|mem~330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst1|mem~320_combout\,
	datac => \inst7|inst1|mem~331_combout\,
	datad => \inst7|inst1|mem~330_combout\,
	combout => \inst7|inst1|mem~348_combout\);

-- Location: LCCOMB_X19_Y21_N20
\inst7|inst1|mem~350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~350_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~350_combout\);

-- Location: LCCOMB_X20_Y16_N24
\inst7|inst1|mem~772\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~772_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst1|mem~350_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~350_combout\,
	combout => \inst7|inst1|mem~772_combout\);

-- Location: LCCOMB_X20_Y16_N10
\inst7|inst1|mem~352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~352_combout\ = (\inst7|inst1|mem~348_combout\) # ((\inst7|inst1|mem~349_combout\ & ((\inst7|inst1|mem~351_combout\) # (\inst7|inst1|mem~772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~349_combout\,
	datab => \inst7|inst1|mem~351_combout\,
	datac => \inst7|inst1|mem~348_combout\,
	datad => \inst7|inst1|mem~772_combout\,
	combout => \inst7|inst1|mem~352_combout\);

-- Location: LCCOMB_X20_Y16_N20
\inst7|inst1|mem~353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~353_combout\ = (\inst10|Equal0~2_combout\ & ((\inst7|inst1|mem~347_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~2_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~347_combout\,
	datad => \inst7|inst1|mem~352_combout\,
	combout => \inst7|inst1|mem~353_combout\);

-- Location: FF_X20_Y16_N21
\inst7|inst2|RA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~353_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|RA\(1));

-- Location: LCCOMB_X22_Y17_N22
\inst7|inst1|mem~343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~343_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~343_combout\);

-- Location: LCCOMB_X22_Y17_N14
\inst7|inst1|mem~341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~341_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~341_combout\);

-- Location: LCCOMB_X22_Y17_N6
\inst7|inst1|mem~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~228_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~228_combout\);

-- Location: LCCOMB_X22_Y17_N10
\inst7|inst1|mem~340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~340_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~228_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst1|mem~228_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~340_combout\);

-- Location: LCCOMB_X22_Y17_N24
\inst7|inst1|mem~342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~342_combout\ = (\inst7|inst1|mem~340_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~310_combout\ & \inst7|inst1|mem~341_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst1|mem~310_combout\,
	datac => \inst7|inst1|mem~341_combout\,
	datad => \inst7|inst1|mem~340_combout\,
	combout => \inst7|inst1|mem~342_combout\);

-- Location: LCCOMB_X22_Y17_N20
\inst7|inst1|mem~337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~337_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~337_combout\);

-- Location: LCCOMB_X22_Y17_N26
\inst7|inst1|mem~338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~338_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst1|mem~337_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~337_combout\,
	combout => \inst7|inst1|mem~338_combout\);

-- Location: LCCOMB_X15_Y21_N12
\inst7|inst1|mem~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~128_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~128_combout\);

-- Location: LCCOMB_X22_Y17_N2
\inst7|inst1|mem~336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~336_combout\ = (\inst7|inst1|mem~128_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst1|mem~320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~128_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~320_combout\,
	combout => \inst7|inst1|mem~336_combout\);

-- Location: LCCOMB_X22_Y17_N0
\inst7|inst1|mem~339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~339_combout\ = (\inst7|inst1|mem~165_combout\ & (\inst10|Equal0~1_combout\ & ((\inst7|inst1|mem~338_combout\) # (\inst7|inst1|mem~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~338_combout\,
	datab => \inst7|inst1|mem~165_combout\,
	datac => \inst10|Equal0~1_combout\,
	datad => \inst7|inst1|mem~336_combout\,
	combout => \inst7|inst1|mem~339_combout\);

-- Location: LCCOMB_X22_Y17_N28
\inst7|inst1|mem~344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~344_combout\ = (\inst10|Equal0~2_combout\ & ((\inst7|inst1|mem~339_combout\) # ((\inst7|inst1|mem~343_combout\ & \inst7|inst1|mem~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~343_combout\,
	datab => \inst7|inst1|mem~342_combout\,
	datac => \inst10|Equal0~2_combout\,
	datad => \inst7|inst1|mem~339_combout\,
	combout => \inst7|inst1|mem~344_combout\);

-- Location: FF_X22_Y17_N29
\inst7|inst2|RA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~344_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|RA\(2));

-- Location: LCCOMB_X21_Y20_N10
\AUX|R15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|R15~0_combout\ = (\AUX|data_out\(15)) # ((\inst7|inst2|RA\(0)) # ((\inst7|inst2|RA\(1)) # (\inst7|inst2|RA\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(15),
	datab => \inst7|inst2|RA\(0),
	datac => \inst7|inst2|RA\(1),
	datad => \inst7|inst2|RA\(2),
	combout => \AUX|R15~0_combout\);

-- Location: LCCOMB_X21_Y20_N24
\AUX|data_out[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out[15]~0_combout\ = ((\inst7|inst2|RA\(1) & \inst7|inst2|RA\(0))) # (!\inst7|inst2|RA\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|RA\(1),
	datab => \inst7|inst2|RA\(0),
	datad => \inst7|inst2|RA\(2),
	combout => \AUX|data_out[15]~0_combout\);

-- Location: LCCOMB_X22_Y21_N24
\AUX|Equal7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Equal7~0_combout\ = (!\inst7|inst2|RA\(2) & (\inst7|inst2|RA\(0) & !\inst7|inst2|RA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|RA\(2),
	datac => \inst7|inst2|RA\(0),
	datad => \inst7|inst2|RA\(1),
	combout => \AUX|Equal7~0_combout\);

-- Location: LCCOMB_X27_Y21_N22
\AUX|data_out~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~22_combout\ = (!\inst7|inst2|RA\(2) & (\inst7|inst2|RA\(0) $ (\inst7|inst2|RA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|RA\(0),
	datac => \inst7|inst2|RA\(1),
	datad => \inst7|inst2|RA\(2),
	combout => \AUX|data_out~22_combout\);

-- Location: LCCOMB_X22_Y21_N2
\AUX|data_out[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out[7]~19_combout\ = (\inst7|inst2|RA\(2) & (\inst7|inst2|RA\(0) $ (!\inst7|inst2|RA\(1)))) # (!\inst7|inst2|RA\(2) & ((!\inst7|inst2|RA\(1)) # (!\inst7|inst2|RA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|RA\(2),
	datac => \inst7|inst2|RA\(0),
	datad => \inst7|inst2|RA\(1),
	combout => \AUX|data_out[7]~19_combout\);

-- Location: LCCOMB_X22_Y21_N26
\AUX|data_out[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out[15]~1_combout\ = (\inst7|inst2|RA\(2) & \inst7|inst2|RA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|RA\(2),
	datad => \inst7|inst2|RA\(1),
	combout => \AUX|data_out[15]~1_combout\);

-- Location: LCCOMB_X30_Y21_N0
\AUX|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~0_combout\ = \AUX|data_out\(0) $ (VCC)
-- \AUX|Add0~1\ = CARRY(\AUX|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUX|data_out\(0),
	datad => VCC,
	combout => \AUX|Add0~0_combout\,
	cout => \AUX|Add0~1\);

-- Location: LCCOMB_X26_Y21_N26
\AUX|R0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|R0~0_combout\ = (\inst7|inst2|RA\(1)) # ((\inst7|inst2|RA\(0)) # ((\inst7|inst2|RA\(2)) # (\AUX|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|RA\(1),
	datab => \inst7|inst2|RA\(0),
	datac => \inst7|inst2|RA\(2),
	datad => \AUX|data_out\(0),
	combout => \AUX|R0~0_combout\);

-- Location: LCCOMB_X16_Y23_N20
\inst7|inst1|mem~490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~490_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~490_combout\);

-- Location: LCCOMB_X17_Y23_N16
\inst7|inst1|mem~491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~491_combout\ = (\inst7|inst1|mem~490_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~490_combout\,
	combout => \inst7|inst1|mem~491_combout\);

-- Location: LCCOMB_X16_Y23_N14
\inst7|inst1|mem~486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~486_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~486_combout\);

-- Location: LCCOMB_X16_Y23_N26
\inst7|inst1|mem~487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~487_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst1|mem~486_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~486_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~487_combout\);

-- Location: LCCOMB_X19_Y18_N2
\inst7|inst1|mem~492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~492_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~492_combout\);

-- Location: LCCOMB_X19_Y18_N20
\inst7|inst1|mem~493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~493_combout\ = ((!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # (!\inst7|inst1|mem~492_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~492_combout\,
	combout => \inst7|inst1|mem~493_combout\);

-- Location: LCCOMB_X16_Y23_N18
\inst7|inst1|mem~488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~488_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~488_combout\);

-- Location: LCCOMB_X16_Y23_N16
\inst7|inst1|mem~489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~489_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # 
-- (!\inst7|inst1|mem~488_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~488_combout\,
	combout => \inst7|inst1|mem~489_combout\);

-- Location: LCCOMB_X22_Y23_N6
\inst7|inst1|mem~494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~494_combout\ = (!\inst7|inst1|mem~491_combout\ & (!\inst7|inst1|mem~487_combout\ & (!\inst7|inst1|mem~493_combout\ & !\inst7|inst1|mem~489_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~491_combout\,
	datab => \inst7|inst1|mem~487_combout\,
	datac => \inst7|inst1|mem~493_combout\,
	datad => \inst7|inst1|mem~489_combout\,
	combout => \inst7|inst1|mem~494_combout\);

-- Location: FF_X22_Y23_N7
\inst7|inst2|nRW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~494_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nRW~q\);

-- Location: LCCOMB_X21_Y17_N0
\inst7|inst1|mem~495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~495_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~187_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst1|mem~187_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~495_combout\);

-- Location: LCCOMB_X19_Y16_N12
\inst7|inst1|mem~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~226_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~226_combout\);

-- Location: LCCOMB_X21_Y19_N14
\inst7|inst1|mem~496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~496_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~492_combout\ & \inst7|inst1|mem~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst1|mem~492_combout\,
	datad => \inst7|inst1|mem~226_combout\,
	combout => \inst7|inst1|mem~496_combout\);

-- Location: LCCOMB_X19_Y17_N26
\inst7|inst5|$00000|auto_generated|result_node[1]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\ = (\inst7|inst4|valor_interno\(1) & (!\inst7|inst3|Mux0~2_combout\ & ((\inst7|inst2|instruccion\(0)) # (!\inst7|inst2|instruccion\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(1),
	datab => \inst7|inst2|instruccion\(1),
	datac => \inst7|inst2|instruccion\(0),
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\);

-- Location: LCCOMB_X16_Y19_N4
\inst7|inst1|mem~497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~497_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~497_combout\);

-- Location: LCCOMB_X16_Y19_N20
\inst7|inst1|mem~498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~498_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~498_combout\);

-- Location: LCCOMB_X16_Y19_N14
\inst7|inst1|mem~499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~499_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~497_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (((\inst7|inst1|mem~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~497_combout\,
	datad => \inst7|inst1|mem~498_combout\,
	combout => \inst7|inst1|mem~499_combout\);

-- Location: LCCOMB_X22_Y23_N8
\inst7|inst1|mem~500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~500_combout\ = (\inst7|inst1|mem~495_combout\ & ((\inst7|inst1|mem~496_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst1|mem~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~495_combout\,
	datac => \inst7|inst1|mem~496_combout\,
	datad => \inst7|inst1|mem~499_combout\,
	combout => \inst7|inst1|mem~500_combout\);

-- Location: FF_X22_Y23_N9
\inst7|inst2|BD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~500_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|BD~q\);

-- Location: LCCOMB_X22_Y23_N26
\bufferAlta|PortR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bufferAlta|PortR~0_combout\ = (!\inst7|inst2|nRW~q\ & !\inst7|inst2|BD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nRW~q\,
	datad => \inst7|inst2|BD~q\,
	combout => \bufferAlta|PortR~0_combout\);

-- Location: LCCOMB_X23_Y19_N30
\inst7|inst1|mem~362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~362_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~362_combout\);

-- Location: LCCOMB_X21_Y18_N26
\inst7|inst1|mem~440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~440_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~129_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst1|mem~362_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~129_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~362_combout\,
	combout => \inst7|inst1|mem~440_combout\);

-- Location: LCCOMB_X21_Y18_N28
\inst7|inst1|mem~441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~441_combout\ = (\inst7|inst1|mem~440_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~440_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~441_combout\);

-- Location: LCCOMB_X15_Y19_N12
\inst7|inst1|mem~437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~437_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~437_combout\);

-- Location: LCCOMB_X15_Y19_N14
\inst7|inst1|mem~782\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~782_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst1|mem~437_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst1|mem~437_combout\,
	combout => \inst7|inst1|mem~782_combout\);

-- Location: LCCOMB_X16_Y21_N10
\inst7|inst1|mem~438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~438_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- \inst7|inst1|mem~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~205_combout\,
	combout => \inst7|inst1|mem~438_combout\);

-- Location: LCCOMB_X20_Y19_N16
\inst7|inst1|mem~439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~439_combout\ = (\inst7|inst1|mem~199_combout\ & ((\inst7|inst1|mem~782_combout\) # ((\inst10|Equal0~1_combout\ & \inst7|inst1|mem~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~782_combout\,
	datab => \inst7|inst1|mem~199_combout\,
	datac => \inst10|Equal0~1_combout\,
	datad => \inst7|inst1|mem~438_combout\,
	combout => \inst7|inst1|mem~439_combout\);

-- Location: LCCOMB_X21_Y21_N8
\inst7|inst1|mem~442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~442_combout\ = (\inst10|Equal0~2_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst1|mem~441_combout\) # (\inst7|inst1|mem~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~441_combout\,
	datab => \inst10|Equal0~2_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~439_combout\,
	combout => \inst7|inst1|mem~442_combout\);

-- Location: FF_X21_Y21_N9
\inst7|inst2|EB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~442_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|EB\(0));

-- Location: LCCOMB_X17_Y23_N28
\inst7|inst1|mem~483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~483_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~483_combout\);

-- Location: LCCOMB_X17_Y23_N6
\inst7|inst1|mem~484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~484_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # (!\inst7|inst1|mem~184_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~483_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~483_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~184_combout\,
	combout => \inst7|inst1|mem~484_combout\);

-- Location: LCCOMB_X16_Y22_N12
\inst7|inst1|mem~780\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~780_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~780_combout\);

-- Location: LCCOMB_X22_Y23_N4
\inst7|inst1|mem~485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~485_combout\ = (!\inst7|inst1|mem~484_combout\ & (\inst7|inst1|mem~224_combout\ & \inst7|inst1|mem~780_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~484_combout\,
	datac => \inst7|inst1|mem~224_combout\,
	datad => \inst7|inst1|mem~780_combout\,
	combout => \inst7|inst1|mem~485_combout\);

-- Location: FF_X22_Y23_N5
\inst7|inst2|nHB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~485_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nHB~q\);

-- Location: LCCOMB_X19_Y18_N8
\inst7|inst1|mem~363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~363_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~363_combout\);

-- Location: LCCOMB_X19_Y18_N30
\inst7|inst1|mem~432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~432_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~279_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst1|mem~279_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~432_combout\);

-- Location: LCCOMB_X19_Y18_N6
\inst7|inst1|mem~433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~433_combout\ = (\inst7|inst1|mem~432_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst10|Equal0~1_combout\ & \inst7|inst1|mem~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst10|Equal0~1_combout\,
	datac => \inst7|inst1|mem~432_combout\,
	datad => \inst7|inst1|mem~161_combout\,
	combout => \inst7|inst1|mem~433_combout\);

-- Location: LCCOMB_X21_Y21_N6
\inst7|inst1|mem~434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~434_combout\ = (\inst7|inst1|mem~363_combout\ & (\inst10|Equal0~2_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~433_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~363_combout\,
	datab => \inst10|Equal0~2_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~433_combout\,
	combout => \inst7|inst1|mem~434_combout\);

-- Location: FF_X21_Y21_N7
\inst7|inst2|nWB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~434_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nWB~q\);

-- Location: LCCOMB_X20_Y18_N8
\inst7|inst1|mem~435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~435_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~435_combout\);

-- Location: LCCOMB_X20_Y18_N14
\inst7|inst1|mem~436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~436_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~435_combout\ & (\inst7|inst1|mem~759_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~435_combout\,
	datac => \inst7|inst1|mem~759_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~436_combout\);

-- Location: FF_X20_Y18_N15
\inst7|inst2|EB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~436_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|EB\(1));

-- Location: LCCOMB_X22_Y23_N28
\inst1|Yupa[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~9_combout\ = (\inst7|inst2|nHB~q\) # ((\inst7|inst2|EB\(0) & (!\inst7|inst2|nWB~q\ & !\inst7|inst2|EB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datab => \inst7|inst2|nHB~q\,
	datac => \inst7|inst2|nWB~q\,
	datad => \inst7|inst2|EB\(1),
	combout => \inst1|Yupa[0]~9_combout\);

-- Location: LCCOMB_X22_Y17_N30
\inst7|inst1|mem~459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~459_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ $ (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst1|mem~165_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst1|mem~165_combout\,
	combout => \inst7|inst1|mem~459_combout\);

-- Location: LCCOMB_X22_Y17_N8
\inst7|inst1|mem~457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~457_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~457_combout\);

-- Location: LCCOMB_X22_Y17_N4
\inst7|inst1|mem~458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~458_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst1|mem~457_combout\ & ((!\inst7|inst1|mem~386_combout\) # (!\inst7|inst1|mem~310_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (((!\inst7|inst1|mem~386_combout\)) # (!\inst7|inst1|mem~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst1|mem~310_combout\,
	datac => \inst7|inst1|mem~457_combout\,
	datad => \inst7|inst1|mem~386_combout\,
	combout => \inst7|inst1|mem~458_combout\);

-- Location: LCCOMB_X22_Y17_N12
\inst7|inst1|mem~461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~461_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~459_combout\) # ((\inst7|inst1|mem~458_combout\) # (!\inst7|inst1|mem~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~459_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~458_combout\,
	datad => \inst7|inst1|mem~460_combout\,
	combout => \inst7|inst1|mem~461_combout\);

-- Location: LCCOMB_X15_Y19_N18
\inst7|inst1|mem~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~231_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~231_combout\);

-- Location: LCCOMB_X15_Y18_N8
\inst7|inst1|mem~455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~455_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # 
-- (!\inst7|inst1|mem~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~187_combout\,
	combout => \inst7|inst1|mem~455_combout\);

-- Location: LCCOMB_X15_Y18_N2
\inst7|inst1|mem~783\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~783_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst1|mem~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~226_combout\,
	combout => \inst7|inst1|mem~783_combout\);

-- Location: LCCOMB_X15_Y18_N18
\inst7|inst1|mem~456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~456_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~455_combout\) # ((!\inst7|inst1|mem~751_combout\ & !\inst7|inst1|mem~783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~751_combout\,
	datac => \inst7|inst1|mem~455_combout\,
	datad => \inst7|inst1|mem~783_combout\,
	combout => \inst7|inst1|mem~456_combout\);

-- Location: LCCOMB_X17_Y22_N8
\inst7|inst1|mem~462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~462_combout\ = (\inst7|inst1|mem~137_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~137_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~462_combout\);

-- Location: LCCOMB_X15_Y21_N4
\inst7|inst1|mem~473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~473_combout\ = (\inst7|inst1|mem~205_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~260_combout\ & \inst7|inst1|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~205_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst1|mem~260_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~473_combout\);

-- Location: LCCOMB_X15_Y21_N24
\inst7|inst1|mem~463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~463_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~463_combout\);

-- Location: LCCOMB_X15_Y21_N26
\inst7|inst1|mem~464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~464_combout\ = (((!\inst7|inst1|mem~279_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst1|mem~463_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~463_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~279_combout\,
	combout => \inst7|inst1|mem~464_combout\);

-- Location: LCCOMB_X15_Y21_N14
\inst7|inst1|mem~468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~468_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~468_combout\);

-- Location: LCCOMB_X15_Y21_N28
\inst7|inst1|mem~469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~469_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ $ (\inst7|inst1|mem~468_combout\)) # (!\inst7|inst1|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~468_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~469_combout\);

-- Location: LCCOMB_X15_Y21_N22
\inst7|inst1|mem~466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~466_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst1|mem~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~128_combout\,
	combout => \inst7|inst1|mem~466_combout\);

-- Location: LCCOMB_X15_Y21_N0
\inst7|inst1|mem~465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~465_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~465_combout\);

-- Location: LCCOMB_X15_Y21_N8
\inst7|inst1|mem~467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~467_combout\ = ((!\inst7|inst1|mem~466_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # (!\inst7|inst1|mem~465_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~466_combout\,
	datad => \inst7|inst1|mem~465_combout\,
	combout => \inst7|inst1|mem~467_combout\);

-- Location: LCCOMB_X15_Y21_N10
\inst7|inst1|mem~470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~470_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~228_combout\,
	combout => \inst7|inst1|mem~470_combout\);

-- Location: LCCOMB_X15_Y21_N20
\inst7|inst1|mem~471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~471_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~469_combout\ & ((!\inst7|inst1|mem~470_combout\))) # (!\inst7|inst1|mem~469_combout\ & (\inst7|inst1|mem~467_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~469_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~469_combout\,
	datac => \inst7|inst1|mem~467_combout\,
	datad => \inst7|inst1|mem~470_combout\,
	combout => \inst7|inst1|mem~471_combout\);

-- Location: LCCOMB_X15_Y21_N18
\inst7|inst1|mem~472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~472_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst1|mem~464_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~464_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~471_combout\,
	combout => \inst7|inst1|mem~472_combout\);

-- Location: LCCOMB_X15_Y21_N6
\inst7|inst1|mem~474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~474_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst1|mem~472_combout\ & ((!\inst7|inst1|mem~473_combout\))) # (!\inst7|inst1|mem~472_combout\ & (!\inst7|inst1|mem~462_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (((\inst7|inst1|mem~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst1|mem~462_combout\,
	datac => \inst7|inst1|mem~473_combout\,
	datad => \inst7|inst1|mem~472_combout\,
	combout => \inst7|inst1|mem~474_combout\);

-- Location: LCCOMB_X22_Y21_N4
\inst7|inst1|mem~475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~475_combout\ = (!\inst7|inst1|mem~461_combout\ & (!\inst7|inst1|mem~456_combout\ & ((!\inst7|inst1|mem~474_combout\) # (!\inst7|inst1|mem~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~461_combout\,
	datab => \inst7|inst1|mem~231_combout\,
	datac => \inst7|inst1|mem~456_combout\,
	datad => \inst7|inst1|mem~474_combout\,
	combout => \inst7|inst1|mem~475_combout\);

-- Location: FF_X22_Y21_N5
\inst7|inst2|nERA0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~475_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nERA0~q\);

-- Location: LCCOMB_X22_Y21_N10
\AUX|TRI_STATE_D~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|TRI_STATE_D~0_combout\ = (!\inst7|inst2|RA\(2) & (\inst7|inst2|nERA0~q\ & (!\inst7|inst2|RA\(0) & !\inst7|inst2|RA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|RA\(2),
	datab => \inst7|inst2|nERA0~q\,
	datac => \inst7|inst2|RA\(0),
	datad => \inst7|inst2|RA\(1),
	combout => \AUX|TRI_STATE_D~0_combout\);

-- Location: LCCOMB_X18_Y23_N16
\inst7|inst1|mem~522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~522_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # ((!\inst10|Equal0~1_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))) # (!\inst7|inst1|mem~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~129_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst10|Equal0~1_combout\,
	combout => \inst7|inst1|mem~522_combout\);

-- Location: LCCOMB_X18_Y23_N12
\inst7|inst1|mem~518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~518_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~518_combout\);

-- Location: LCCOMB_X18_Y23_N22
\inst7|inst1|mem~519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~519_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ $ (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)) # 
-- (!\inst7|inst1|mem~518_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~518_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~519_combout\);

-- Location: LCCOMB_X15_Y19_N26
\inst7|inst1|mem~520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~520_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~520_combout\);

-- Location: LCCOMB_X15_Y19_N22
\inst7|inst1|mem~521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~521_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (((!\inst7|inst1|mem~251_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((!\inst7|inst1|mem~251_combout\ & !\inst7|inst1|mem~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~251_combout\,
	datad => \inst7|inst1|mem~520_combout\,
	combout => \inst7|inst1|mem~521_combout\);

-- Location: LCCOMB_X19_Y23_N24
\inst7|inst1|mem~523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~523_combout\ = (!\inst7|inst1|mem~519_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((!\inst7|inst1|mem~521_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- (!\inst7|inst1|mem~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~522_combout\,
	datab => \inst7|inst1|mem~519_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~521_combout\,
	combout => \inst7|inst1|mem~523_combout\);

-- Location: FF_X19_Y23_N25
\inst7|inst2|nWA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~523_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nWA~q\);

-- Location: LCCOMB_X14_Y20_N24
\inst7|inst1|mem~503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~503_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # 
-- (!\inst7|inst1|mem~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst1|mem~502_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~503_combout\);

-- Location: LCCOMB_X15_Y18_N4
\inst7|inst1|mem~506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~506_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # 
-- (!\inst7|inst1|mem~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~187_combout\,
	combout => \inst7|inst1|mem~506_combout\);

-- Location: LCCOMB_X15_Y18_N6
\inst7|inst1|mem~507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~507_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~507_combout\);

-- Location: LCCOMB_X15_Y18_N0
\inst7|inst1|mem~508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~508_combout\ = (\inst7|inst1|mem~506_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # (!\inst7|inst1|mem~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~506_combout\,
	datad => \inst7|inst1|mem~507_combout\,
	combout => \inst7|inst1|mem~508_combout\);

-- Location: LCCOMB_X16_Y17_N4
\inst7|inst1|mem~784\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~784_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- (((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~784_combout\);

-- Location: LCCOMB_X20_Y16_N0
\inst7|inst1|mem~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~144_combout\ = \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~144_combout\);

-- Location: LCCOMB_X16_Y17_N8
\inst7|inst1|mem~504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~504_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~784_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & !\inst7|inst1|mem~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~784_combout\,
	datad => \inst7|inst1|mem~144_combout\,
	combout => \inst7|inst1|mem~504_combout\);

-- Location: LCCOMB_X15_Y19_N24
\inst7|inst1|mem~402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~402_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~402_combout\);

-- Location: LCCOMB_X16_Y19_N26
\inst7|inst1|mem~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~270_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~270_combout\);

-- Location: LCCOMB_X15_Y19_N4
\inst7|inst1|mem~505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~505_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\) # (\inst7|inst1|mem~270_combout\)) # (!\inst7|inst1|mem~402_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~402_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~270_combout\,
	combout => \inst7|inst1|mem~505_combout\);

-- Location: LCCOMB_X15_Y19_N6
\inst7|inst1|mem~509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~509_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst1|mem~508_combout\) # ((\inst7|inst1|mem~504_combout\) # (\inst7|inst1|mem~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst1|mem~508_combout\,
	datac => \inst7|inst1|mem~504_combout\,
	datad => \inst7|inst1|mem~505_combout\,
	combout => \inst7|inst1|mem~509_combout\);

-- Location: LCCOMB_X15_Y19_N2
\inst7|inst1|mem~514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~514_combout\ = (\inst7|inst1|mem~362_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # ((\inst7|inst1|mem~513_combout\) # (\inst7|inst1|mem~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~362_combout\,
	datac => \inst7|inst1|mem~513_combout\,
	datad => \inst7|inst1|mem~509_combout\,
	combout => \inst7|inst1|mem~514_combout\);

-- Location: LCCOMB_X14_Y20_N0
\inst7|inst1|mem~517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~517_combout\ = (!\inst7|inst1|mem~503_combout\ & (!\inst7|inst1|mem~516_combout\ & !\inst7|inst1|mem~514_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~503_combout\,
	datac => \inst7|inst1|mem~516_combout\,
	datad => \inst7|inst1|mem~514_combout\,
	combout => \inst7|inst1|mem~517_combout\);

-- Location: FF_X14_Y20_N1
\inst7|inst2|nOEUPA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~517_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nOEUPA~q\);

-- Location: LCCOMB_X22_Y23_N2
\inst1|Yupa[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~8_combout\ = (\inst7|inst2|nOEUPA~q\) # ((!\inst7|inst2|EA\(1) & (\inst7|inst2|EA\(0) & !\inst7|inst2|nWA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(1),
	datab => \inst7|inst2|EA\(0),
	datac => \inst7|inst2|nWA~q\,
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa[0]~8_combout\);

-- Location: LCCOMB_X22_Y23_N18
\inst1|Yupa[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~10_combout\ = (\bufferAlta|PortR~0_combout\) # ((\inst1|Yupa[0]~9_combout\) # ((\AUX|TRI_STATE_D~0_combout\) # (\inst1|Yupa[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferAlta|PortR~0_combout\,
	datab => \inst1|Yupa[0]~9_combout\,
	datac => \AUX|TRI_STATE_D~0_combout\,
	datad => \inst1|Yupa[0]~8_combout\,
	combout => \inst1|Yupa[0]~10_combout\);

-- Location: LCCOMB_X20_Y18_N16
\inst7|inst1|mem~760\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~760_combout\ = (\inst7|inst1|mem~759_combout\ & (\inst7|inst1|mem~140_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~759_combout\,
	datab => \inst7|inst1|mem~140_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~760_combout\);

-- Location: FF_X20_Y18_N17
\inst7|inst2|X[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~760_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|X\(1));

-- Location: LCCOMB_X17_Y20_N12
\inst7|inst1|mem~758\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~758_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~758_combout\);

-- Location: LCCOMB_X18_Y19_N16
\inst7|inst1|mem~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~235_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~235_combout\);

-- Location: LCCOMB_X18_Y23_N18
\inst7|inst1|mem~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~232_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst1|mem~231_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~231_combout\,
	combout => \inst7|inst1|mem~232_combout\);

-- Location: LCCOMB_X18_Y19_N22
\inst7|inst1|mem~757\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~757_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~234_combout\ & \inst7|inst1|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~234_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~757_combout\);

-- Location: LCCOMB_X18_Y19_N12
\inst7|inst1|mem~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~236_combout\ = (\inst7|inst1|mem~232_combout\ & ((\inst7|inst1|mem~757_combout\) # ((\inst7|inst1|mem~758_combout\ & \inst7|inst1|mem~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~758_combout\,
	datab => \inst7|inst1|mem~235_combout\,
	datac => \inst7|inst1|mem~232_combout\,
	datad => \inst7|inst1|mem~757_combout\,
	combout => \inst7|inst1|mem~236_combout\);

-- Location: FF_X18_Y19_N13
\inst7|inst2|X[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~236_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|X\(2));

-- Location: LCCOMB_X18_Y21_N30
\inst7|inst1|mem~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~223_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~223_combout\);

-- Location: LCCOMB_X19_Y18_N16
\inst7|inst1|mem~791\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~791_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- \inst7|inst1|mem~223_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~223_combout\,
	combout => \inst7|inst1|mem~791_combout\);

-- Location: LCCOMB_X19_Y18_N14
\inst7|inst1|mem~655\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~655_combout\ = (\inst7|inst1|mem~135_combout\ & (\inst10|Equal0~2_combout\ & (\inst7|inst1|mem~129_combout\ & \inst7|inst1|mem~791_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~135_combout\,
	datab => \inst10|Equal0~2_combout\,
	datac => \inst7|inst1|mem~129_combout\,
	datad => \inst7|inst1|mem~791_combout\,
	combout => \inst7|inst1|mem~655_combout\);

-- Location: FF_X19_Y18_N15
\inst7|inst2|enaY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~655_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|enaY~q\);

-- Location: LCCOMB_X19_Y20_N30
\inst10|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|Equal0~3_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~223_combout\ & \inst10|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~223_combout\,
	datad => \inst10|Equal0~0_combout\,
	combout => \inst10|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y20_N0
\inst10|process_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|process_1~0_combout\ = (\inst7|inst2|enaY~q\ & (((!\inst10|Equal0~3_combout\) # (!\inst10|Equal0~2_combout\)) # (!\inst10|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~1_combout\,
	datab => \inst7|inst2|enaY~q\,
	datac => \inst10|Equal0~2_combout\,
	datad => \inst10|Equal0~3_combout\,
	combout => \inst10|process_1~0_combout\);

-- Location: LCCOMB_X16_Y20_N2
\inst10|data_out~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|data_out~0_combout\ = \inst7|inst2|enaY~q\ $ (((\inst10|Equal0~3_combout\ & (\inst10|Equal0~2_combout\ & \inst10|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~3_combout\,
	datab => \inst10|Equal0~2_combout\,
	datac => \inst7|inst2|enaY~q\,
	datad => \inst10|Equal0~1_combout\,
	combout => \inst10|data_out~0_combout\);

-- Location: LCCOMB_X19_Y20_N10
\inst10|data_out\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst10|data_out~combout\ = (\inst10|data_out~0_combout\ & (\inst10|process_1~0_combout\)) # (!\inst10|data_out~0_combout\ & ((\inst10|data_out~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|process_1~0_combout\,
	datab => \inst10|data_out~combout\,
	datad => \inst10|data_out~0_combout\,
	combout => \inst10|data_out~combout\);

-- Location: LCCOMB_X19_Y20_N26
\Y|TRI_STATE_C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|TRI_STATE_C~0_combout\ = (!\inst7|inst2|X\(0) & (!\inst7|inst2|X\(1) & (!\inst7|inst2|X\(2) & \inst10|data_out~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(0),
	datab => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	datad => \inst10|data_out~combout\,
	combout => \Y|TRI_STATE_C~0_combout\);

-- Location: LCCOMB_X18_Y24_N22
\X|data_out[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~1_combout\ = (\inst7|inst2|X\(2) & (\inst7|inst2|X\(1) $ (!\inst7|inst2|X\(0)))) # (!\inst7|inst2|X\(2) & ((!\inst7|inst2|X\(0)) # (!\inst7|inst2|X\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|X\(2),
	datac => \inst7|inst2|X\(1),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[7]~1_combout\);

-- Location: LCCOMB_X18_Y24_N8
\Y|Equal7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Equal7~0_combout\ = (!\inst7|inst2|X\(1) & (!\inst7|inst2|X\(2) & \inst7|inst2|X\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	datad => \inst7|inst2|X\(0),
	combout => \Y|Equal7~0_combout\);

-- Location: LCCOMB_X20_Y25_N0
\Y|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~0_combout\ = \Y|data_out\(0) $ (VCC)
-- \Y|Add0~1\ = CARRY(\Y|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Y|data_out\(0),
	datad => VCC,
	combout => \Y|Add0~0_combout\,
	cout => \Y|Add0~1\);

-- Location: LCCOMB_X20_Y25_N2
\Y|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~2_combout\ = (\Y|data_out\(1) & ((\Y|Equal7~0_combout\ & (!\Y|Add0~1\)) # (!\Y|Equal7~0_combout\ & (\Y|Add0~1\ & VCC)))) # (!\Y|data_out\(1) & ((\Y|Equal7~0_combout\ & ((\Y|Add0~1\) # (GND))) # (!\Y|Equal7~0_combout\ & (!\Y|Add0~1\))))
-- \Y|Add0~3\ = CARRY((\Y|data_out\(1) & (\Y|Equal7~0_combout\ & !\Y|Add0~1\)) # (!\Y|data_out\(1) & ((\Y|Equal7~0_combout\) # (!\Y|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(1),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \Y|Add0~1\,
	combout => \Y|Add0~2_combout\,
	cout => \Y|Add0~3\);

-- Location: LCCOMB_X18_Y24_N20
\X|data_out~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~2_combout\ = (!\inst7|inst2|X\(2) & (\inst7|inst2|X\(1) $ (\inst7|inst2|X\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|X\(2),
	datac => \inst7|inst2|X\(1),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out~2_combout\);

-- Location: LCCOMB_X20_Y25_N4
\Y|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~4_combout\ = ((\Y|data_out\(2) $ (\Y|Equal7~0_combout\ $ (\Y|Add0~3\)))) # (GND)
-- \Y|Add0~5\ = CARRY((\Y|data_out\(2) & ((!\Y|Add0~3\) # (!\Y|Equal7~0_combout\))) # (!\Y|data_out\(2) & (!\Y|Equal7~0_combout\ & !\Y|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(2),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \Y|Add0~3\,
	combout => \Y|Add0~4_combout\,
	cout => \Y|Add0~5\);

-- Location: LCCOMB_X20_Y25_N6
\Y|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~6_combout\ = (\Y|data_out\(3) & ((\Y|Equal7~0_combout\ & (!\Y|Add0~5\)) # (!\Y|Equal7~0_combout\ & (\Y|Add0~5\ & VCC)))) # (!\Y|data_out\(3) & ((\Y|Equal7~0_combout\ & ((\Y|Add0~5\) # (GND))) # (!\Y|Equal7~0_combout\ & (!\Y|Add0~5\))))
-- \Y|Add0~7\ = CARRY((\Y|data_out\(3) & (\Y|Equal7~0_combout\ & !\Y|Add0~5\)) # (!\Y|data_out\(3) & ((\Y|Equal7~0_combout\) # (!\Y|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(3),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \Y|Add0~5\,
	combout => \Y|Add0~6_combout\,
	cout => \Y|Add0~7\);

-- Location: LCCOMB_X20_Y25_N8
\Y|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~8_combout\ = ((\Y|data_out\(4) $ (\Y|Equal7~0_combout\ $ (\Y|Add0~7\)))) # (GND)
-- \Y|Add0~9\ = CARRY((\Y|data_out\(4) & ((!\Y|Add0~7\) # (!\Y|Equal7~0_combout\))) # (!\Y|data_out\(4) & (!\Y|Equal7~0_combout\ & !\Y|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(4),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \Y|Add0~7\,
	combout => \Y|Add0~8_combout\,
	cout => \Y|Add0~9\);

-- Location: LCCOMB_X20_Y25_N10
\Y|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~10_combout\ = (\Y|data_out\(5) & ((\Y|Equal7~0_combout\ & (!\Y|Add0~9\)) # (!\Y|Equal7~0_combout\ & (\Y|Add0~9\ & VCC)))) # (!\Y|data_out\(5) & ((\Y|Equal7~0_combout\ & ((\Y|Add0~9\) # (GND))) # (!\Y|Equal7~0_combout\ & (!\Y|Add0~9\))))
-- \Y|Add0~11\ = CARRY((\Y|data_out\(5) & (\Y|Equal7~0_combout\ & !\Y|Add0~9\)) # (!\Y|data_out\(5) & ((\Y|Equal7~0_combout\) # (!\Y|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(5),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \Y|Add0~9\,
	combout => \Y|Add0~10_combout\,
	cout => \Y|Add0~11\);

-- Location: LCCOMB_X20_Y25_N12
\Y|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~12_combout\ = ((\Y|data_out\(6) $ (\Y|Equal7~0_combout\ $ (\Y|Add0~11\)))) # (GND)
-- \Y|Add0~13\ = CARRY((\Y|data_out\(6) & ((!\Y|Add0~11\) # (!\Y|Equal7~0_combout\))) # (!\Y|data_out\(6) & (!\Y|Equal7~0_combout\ & !\Y|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(6),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \Y|Add0~11\,
	combout => \Y|Add0~12_combout\,
	cout => \Y|Add0~13\);

-- Location: LCCOMB_X20_Y25_N14
\Y|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~14_combout\ = (\Y|data_out\(7) & ((\Y|Equal7~0_combout\ & (!\Y|Add0~13\)) # (!\Y|Equal7~0_combout\ & (\Y|Add0~13\ & VCC)))) # (!\Y|data_out\(7) & ((\Y|Equal7~0_combout\ & ((\Y|Add0~13\) # (GND))) # (!\Y|Equal7~0_combout\ & (!\Y|Add0~13\))))
-- \Y|Add0~15\ = CARRY((\Y|data_out\(7) & (\Y|Equal7~0_combout\ & !\Y|Add0~13\)) # (!\Y|data_out\(7) & ((\Y|Equal7~0_combout\) # (!\Y|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(7),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \Y|Add0~13\,
	combout => \Y|Add0~14_combout\,
	cout => \Y|Add0~15\);

-- Location: LCCOMB_X20_Y25_N16
\Y|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~16_combout\ = ((\Y|Equal7~0_combout\ $ (\Y|data_out\(8) $ (\Y|Add0~15\)))) # (GND)
-- \Y|Add0~17\ = CARRY((\Y|Equal7~0_combout\ & (\Y|data_out\(8) & !\Y|Add0~15\)) # (!\Y|Equal7~0_combout\ & ((\Y|data_out\(8)) # (!\Y|Add0~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \Y|data_out\(8),
	datad => VCC,
	cin => \Y|Add0~15\,
	combout => \Y|Add0~16_combout\,
	cout => \Y|Add0~17\);

-- Location: LCCOMB_X20_Y25_N18
\Y|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~18_combout\ = (\Y|Equal7~0_combout\ & ((\Y|data_out\(9) & (!\Y|Add0~17\)) # (!\Y|data_out\(9) & ((\Y|Add0~17\) # (GND))))) # (!\Y|Equal7~0_combout\ & ((\Y|data_out\(9) & (\Y|Add0~17\ & VCC)) # (!\Y|data_out\(9) & (!\Y|Add0~17\))))
-- \Y|Add0~19\ = CARRY((\Y|Equal7~0_combout\ & ((!\Y|Add0~17\) # (!\Y|data_out\(9)))) # (!\Y|Equal7~0_combout\ & (!\Y|data_out\(9) & !\Y|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \Y|data_out\(9),
	datad => VCC,
	cin => \Y|Add0~17\,
	combout => \Y|Add0~18_combout\,
	cout => \Y|Add0~19\);

-- Location: LCCOMB_X20_Y25_N20
\Y|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~20_combout\ = ((\Y|Equal7~0_combout\ $ (\Y|data_out\(10) $ (\Y|Add0~19\)))) # (GND)
-- \Y|Add0~21\ = CARRY((\Y|Equal7~0_combout\ & (\Y|data_out\(10) & !\Y|Add0~19\)) # (!\Y|Equal7~0_combout\ & ((\Y|data_out\(10)) # (!\Y|Add0~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \Y|data_out\(10),
	datad => VCC,
	cin => \Y|Add0~19\,
	combout => \Y|Add0~20_combout\,
	cout => \Y|Add0~21\);

-- Location: LCCOMB_X18_Y24_N24
\X|data_out[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[9]~7_combout\ = ((\inst7|inst2|X\(1) & \inst7|inst2|X\(0))) # (!\inst7|inst2|X\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|X\(2),
	datac => \inst7|inst2|X\(1),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[9]~7_combout\);

-- Location: LCCOMB_X18_Y24_N14
\X|data_out[9]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[9]~0_combout\ = (\inst7|inst2|X\(1) & \inst7|inst2|X\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	combout => \X|data_out[9]~0_combout\);

-- Location: LCCOMB_X21_Y17_N6
\inst7|inst1|mem~357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~357_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~357_combout\);

-- Location: LCCOMB_X21_Y17_N18
\inst7|inst1|mem~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~130_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~130_combout\);

-- Location: LCCOMB_X21_Y17_N12
\inst7|inst1|mem~354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~354_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~354_combout\);

-- Location: LCCOMB_X21_Y17_N26
\inst7|inst1|mem~355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~355_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~355_combout\);

-- Location: LCCOMB_X21_Y17_N4
\inst7|inst1|mem~356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~356_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~354_combout\ & (!\inst7|inst1|mem~355_combout\ & \inst7|inst1|mem~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~354_combout\,
	datac => \inst7|inst1|mem~355_combout\,
	datad => \inst7|inst1|mem~226_combout\,
	combout => \inst7|inst1|mem~356_combout\);

-- Location: LCCOMB_X21_Y17_N16
\inst7|inst1|mem~358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~358_combout\ = (\inst7|inst1|mem~130_combout\ & ((\inst7|inst1|mem~356_combout\) # ((\inst7|inst1|mem~357_combout\ & \inst7|inst1|mem~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~357_combout\,
	datab => \inst7|inst1|mem~130_combout\,
	datac => \inst7|inst1|mem~356_combout\,
	datad => \inst7|inst1|mem~751_combout\,
	combout => \inst7|inst1|mem~358_combout\);

-- Location: LCCOMB_X19_Y18_N28
\inst7|inst1|mem~364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~364_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~364_combout\);

-- Location: LCCOMB_X19_Y18_N18
\inst7|inst1|mem~365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~365_combout\ = (\inst10|Equal0~1_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~363_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- (\inst7|inst1|mem~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~364_combout\,
	datac => \inst7|inst1|mem~363_combout\,
	datad => \inst10|Equal0~1_combout\,
	combout => \inst7|inst1|mem~365_combout\);

-- Location: LCCOMB_X21_Y18_N20
\inst7|inst1|mem~359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~359_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~359_combout\);

-- Location: LCCOMB_X21_Y18_N18
\inst7|inst1|mem~360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~360_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- \inst7|inst1|mem~359_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~359_combout\,
	combout => \inst7|inst1|mem~360_combout\);

-- Location: LCCOMB_X16_Y21_N30
\inst7|inst1|mem~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~132_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~132_combout\);

-- Location: LCCOMB_X21_Y18_N24
\inst7|inst1|mem~361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~361_combout\ = (\inst7|inst1|mem~360_combout\) # ((\inst10|Equal0~1_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst1|mem~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~1_combout\,
	datab => \inst7|inst1|mem~360_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~132_combout\,
	combout => \inst7|inst1|mem~361_combout\);

-- Location: LCCOMB_X22_Y18_N22
\inst7|inst1|mem~366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~366_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst1|mem~362_combout\ & \inst7|inst1|mem~361_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- ((\inst7|inst1|mem~365_combout\) # ((\inst7|inst1|mem~362_combout\ & \inst7|inst1|mem~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~365_combout\,
	datac => \inst7|inst1|mem~362_combout\,
	datad => \inst7|inst1|mem~361_combout\,
	combout => \inst7|inst1|mem~366_combout\);

-- Location: LCCOMB_X22_Y18_N30
\inst7|inst1|mem~773\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~773_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~366_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~366_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~773_combout\);

-- Location: LCCOMB_X19_Y19_N12
\inst7|inst1|mem~373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~373_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~373_combout\);

-- Location: LCCOMB_X19_Y19_N6
\inst7|inst1|mem~374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~374_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst10|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst10|Equal0~4_combout\,
	combout => \inst7|inst1|mem~374_combout\);

-- Location: LCCOMB_X19_Y19_N4
\inst7|inst1|mem~774\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~774_combout\ = (\inst7|inst1|mem~373_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ ((!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))) # (!\inst7|inst1|mem~373_combout\ & 
-- (\inst7|inst1|mem~374_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~373_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~374_combout\,
	combout => \inst7|inst1|mem~774_combout\);

-- Location: LCCOMB_X22_Y18_N4
\inst7|inst1|mem~371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~371_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst1|mem~306_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~306_combout\,
	combout => \inst7|inst1|mem~371_combout\);

-- Location: LCCOMB_X22_Y18_N26
\inst7|inst1|mem~370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~370_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst1|mem~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~128_combout\,
	combout => \inst7|inst1|mem~370_combout\);

-- Location: LCCOMB_X22_Y18_N14
\inst7|inst1|mem~368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~368_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~368_combout\);

-- Location: LCCOMB_X22_Y18_N6
\inst7|inst1|mem~367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~367_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst1|mem~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~161_combout\,
	combout => \inst7|inst1|mem~367_combout\);

-- Location: LCCOMB_X22_Y18_N10
\inst7|inst1|mem~369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~369_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~368_combout\) # (\inst7|inst1|mem~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~368_combout\,
	datad => \inst7|inst1|mem~367_combout\,
	combout => \inst7|inst1|mem~369_combout\);

-- Location: LCCOMB_X22_Y18_N24
\inst7|inst1|mem~372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~372_combout\ = (\inst7|inst1|mem~369_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~371_combout\) # (\inst7|inst1|mem~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~371_combout\,
	datac => \inst7|inst1|mem~370_combout\,
	datad => \inst7|inst1|mem~369_combout\,
	combout => \inst7|inst1|mem~372_combout\);

-- Location: LCCOMB_X22_Y18_N0
\inst7|inst1|mem~375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~375_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((\inst7|inst1|mem~372_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~774_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~774_combout\,
	datad => \inst7|inst1|mem~372_combout\,
	combout => \inst7|inst1|mem~375_combout\);

-- Location: LCCOMB_X22_Y18_N20
\inst7|inst1|mem~376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~376_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst1|mem~375_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~375_combout\,
	combout => \inst7|inst1|mem~376_combout\);

-- Location: LCCOMB_X22_Y18_N2
\inst7|inst1|mem~377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~377_combout\ = (\inst7|inst1|mem~358_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst1|mem~773_combout\) # (\inst7|inst1|mem~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst1|mem~358_combout\,
	datac => \inst7|inst1|mem~773_combout\,
	datad => \inst7|inst1|mem~376_combout\,
	combout => \inst7|inst1|mem~377_combout\);

-- Location: FF_X22_Y18_N3
\inst7|inst2|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~377_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|PC\(0));

-- Location: LCCOMB_X17_Y17_N30
\inst7|inst1|mem~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~267_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~267_combout\);

-- Location: LCCOMB_X21_Y17_N22
\inst7|inst1|mem~378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~378_combout\ = (\inst7|inst1|mem~135_combout\ & (\inst7|inst1|mem~267_combout\ & (\inst7|inst1|mem~226_combout\ & \inst7|inst1|mem~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~135_combout\,
	datab => \inst7|inst1|mem~267_combout\,
	datac => \inst7|inst1|mem~226_combout\,
	datad => \inst7|inst1|mem~137_combout\,
	combout => \inst7|inst1|mem~378_combout\);

-- Location: LCCOMB_X22_Y19_N10
\inst7|inst1|mem~449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~449_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # (\inst10|Equal0~2_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst10|Equal0~2_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~449_combout\);

-- Location: LCCOMB_X21_Y17_N2
\inst7|inst1|mem~450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~450_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~450_combout\);

-- Location: LCCOMB_X22_Y19_N20
\inst7|inst1|mem~451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~451_combout\ = (\inst7|inst1|mem~449_combout\) # ((\inst7|inst1|mem~450_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & !\inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~449_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~129_combout\,
	datad => \inst7|inst1|mem~450_combout\,
	combout => \inst7|inst1|mem~451_combout\);

-- Location: LCCOMB_X23_Y19_N18
\inst7|inst1|mem~446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~446_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~446_combout\);

-- Location: LCCOMB_X23_Y19_N0
\inst7|inst1|mem~447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~447_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # ((\inst7|inst1|mem~446_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~446_combout\,
	combout => \inst7|inst1|mem~447_combout\);

-- Location: LCCOMB_X22_Y19_N18
\inst7|inst1|mem~445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~445_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~445_combout\);

-- Location: LCCOMB_X22_Y19_N24
\inst7|inst1|mem~448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~448_combout\ = (\inst7|inst1|mem~447_combout\) # ((\inst7|inst1|mem~445_combout\) # ((!\inst7|inst1|mem~293_combout\ & \inst7|inst1|mem~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~293_combout\,
	datab => \inst7|inst1|mem~447_combout\,
	datac => \inst7|inst1|mem~445_combout\,
	datad => \inst7|inst1|mem~142_combout\,
	combout => \inst7|inst1|mem~448_combout\);

-- Location: LCCOMB_X22_Y19_N30
\inst7|inst1|mem~443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~443_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~443_combout\);

-- Location: LCCOMB_X22_Y19_N4
\inst7|inst1|mem~444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~444_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (((!\inst7|inst1|mem~443_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst1|mem~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~443_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~205_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~444_combout\);

-- Location: LCCOMB_X22_Y19_N2
\inst7|inst1|mem~452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~452_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~451_combout\) # ((\inst7|inst1|mem~448_combout\) # (\inst7|inst1|mem~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~451_combout\,
	datab => \inst7|inst1|mem~448_combout\,
	datac => \inst7|inst1|mem~444_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~452_combout\);

-- Location: LCCOMB_X17_Y21_N26
\inst7|inst1|mem~453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~453_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~453_combout\);

-- Location: LCCOMB_X22_Y19_N28
\inst7|inst1|mem~454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~454_combout\ = (!\inst7|inst1|mem~452_combout\ & (!\inst7|inst1|mem~453_combout\ & ((\inst7|inst1|mem~378_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~378_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~452_combout\,
	datad => \inst7|inst1|mem~453_combout\,
	combout => \inst7|inst1|mem~454_combout\);

-- Location: FF_X22_Y19_N29
\inst7|inst2|nEPC0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~454_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nEPC0~q\);

-- Location: LCCOMB_X23_Y19_N28
\inst7|inst1|mem~384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~384_combout\ = (\inst7|inst1|mem~136_combout\ & (\inst7|inst1|mem~205_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~136_combout\,
	datab => \inst7|inst1|mem~205_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~384_combout\);

-- Location: LCCOMB_X17_Y19_N8
\inst7|inst1|mem~385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~385_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~135_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~135_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~385_combout\);

-- Location: LCCOMB_X25_Y20_N24
\inst7|inst1|mem~387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~387_combout\ = (\inst7|inst1|mem~384_combout\ & ((\inst7|inst1|mem~385_combout\) # ((\inst7|inst1|mem~386_combout\ & \inst7|inst1|mem~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~386_combout\,
	datab => \inst7|inst1|mem~188_combout\,
	datac => \inst7|inst1|mem~384_combout\,
	datad => \inst7|inst1|mem~385_combout\,
	combout => \inst7|inst1|mem~387_combout\);

-- Location: FF_X25_Y20_N25
\inst7|inst2|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~387_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|PC\(1));

-- Location: LCCOMB_X21_Y17_N8
\inst7|inst1|mem~381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~381_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~381_combout\);

-- Location: LCCOMB_X21_Y17_N14
\inst7|inst1|mem~380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~380_combout\ = (\inst7|inst1|mem~205_combout\ & (\inst7|inst1|mem~379_combout\ & (\inst7|inst1|mem~226_combout\ & \inst7|inst1|mem~354_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~205_combout\,
	datab => \inst7|inst1|mem~379_combout\,
	datac => \inst7|inst1|mem~226_combout\,
	datad => \inst7|inst1|mem~354_combout\,
	combout => \inst7|inst1|mem~380_combout\);

-- Location: LCCOMB_X21_Y17_N30
\inst7|inst1|mem~382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~382_combout\ = (\inst7|inst1|mem~380_combout\) # ((\inst7|inst1|mem~135_combout\ & (\inst7|inst1|mem~381_combout\ & \inst7|inst1|mem~751_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~135_combout\,
	datab => \inst7|inst1|mem~381_combout\,
	datac => \inst7|inst1|mem~380_combout\,
	datad => \inst7|inst1|mem~751_combout\,
	combout => \inst7|inst1|mem~382_combout\);

-- Location: LCCOMB_X25_Y20_N10
\inst7|inst1|mem~383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~383_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~378_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~382_combout\,
	datad => \inst7|inst1|mem~378_combout\,
	combout => \inst7|inst1|mem~383_combout\);

-- Location: FF_X25_Y20_N11
\inst7|inst2|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~383_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|PC\(2));

-- Location: LCCOMB_X22_Y19_N26
\PC|TRI_STATE_D~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|TRI_STATE_D~0_combout\ = (!\inst7|inst2|PC\(0) & (\inst7|inst2|nEPC0~q\ & (!\inst7|inst2|PC\(1) & !\inst7|inst2|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|PC\(0),
	datab => \inst7|inst2|nEPC0~q\,
	datac => \inst7|inst2|PC\(1),
	datad => \inst7|inst2|PC\(2),
	combout => \PC|TRI_STATE_D~0_combout\);

-- Location: LCCOMB_X24_Y19_N14
\PC|Equal7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Equal7~0_combout\ = (!\inst7|inst2|PC\(2) & (\inst7|inst2|PC\(0) & !\inst7|inst2|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|PC\(2),
	datac => \inst7|inst2|PC\(0),
	datad => \inst7|inst2|PC\(1),
	combout => \PC|Equal7~0_combout\);

-- Location: LCCOMB_X23_Y20_N26
\PC|data_out~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~4_combout\ = (!\inst7|inst2|PC\(2) & (\inst7|inst2|PC\(0) $ (\inst7|inst2|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|PC\(0),
	datac => \inst7|inst2|PC\(2),
	datad => \inst7|inst2|PC\(1),
	combout => \PC|data_out~4_combout\);

-- Location: LCCOMB_X22_Y20_N22
\PC|data_out[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out[7]~0_combout\ = (\inst7|inst2|PC\(2) & (\inst7|inst2|PC\(1) $ (!\inst7|inst2|PC\(0)))) # (!\inst7|inst2|PC\(2) & ((!\inst7|inst2|PC\(0)) # (!\inst7|inst2|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|PC\(2),
	datac => \inst7|inst2|PC\(1),
	datad => \inst7|inst2|PC\(0),
	combout => \PC|data_out[7]~0_combout\);

-- Location: LCCOMB_X24_Y19_N4
\PC|data_out[13]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out[13]~1_combout\ = (\inst7|inst2|PC\(2) & \inst7|inst2|PC\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|PC\(2),
	datad => \inst7|inst2|PC\(1),
	combout => \PC|data_out[13]~1_combout\);

-- Location: LCCOMB_X26_Y19_N0
\PC|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~0_combout\ = \PC|data_out\(0) $ (VCC)
-- \PC|Add0~1\ = CARRY(\PC|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(0),
	datad => VCC,
	combout => \PC|Add0~0_combout\,
	cout => \PC|Add0~1\);

-- Location: LCCOMB_X25_Y20_N28
\PC|R0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|R0~0_combout\ = (\inst7|inst2|PC\(2)) # ((\inst7|inst2|PC\(1)) # ((\inst7|inst2|PC\(0)) # (\PC|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|PC\(2),
	datab => \inst7|inst2|PC\(1),
	datac => \inst7|inst2|PC\(0),
	datad => \PC|data_out\(0),
	combout => \PC|R0~0_combout\);

-- Location: LCCOMB_X25_Y20_N18
\PC|data_out~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~2_combout\ = (\PC|data_out[7]~0_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[7]~0_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|R0~0_combout\)) # (!\PC|data_out[13]~1_combout\ & ((\inst5|inst13|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[7]~0_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|R0~0_combout\,
	datad => \inst5|inst13|output~0_combout\,
	combout => \PC|data_out~2_combout\);

-- Location: LCCOMB_X25_Y20_N12
\PC|data_out~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~3_combout\ = (\PC|data_out[7]~0_combout\ & ((\PC|data_out~2_combout\ & ((\PC|data_out\(1)))) # (!\PC|data_out~2_combout\ & (\PC|data_out\(0))))) # (!\PC|data_out[7]~0_combout\ & (((\PC|data_out~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(0),
	datab => \PC|data_out\(1),
	datac => \PC|data_out[7]~0_combout\,
	datad => \PC|data_out~2_combout\,
	combout => \PC|data_out~3_combout\);

-- Location: LCCOMB_X25_Y20_N16
\PC|data_out~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~5_combout\ = (\PC|data_out~4_combout\ & (\PC|Add0~0_combout\)) # (!\PC|data_out~4_combout\ & ((\PC|data_out~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Add0~0_combout\,
	datac => \PC|data_out~4_combout\,
	datad => \PC|data_out~3_combout\,
	combout => \PC|data_out~5_combout\);

-- Location: FF_X25_Y20_N17
\PC|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \PC|data_out~5_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(0));

-- Location: LCCOMB_X18_Y21_N0
\PC|data_out~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~43_combout\ = (\PC|data_out[7]~0_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[7]~0_combout\ & ((\PC|data_out[13]~1_combout\ & ((\PC|data_out\(0)))) # (!\PC|data_out[13]~1_combout\ & (\inst1|Yupa[1]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[7]~0_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \inst1|Yupa[1]~37_combout\,
	datad => \PC|data_out\(0),
	combout => \PC|data_out~43_combout\);

-- Location: LCCOMB_X18_Y21_N8
\PC|data_out~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~44_combout\ = (\PC|data_out[7]~0_combout\ & ((\PC|data_out~43_combout\ & ((\PC|data_out\(2)))) # (!\PC|data_out~43_combout\ & (\PC|data_out\(1))))) # (!\PC|data_out[7]~0_combout\ & (((\PC|data_out~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(1),
	datab => \PC|data_out\(2),
	datac => \PC|data_out[7]~0_combout\,
	datad => \PC|data_out~43_combout\,
	combout => \PC|data_out~44_combout\);

-- Location: LCCOMB_X26_Y19_N2
\PC|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~2_combout\ = (\PC|data_out\(1) & ((\PC|Equal7~0_combout\ & (!\PC|Add0~1\)) # (!\PC|Equal7~0_combout\ & (\PC|Add0~1\ & VCC)))) # (!\PC|data_out\(1) & ((\PC|Equal7~0_combout\ & ((\PC|Add0~1\) # (GND))) # (!\PC|Equal7~0_combout\ & (!\PC|Add0~1\))))
-- \PC|Add0~3\ = CARRY((\PC|data_out\(1) & (\PC|Equal7~0_combout\ & !\PC|Add0~1\)) # (!\PC|data_out\(1) & ((\PC|Equal7~0_combout\) # (!\PC|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(1),
	datab => \PC|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|Add0~1\,
	combout => \PC|Add0~2_combout\,
	cout => \PC|Add0~3\);

-- Location: LCCOMB_X18_Y21_N28
\PC|data_out~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~45_combout\ = (\PC|data_out~4_combout\ & ((\PC|Add0~2_combout\))) # (!\PC|data_out~4_combout\ & (\PC|data_out~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out~4_combout\,
	datac => \PC|data_out~44_combout\,
	datad => \PC|Add0~2_combout\,
	combout => \PC|data_out~45_combout\);

-- Location: FF_X18_Y21_N29
\PC|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~45_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(1));

-- Location: LCCOMB_X26_Y19_N4
\PC|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~4_combout\ = ((\PC|data_out\(2) $ (\PC|Equal7~0_combout\ $ (\PC|Add0~3\)))) # (GND)
-- \PC|Add0~5\ = CARRY((\PC|data_out\(2) & ((!\PC|Add0~3\) # (!\PC|Equal7~0_combout\))) # (!\PC|data_out\(2) & (!\PC|Equal7~0_combout\ & !\PC|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(2),
	datab => \PC|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|Add0~3\,
	combout => \PC|Add0~4_combout\,
	cout => \PC|Add0~5\);

-- Location: LCCOMB_X16_Y20_N20
\inst7|inst1|mem~409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~409_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~409_combout\);

-- Location: LCCOMB_X16_Y22_N16
\inst7|inst1|mem~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~233_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~233_combout\);

-- Location: LCCOMB_X16_Y22_N14
\inst7|inst1|mem~788\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~788_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- \inst7|inst1|mem~233_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~233_combout\,
	combout => \inst7|inst1|mem~788_combout\);

-- Location: LCCOMB_X20_Y19_N24
\inst7|inst1|mem~565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~565_combout\ = (\inst7|inst1|mem~409_combout\ & ((\inst7|inst1|mem~788_combout\) # ((\inst7|inst1|mem~270_combout\ & \inst7|inst1|mem~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~409_combout\,
	datab => \inst7|inst1|mem~270_combout\,
	datac => \inst7|inst1|mem~788_combout\,
	datad => \inst7|inst1|mem~564_combout\,
	combout => \inst7|inst1|mem~565_combout\);

-- Location: LCCOMB_X20_Y19_N6
\inst7|inst1|mem~562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~562_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~188_combout\ & \inst7|inst1|mem~402_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~188_combout\,
	datad => \inst7|inst1|mem~402_combout\,
	combout => \inst7|inst1|mem~562_combout\);

-- Location: LCCOMB_X20_Y19_N14
\inst7|inst1|mem~563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~563_combout\ = (\inst7|inst1|mem~362_combout\ & (\inst7|inst1|mem~253_combout\ & ((\inst7|inst1|mem~211_combout\) # (\inst7|inst1|mem~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~362_combout\,
	datab => \inst7|inst1|mem~253_combout\,
	datac => \inst7|inst1|mem~211_combout\,
	datad => \inst7|inst1|mem~562_combout\,
	combout => \inst7|inst1|mem~563_combout\);

-- Location: LCCOMB_X14_Y20_N22
\inst7|inst1|mem~559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~559_combout\ = (\inst7|inst1|mem~321_combout\ & (\inst10|Equal0~1_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~321_combout\,
	datab => \inst10|Equal0~1_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~200_combout\,
	combout => \inst7|inst1|mem~559_combout\);

-- Location: LCCOMB_X20_Y19_N8
\inst7|inst1|mem~566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~566_combout\ = (\inst7|inst1|mem~563_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~565_combout\) # (\inst7|inst1|mem~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~565_combout\,
	datac => \inst7|inst1|mem~563_combout\,
	datad => \inst7|inst1|mem~559_combout\,
	combout => \inst7|inst1|mem~566_combout\);

-- Location: LCCOMB_X16_Y23_N22
\inst7|inst1|mem~561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~561_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~203_combout\,
	combout => \inst7|inst1|mem~561_combout\);

-- Location: LCCOMB_X20_Y19_N26
\inst7|inst1|mem~567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~567_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst1|mem~561_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst1|mem~566_combout\) # (\inst7|inst1|mem~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~566_combout\,
	datad => \inst7|inst1|mem~561_combout\,
	combout => \inst7|inst1|mem~567_combout\);

-- Location: LCCOMB_X20_Y19_N28
\inst7|inst2|CN~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst2|CN~feeder_combout\ = \inst7|inst1|mem~567_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst1|mem~567_combout\,
	combout => \inst7|inst2|CN~feeder_combout\);

-- Location: FF_X20_Y19_N29
\inst7|inst2|CN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst2|CN~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|CN~q\);

-- Location: LCCOMB_X20_Y19_N4
\inst7|inst1|mem~581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~581_combout\ = (\inst7|inst1|mem~209_combout\ & (\inst7|inst1|mem~199_combout\ & (\inst7|inst1|mem~409_combout\ & \inst7|inst1|mem~231_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~209_combout\,
	datab => \inst7|inst1|mem~199_combout\,
	datac => \inst7|inst1|mem~409_combout\,
	datad => \inst7|inst1|mem~231_combout\,
	combout => \inst7|inst1|mem~581_combout\);

-- Location: FF_X20_Y19_N5
\inst7|inst2|B6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~581_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|B6~q\);

-- Location: LCCOMB_X20_Y19_N30
\inst7|inst1|mem~582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~582_combout\ = (\inst7|inst1|mem~237_combout\ & (\inst7|inst1|mem~199_combout\ & (\inst7|inst1|mem~438_combout\ & \inst10|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~237_combout\,
	datab => \inst7|inst1|mem~199_combout\,
	datac => \inst7|inst1|mem~438_combout\,
	datad => \inst10|Equal0~2_combout\,
	combout => \inst7|inst1|mem~582_combout\);

-- Location: FF_X20_Y19_N31
\inst7|inst2|B7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~582_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|B7~q\);

-- Location: LCCOMB_X32_Y20_N12
\bufferBaja|PortR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bufferBaja|PortR~0_combout\ = (\inst7|inst2|BD~q\) # (!\inst7|inst2|nRW~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datad => \inst7|inst2|nRW~q\,
	combout => \bufferBaja|PortR~0_combout\);

-- Location: LCCOMB_X17_Y17_N0
\inst7|inst1|mem~656\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~656_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~166_combout\ & \inst7|inst1|mem~167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~166_combout\,
	datad => \inst7|inst1|mem~167_combout\,
	combout => \inst7|inst1|mem~656_combout\);

-- Location: LCCOMB_X19_Y18_N24
\inst7|inst1|mem~671\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~671_combout\ = (\inst7|inst1|mem~223_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~492_combout\ & \inst10|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~223_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~492_combout\,
	datad => \inst10|Equal0~0_combout\,
	combout => \inst7|inst1|mem~671_combout\);

-- Location: LCCOMB_X15_Y18_N10
\inst7|inst1|mem~667\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~667_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~667_combout\);

-- Location: LCCOMB_X20_Y18_N26
\inst7|inst1|mem~668\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~668_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # 
-- (!\inst7|inst1|mem~667_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~667_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~668_combout\);

-- Location: LCCOMB_X21_Y18_N10
\inst7|inst1|mem~666\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~666_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # ((!\inst7|inst1|mem~140_combout\) # (!\inst7|inst1|mem~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~136_combout\,
	datad => \inst7|inst1|mem~140_combout\,
	combout => \inst7|inst1|mem~666_combout\);

-- Location: LCCOMB_X20_Y18_N22
\inst7|inst1|mem~669\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~669_combout\ = (\inst7|inst1|mem~668_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # ((\inst7|inst1|mem~666_combout\) # (!\inst7|inst1|mem~320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~668_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~666_combout\,
	datad => \inst7|inst1|mem~320_combout\,
	combout => \inst7|inst1|mem~669_combout\);

-- Location: LCCOMB_X16_Y21_N28
\inst7|inst1|mem~659\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~659_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~659_combout\);

-- Location: LCCOMB_X16_Y21_N14
\inst7|inst1|mem~660\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~660_combout\ = (((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # (!\inst7|inst1|mem~140_combout\)) # (!\inst7|inst1|mem~350_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst1|mem~350_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~140_combout\,
	combout => \inst7|inst1|mem~660_combout\);

-- Location: LCCOMB_X16_Y21_N12
\inst7|inst1|mem~661\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~661_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~659_combout\) # ((!\inst10|Equal0~4_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- (((\inst7|inst1|mem~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~659_combout\,
	datac => \inst7|inst1|mem~660_combout\,
	datad => \inst10|Equal0~4_combout\,
	combout => \inst7|inst1|mem~661_combout\);

-- Location: LCCOMB_X19_Y18_N26
\inst7|inst1|mem~657\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~657_combout\ = (!\inst7|inst1|mem~363_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # ((!\inst7|inst1|mem~223_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~363_combout\,
	datad => \inst7|inst1|mem~223_combout\,
	combout => \inst7|inst1|mem~657_combout\);

-- Location: LCCOMB_X19_Y18_N4
\inst7|inst1|mem~658\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~658_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((\inst7|inst1|mem~657_combout\) # (!\inst7|inst1|mem~161_combout\)) # (!\inst7|inst1|mem~492_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst1|mem~492_combout\,
	datac => \inst7|inst1|mem~657_combout\,
	datad => \inst7|inst1|mem~161_combout\,
	combout => \inst7|inst1|mem~658_combout\);

-- Location: LCCOMB_X20_Y18_N24
\inst7|inst1|mem~663\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~663_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~663_combout\);

-- Location: LCCOMB_X20_Y18_N4
\inst7|inst1|mem~664\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~664_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # ((\inst7|inst1|mem~371_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~663_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~371_combout\,
	combout => \inst7|inst1|mem~664_combout\);

-- Location: LCCOMB_X22_Y18_N28
\inst7|inst1|mem~662\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~662_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((!\inst7|inst1|mem~368_combout\ & !\inst7|inst1|mem~367_combout\)) # (!\inst7|inst1|mem~320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~320_combout\,
	datab => \inst7|inst1|mem~368_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~367_combout\,
	combout => \inst7|inst1|mem~662_combout\);

-- Location: LCCOMB_X20_Y18_N20
\inst7|inst1|mem~665\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~665_combout\ = (\inst7|inst1|mem~662_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((!\inst7|inst1|mem~664_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- (!\inst7|inst1|mem~774_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~774_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~664_combout\,
	datad => \inst7|inst1|mem~662_combout\,
	combout => \inst7|inst1|mem~665_combout\);

-- Location: LCCOMB_X20_Y18_N18
\inst7|inst1|mem~804\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~804_combout\ = (\inst7|inst1|mem~658_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~665_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst1|mem~658_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~665_combout\,
	combout => \inst7|inst1|mem~804_combout\);

-- Location: LCCOMB_X20_Y18_N12
\inst7|inst1|mem~805\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~805_combout\ = (\inst7|inst1|mem~804_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst1|mem~661_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~661_combout\,
	datad => \inst7|inst1|mem~804_combout\,
	combout => \inst7|inst1|mem~805_combout\);

-- Location: LCCOMB_X20_Y18_N0
\inst7|inst1|mem~670\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~670_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # ((\inst7|inst1|mem~805_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~669_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~669_combout\,
	datad => \inst7|inst1|mem~805_combout\,
	combout => \inst7|inst1|mem~670_combout\);

-- Location: LCCOMB_X20_Y18_N30
\inst7|inst1|mem~672\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~672_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~670_combout\ & ((\inst7|inst1|mem~671_combout\))) # (!\inst7|inst1|mem~670_combout\ & (\inst7|inst1|mem~656_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((!\inst7|inst1|mem~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~656_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~671_combout\,
	datad => \inst7|inst1|mem~670_combout\,
	combout => \inst7|inst1|mem~672_combout\);

-- Location: FF_X20_Y18_N31
\inst7|inst2|nAS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~672_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nAS~q\);

-- Location: LCCOMB_X31_Y20_N6
\inst6|MEM_READ~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|MEM_READ~0_combout\ = (!\inst7|inst2|nRW~q\ & \inst7|inst2|nAS~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|nRW~q\,
	datad => \inst7|inst2|nAS~q\,
	combout => \inst6|MEM_READ~0_combout\);

-- Location: LCCOMB_X19_Y19_N22
\inst7|inst1|mem~712\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~712_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~712_combout\);

-- Location: LCCOMB_X19_Y19_N26
\inst7|inst1|mem~799\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~799_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((!\inst7|inst1|mem~712_combout\ & !\inst7|inst1|mem~374_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((!\inst7|inst1|mem~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~712_combout\,
	datad => \inst7|inst1|mem~374_combout\,
	combout => \inst7|inst1|mem~799_combout\);

-- Location: LCCOMB_X19_Y19_N20
\inst7|inst1|mem~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~152_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~152_combout\);

-- Location: LCCOMB_X19_Y19_N8
\inst7|inst1|mem~714\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~714_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~714_combout\);

-- Location: LCCOMB_X18_Y19_N20
\inst7|inst1|mem~713\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~713_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~713_combout\);

-- Location: LCCOMB_X19_Y19_N2
\inst7|inst1|mem~715\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~715_combout\ = (\inst7|inst1|mem~713_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\) # ((\inst7|inst1|mem~152_combout\ & \inst7|inst1|mem~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst1|mem~152_combout\,
	datac => \inst7|inst1|mem~714_combout\,
	datad => \inst7|inst1|mem~713_combout\,
	combout => \inst7|inst1|mem~715_combout\);

-- Location: LCCOMB_X19_Y19_N28
\inst7|inst1|mem~716\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~716_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((\inst7|inst1|mem~799_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)) # (!\inst7|inst1|mem~715_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~799_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~715_combout\,
	combout => \inst7|inst1|mem~716_combout\);

-- Location: LCCOMB_X16_Y20_N18
\inst7|inst1|mem~718\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~718_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((!\inst7|inst1|mem~175_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst1|mem~409_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst1|mem~409_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst1|mem~175_combout\,
	combout => \inst7|inst1|mem~718_combout\);

-- Location: LCCOMB_X17_Y16_N26
\inst7|inst1|mem~721\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~721_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~721_combout\);

-- Location: LCCOMB_X17_Y16_N4
\inst7|inst1|mem~719\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~719_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~719_combout\);

-- Location: LCCOMB_X17_Y16_N28
\inst7|inst1|mem~720\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~720_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~720_combout\);

-- Location: LCCOMB_X17_Y16_N16
\inst7|inst1|mem~800\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~800_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (((\inst7|inst1|mem~720_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~719_combout\,
	datad => \inst7|inst1|mem~720_combout\,
	combout => \inst7|inst1|mem~800_combout\);

-- Location: LCCOMB_X17_Y16_N30
\inst7|inst1|mem~722\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~722_combout\ = (\inst7|inst1|mem~800_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # (!\inst7|inst1|mem~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~721_combout\,
	datad => \inst7|inst1|mem~800_combout\,
	combout => \inst7|inst1|mem~722_combout\);

-- Location: LCCOMB_X17_Y16_N24
\inst7|inst1|mem~723\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~723_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst1|mem~409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~409_combout\,
	combout => \inst7|inst1|mem~723_combout\);

-- Location: LCCOMB_X17_Y16_N22
\inst7|inst1|mem~724\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~724_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~722_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((!\inst7|inst1|mem~723_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~722_combout\,
	datad => \inst7|inst1|mem~723_combout\,
	combout => \inst7|inst1|mem~724_combout\);

-- Location: LCCOMB_X18_Y19_N10
\inst7|inst1|mem~725\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~725_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~136_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst1|mem~136_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~725_combout\);

-- Location: LCCOMB_X17_Y16_N6
\inst7|inst1|mem~726\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~726_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~724_combout\ & ((!\inst7|inst1|mem~725_combout\))) # (!\inst7|inst1|mem~724_combout\ & (\inst7|inst1|mem~718_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((\inst7|inst1|mem~724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~718_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~724_combout\,
	datad => \inst7|inst1|mem~725_combout\,
	combout => \inst7|inst1|mem~726_combout\);

-- Location: LCCOMB_X16_Y19_N8
\inst7|inst1|mem~727\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~727_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\) # (!\inst7|inst1|mem~497_combout\)) # (!\inst7|inst1|mem~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~161_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~497_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~727_combout\);

-- Location: LCCOMB_X16_Y19_N24
\inst7|inst1|mem~728\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~728_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~728_combout\);

-- Location: LCCOMB_X16_Y19_N10
\inst7|inst1|mem~729\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~729_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~497_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (((\inst7|inst1|mem~728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~497_combout\,
	datad => \inst7|inst1|mem~728_combout\,
	combout => \inst7|inst1|mem~729_combout\);

-- Location: LCCOMB_X16_Y19_N2
\inst7|inst1|mem~730\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~730_combout\ = (\inst7|inst1|mem~729_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ $ (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst1|mem~729_combout\,
	combout => \inst7|inst1|mem~730_combout\);

-- Location: LCCOMB_X16_Y19_N16
\inst7|inst1|mem~731\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~731_combout\ = ((\inst7|inst1|mem~727_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & !\inst7|inst1|mem~730_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~727_combout\,
	datad => \inst7|inst1|mem~730_combout\,
	combout => \inst7|inst1|mem~731_combout\);

-- Location: LCCOMB_X17_Y16_N2
\inst7|inst1|mem~801\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~801_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (((\inst7|inst1|mem~731_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~726_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~726_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~731_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~801_combout\);

-- Location: LCCOMB_X17_Y16_N20
\inst7|inst1|mem~708\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~708_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~708_combout\);

-- Location: LCCOMB_X17_Y16_N10
\inst7|inst1|mem~709\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~709_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # ((!\inst7|inst1|mem~708_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst1|mem~708_combout\,
	combout => \inst7|inst1|mem~709_combout\);

-- Location: LCCOMB_X16_Y19_N22
\inst7|inst1|mem~705\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~705_combout\ = (\inst7|inst1|mem~161_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~270_combout\ & \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~161_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~270_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~705_combout\);

-- Location: LCCOMB_X16_Y19_N28
\inst7|inst1|mem~706\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~706_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~136_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~136_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~706_combout\);

-- Location: LCCOMB_X16_Y19_N0
\inst7|inst1|mem~707\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~707_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((!\inst7|inst1|mem~706_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst1|mem~705_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~705_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst1|mem~706_combout\,
	combout => \inst7|inst1|mem~707_combout\);

-- Location: LCCOMB_X17_Y16_N12
\inst7|inst1|mem~710\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~710_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~707_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~709_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~709_combout\,
	datad => \inst7|inst1|mem~707_combout\,
	combout => \inst7|inst1|mem~710_combout\);

-- Location: LCCOMB_X18_Y19_N24
\inst7|inst1|mem~701\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~701_combout\ = \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ (((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~701_combout\);

-- Location: LCCOMB_X18_Y19_N18
\inst7|inst1|mem~702\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~702_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~702_combout\);

-- Location: LCCOMB_X18_Y19_N2
\inst7|inst1|mem~703\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~703_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (((!\inst7|inst1|mem~702_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~135_combout\ & 
-- (\inst7|inst1|mem~142_combout\ & \inst7|inst1|mem~702_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~135_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~142_combout\,
	datad => \inst7|inst1|mem~702_combout\,
	combout => \inst7|inst1|mem~703_combout\);

-- Location: LCCOMB_X18_Y19_N26
\inst7|inst1|mem~704\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~704_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst1|mem~701_combout\) # ((!\inst7|inst1|mem~703_combout\) # (!\inst7|inst1|mem~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~701_combout\,
	datac => \inst7|inst1|mem~320_combout\,
	datad => \inst7|inst1|mem~703_combout\,
	combout => \inst7|inst1|mem~704_combout\);

-- Location: LCCOMB_X20_Y18_N28
\inst7|inst1|mem~698\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~698_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~698_combout\);

-- Location: LCCOMB_X19_Y16_N22
\inst7|inst1|mem~697\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~697_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst1|mem~325_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~325_combout\,
	combout => \inst7|inst1|mem~697_combout\);

-- Location: LCCOMB_X19_Y16_N16
\inst7|inst1|mem~699\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~699_combout\ = (\inst7|inst1|mem~698_combout\) # ((\inst7|inst1|mem~697_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~698_combout\,
	datac => \inst7|inst1|mem~697_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~699_combout\);

-- Location: LCCOMB_X19_Y16_N8
\inst7|inst1|mem~694\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~694_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & !\inst7|inst1|mem~150_combout\)) # (!\inst7|inst1|mem~527_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~150_combout\,
	datad => \inst7|inst1|mem~527_combout\,
	combout => \inst7|inst1|mem~694_combout\);

-- Location: LCCOMB_X19_Y16_N18
\inst7|inst1|mem~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~281_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~281_combout\);

-- Location: LCCOMB_X19_Y16_N2
\inst7|inst1|mem~695\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~695_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # 
-- (!\inst7|inst1|mem~331_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~331_combout\,
	combout => \inst7|inst1|mem~695_combout\);

-- Location: LCCOMB_X19_Y16_N20
\inst7|inst1|mem~696\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~696_combout\ = (\inst7|inst1|mem~695_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # (\inst7|inst1|mem~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~281_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~695_combout\,
	combout => \inst7|inst1|mem~696_combout\);

-- Location: LCCOMB_X19_Y16_N10
\inst7|inst1|mem~700\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~700_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~699_combout\) # ((\inst7|inst1|mem~694_combout\) # (\inst7|inst1|mem~696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~699_combout\,
	datac => \inst7|inst1|mem~694_combout\,
	datad => \inst7|inst1|mem~696_combout\,
	combout => \inst7|inst1|mem~700_combout\);

-- Location: LCCOMB_X17_Y16_N18
\inst7|inst1|mem~711\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~711_combout\ = (\inst7|inst1|mem~700_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst1|mem~710_combout\) # (\inst7|inst1|mem~704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~710_combout\,
	datab => \inst7|inst1|mem~704_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~700_combout\,
	combout => \inst7|inst1|mem~711_combout\);

-- Location: LCCOMB_X17_Y16_N0
\inst7|inst1|mem~732\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~732_combout\ = (!\inst7|inst1|mem~711_combout\ & (((!\inst7|inst1|mem~716_combout\ & !\inst7|inst1|mem~801_combout\)) # (!\inst10|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~716_combout\,
	datab => \inst7|inst1|mem~801_combout\,
	datac => \inst7|inst1|mem~711_combout\,
	datad => \inst10|Equal0~2_combout\,
	combout => \inst7|inst1|mem~732_combout\);

-- Location: FF_X17_Y16_N1
\inst7|inst2|nCBD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~732_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nCBD~q\);

-- Location: CLKCTRL_G16
\inst7|inst2|nCBD~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst2|nCBD~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst2|nCBD~clkctrl_outclk\);

-- Location: LCCOMB_X32_Y24_N20
\inst6|mem~25feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~25feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst6|mem~25feeder_combout\);

-- Location: FF_X32_Y24_N21
\inst6|mem~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst6|mem~25feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~25_q\);

-- Location: LCCOMB_X24_Y19_N8
\PC|data_out[13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out[13]~6_combout\ = ((\inst7|inst2|PC\(0) & \inst7|inst2|PC\(1))) # (!\inst7|inst2|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|PC\(0),
	datac => \inst7|inst2|PC\(2),
	datad => \inst7|inst2|PC\(1),
	combout => \PC|data_out[13]~6_combout\);

-- Location: LCCOMB_X26_Y19_N6
\PC|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~6_combout\ = (\PC|Equal7~0_combout\ & ((\PC|data_out\(3) & (!\PC|Add0~5\)) # (!\PC|data_out\(3) & ((\PC|Add0~5\) # (GND))))) # (!\PC|Equal7~0_combout\ & ((\PC|data_out\(3) & (\PC|Add0~5\ & VCC)) # (!\PC|data_out\(3) & (!\PC|Add0~5\))))
-- \PC|Add0~7\ = CARRY((\PC|Equal7~0_combout\ & ((!\PC|Add0~5\) # (!\PC|data_out\(3)))) # (!\PC|Equal7~0_combout\ & (!\PC|data_out\(3) & !\PC|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Equal7~0_combout\,
	datab => \PC|data_out\(3),
	datad => VCC,
	cin => \PC|Add0~5\,
	combout => \PC|Add0~6_combout\,
	cout => \PC|Add0~7\);

-- Location: LCCOMB_X26_Y19_N8
\PC|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~8_combout\ = ((\PC|Equal7~0_combout\ $ (\PC|data_out\(4) $ (\PC|Add0~7\)))) # (GND)
-- \PC|Add0~9\ = CARRY((\PC|Equal7~0_combout\ & (\PC|data_out\(4) & !\PC|Add0~7\)) # (!\PC|Equal7~0_combout\ & ((\PC|data_out\(4)) # (!\PC|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Equal7~0_combout\,
	datab => \PC|data_out\(4),
	datad => VCC,
	cin => \PC|Add0~7\,
	combout => \PC|Add0~8_combout\,
	cout => \PC|Add0~9\);

-- Location: LCCOMB_X17_Y23_N22
\inst7|inst1|mem~688\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~688_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # 
-- ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~688_combout\);

-- Location: LCCOMB_X17_Y23_N26
\inst7|inst1|mem~686\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~686_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~686_combout\);

-- Location: LCCOMB_X17_Y23_N8
\inst7|inst1|mem~687\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~687_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~687_combout\);

-- Location: LCCOMB_X17_Y23_N24
\inst7|inst1|mem~689\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~689_combout\ = (\inst7|inst1|mem~686_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst1|mem~688_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- ((\inst7|inst1|mem~687_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~688_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~686_combout\,
	datad => \inst7|inst1|mem~687_combout\,
	combout => \inst7|inst1|mem~689_combout\);

-- Location: LCCOMB_X17_Y23_N4
\inst7|inst1|mem~691\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~691_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~691_combout\);

-- Location: LCCOMB_X17_Y23_N2
\inst7|inst1|mem~690\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~690_combout\ = (\inst7|inst1|mem~188_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~188_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~690_combout\);

-- Location: LCCOMB_X17_Y23_N10
\inst7|inst1|mem~692\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~692_combout\ = (\inst7|inst1|mem~184_combout\ & ((\inst7|inst1|mem~691_combout\) # ((\inst7|inst1|mem~758_combout\ & \inst7|inst1|mem~690_combout\)))) # (!\inst7|inst1|mem~184_combout\ & (\inst7|inst1|mem~758_combout\ & 
-- ((\inst7|inst1|mem~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~184_combout\,
	datab => \inst7|inst1|mem~758_combout\,
	datac => \inst7|inst1|mem~691_combout\,
	datad => \inst7|inst1|mem~690_combout\,
	combout => \inst7|inst1|mem~692_combout\);

-- Location: LCCOMB_X17_Y23_N0
\inst7|inst1|mem~796\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~796_combout\ = (\inst7|inst1|mem~689_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~692_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst1|mem~689_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~692_combout\,
	combout => \inst7|inst1|mem~796_combout\);

-- Location: LCCOMB_X21_Y19_N10
\inst7|inst1|mem~797\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~797_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~796_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst1|mem~796_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~797_combout\);

-- Location: FF_X21_Y19_N11
\inst7|inst2|UPA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~797_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|UPA\(0));

-- Location: LCCOMB_X21_Y19_N2
\inst1|Mux33~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux33~1_combout\ = (!\inst7|inst2|UPA\(2) & ((\inst7|inst2|UPA\(3)) # ((!\inst7|inst2|UPA\(1) & \inst7|inst2|UPA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(1),
	datab => \inst7|inst2|UPA\(2),
	datac => \inst7|inst2|UPA\(0),
	datad => \inst7|inst2|UPA\(3),
	combout => \inst1|Mux33~1_combout\);

-- Location: LCCOMB_X22_Y23_N0
\bufferAlta|PortR~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bufferAlta|PortR~1_combout\ = (\inst7|inst2|BD~q\ & !\inst7|inst2|nRW~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|BD~q\,
	datad => \inst7|inst2|nRW~q\,
	combout => \bufferAlta|PortR~1_combout\);

-- Location: LCCOMB_X30_Y20_N26
\inst6|data[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[0]~17_combout\ = (\inst7|inst2|nAS~q\) # (\inst7|inst2|nRW~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|nAS~q\,
	datad => \inst7|inst2|nRW~q\,
	combout => \inst6|data[0]~17_combout\);

-- Location: LCCOMB_X22_Y17_N18
\inst7|inst1|mem~322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~322_combout\ = (\inst7|inst1|mem~321_combout\ & (\inst7|inst1|mem~135_combout\ & (\inst10|Equal0~2_combout\ & \inst7|inst1|mem~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~321_combout\,
	datab => \inst7|inst1|mem~135_combout\,
	datac => \inst10|Equal0~2_combout\,
	datad => \inst7|inst1|mem~165_combout\,
	combout => \inst7|inst1|mem~322_combout\);

-- Location: LCCOMB_X22_Y17_N16
\inst7|inst1|mem~769\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~769_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- \inst7|inst1|mem~322_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~322_combout\,
	combout => \inst7|inst1|mem~769_combout\);

-- Location: FF_X22_Y17_N17
\inst7|inst2|AP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~769_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|AP\(0));

-- Location: LCCOMB_X24_Y20_N0
\inst7|inst1|mem~768\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~768_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~768_combout\);

-- Location: LCCOMB_X24_Y20_N20
\inst7|inst1|mem~317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~317_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\,
	combout => \inst7|inst1|mem~317_combout\);

-- Location: LCCOMB_X24_Y20_N30
\inst7|inst1|mem~318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~318_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~279_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst1|mem~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~279_combout\,
	datad => \inst7|inst1|mem~317_combout\,
	combout => \inst7|inst1|mem~318_combout\);

-- Location: LCCOMB_X24_Y20_N16
\inst7|inst1|mem~319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~319_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~768_combout\ & (\inst7|inst1|mem~318_combout\ & \inst10|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~768_combout\,
	datac => \inst7|inst1|mem~318_combout\,
	datad => \inst10|Equal0~4_combout\,
	combout => \inst7|inst1|mem~319_combout\);

-- Location: FF_X24_Y20_N17
\inst7|inst2|AP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~319_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|AP\(1));

-- Location: LCCOMB_X27_Y22_N0
\AP|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~0_combout\ = \AP|data_out\(0) $ (VCC)
-- \AP|Add0~1\ = CARRY(\AP|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(0),
	datad => VCC,
	combout => \AP|Add0~0_combout\,
	cout => \AP|Add0~1\);

-- Location: LCCOMB_X26_Y21_N10
\AP|data_out~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~48_combout\ = (\inst7|inst2|AP\(0) & (((\AP|data_out\(1) & \inst7|inst2|AP\(1))))) # (!\inst7|inst2|AP\(0) & ((\AP|Add0~0_combout\) # ((!\inst7|inst2|AP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|Add0~0_combout\,
	datab => \AP|data_out\(1),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|AP\(1),
	combout => \AP|data_out~48_combout\);

-- Location: LCCOMB_X26_Y21_N22
\AP|data_out~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~49_combout\ = (\inst7|inst2|AP\(1) & (\AP|data_out~48_combout\)) # (!\inst7|inst2|AP\(1) & ((\AP|data_out~48_combout\ & (\AP|data_out\(0))) # (!\AP|data_out~48_combout\ & ((\inst5|inst13|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AP|data_out~48_combout\,
	datac => \AP|data_out\(0),
	datad => \inst5|inst13|output~0_combout\,
	combout => \AP|data_out~49_combout\);

-- Location: FF_X26_Y21_N23
\AP|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~49_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(0));

-- Location: LCCOMB_X27_Y22_N2
\AP|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~2_combout\ = (\AP|data_out\(1) & (\AP|Add0~1\ & VCC)) # (!\AP|data_out\(1) & (!\AP|Add0~1\))
-- \AP|Add0~3\ = CARRY((!\AP|data_out\(1) & !\AP|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(1),
	datad => VCC,
	cin => \AP|Add0~1\,
	combout => \AP|Add0~2_combout\,
	cout => \AP|Add0~3\);

-- Location: LCCOMB_X25_Y22_N24
\AP|data_out[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out[10]~6_combout\ = (!\inst7|inst2|AP\(1) & \inst7|inst2|AP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|AP\(0),
	combout => \AP|data_out[10]~6_combout\);

-- Location: LCCOMB_X26_Y21_N4
\AP|data_out~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~25_combout\ = (\inst7|inst2|AP\(1)) # ((!\inst1|Yupa[0]~10_combout\ & !\inst1|Yupa[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datac => \inst1|Yupa[0]~10_combout\,
	datad => \inst1|Yupa[0]~7_combout\,
	combout => \AP|data_out~25_combout\);

-- Location: LCCOMB_X18_Y24_N28
\X|data_out[7]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~29_combout\ = (\inst7|inst2|X\(2) & (!\inst7|inst2|X\(1) & !\inst7|inst2|X\(0))) # (!\inst7|inst2|X\(2) & ((!\inst7|inst2|X\(0)) # (!\inst7|inst2|X\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|X\(2),
	datac => \inst7|inst2|X\(1),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[7]~29_combout\);

-- Location: LCCOMB_X16_Y24_N0
\X|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~0_combout\ = \X|data_out\(0) $ (VCC)
-- \X|Add0~1\ = CARRY(\X|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \X|data_out\(0),
	datad => VCC,
	combout => \X|Add0~0_combout\,
	cout => \X|Add0~1\);

-- Location: LCCOMB_X19_Y20_N16
\X|R0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|R0~0_combout\ = (\X|data_out\(0)) # (!\X|TRI_STATE_C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \X|data_out\(0),
	datac => \X|TRI_STATE_C~0_combout\,
	combout => \X|R0~0_combout\);

-- Location: LCCOMB_X18_Y24_N16
\X|data_out[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[0]~3_combout\ = (\X|data_out[9]~0_combout\ & ((\X|R0~0_combout\) # ((\X|data_out[7]~1_combout\)))) # (!\X|data_out[9]~0_combout\ & (((!\X|data_out[7]~1_combout\ & \inst5|inst13|output~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|R0~0_combout\,
	datab => \X|data_out[9]~0_combout\,
	datac => \X|data_out[7]~1_combout\,
	datad => \inst5|inst13|output~0_combout\,
	combout => \X|data_out[0]~3_combout\);

-- Location: LCCOMB_X18_Y24_N2
\X|data_out[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[0]~4_combout\ = (\X|data_out[7]~1_combout\ & ((\X|data_out[0]~3_combout\ & (\X|data_out\(1))) # (!\X|data_out[0]~3_combout\ & ((\X|Add0~0_combout\))))) # (!\X|data_out[7]~1_combout\ & (((\X|data_out[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(1),
	datab => \X|Add0~0_combout\,
	datac => \X|data_out[7]~1_combout\,
	datad => \X|data_out[0]~3_combout\,
	combout => \X|data_out[0]~4_combout\);

-- Location: LCCOMB_X18_Y24_N6
\X|data_out[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[0]~5_combout\ = (\X|data_out~2_combout\ & (\X|Add0~0_combout\)) # (!\X|data_out~2_combout\ & ((\X|data_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \X|data_out~2_combout\,
	datac => \X|Add0~0_combout\,
	datad => \X|data_out[0]~4_combout\,
	combout => \X|data_out[0]~5_combout\);

-- Location: LCCOMB_X15_Y24_N10
\X|data_out[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[0]~6_combout\ = (!\inst10|data_out~combout\ & ((\inst7|inst2|X\(1)) # (\inst7|inst2|X\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|data_out~combout\,
	datab => \inst7|inst2|X\(1),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[0]~6_combout\);

-- Location: FF_X18_Y24_N7
\X|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \X|data_out[0]~5_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(0));

-- Location: LCCOMB_X17_Y24_N22
\X|data_out[1]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[1]~60_combout\ = (\X|data_out[9]~0_combout\ & ((\inst7|inst2|X\(0) & (\X|data_out\(2))) # (!\inst7|inst2|X\(0) & ((\X|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(2),
	datab => \X|data_out\(0),
	datac => \X|data_out[9]~0_combout\,
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[1]~60_combout\);

-- Location: LCCOMB_X18_Y24_N30
\X|data_out[7]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~27_combout\ = (\inst7|inst2|X\(0) & (\inst7|inst2|X\(2) $ (\inst7|inst2|X\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|X\(2),
	datac => \inst7|inst2|X\(1),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[7]~27_combout\);

-- Location: LCCOMB_X16_Y24_N2
\X|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~2_combout\ = (\Y|Equal7~0_combout\ & ((\X|data_out\(1) & (!\X|Add0~1\)) # (!\X|data_out\(1) & ((\X|Add0~1\) # (GND))))) # (!\Y|Equal7~0_combout\ & ((\X|data_out\(1) & (\X|Add0~1\ & VCC)) # (!\X|data_out\(1) & (!\X|Add0~1\))))
-- \X|Add0~3\ = CARRY((\Y|Equal7~0_combout\ & ((!\X|Add0~1\) # (!\X|data_out\(1)))) # (!\Y|Equal7~0_combout\ & (!\X|data_out\(1) & !\X|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \X|data_out\(1),
	datad => VCC,
	cin => \X|Add0~1\,
	combout => \X|Add0~2_combout\,
	cout => \X|Add0~3\);

-- Location: LCCOMB_X17_Y24_N16
\X|data_out[1]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[1]~57_combout\ = (!\X|Add0~2_combout\ & (\inst7|inst2|X\(1) & \inst7|inst2|X\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|Add0~2_combout\,
	datab => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	combout => \X|data_out[1]~57_combout\);

-- Location: LCCOMB_X17_Y24_N2
\X|data_out[1]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[1]~58_combout\ = (\X|data_out[1]~57_combout\ & ((\X|data_out[7]~1_combout\ & (\X|data_out\(2))) # (!\X|data_out[7]~1_combout\ & ((\X|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(2),
	datab => \X|data_out[7]~1_combout\,
	datac => \X|data_out\(0),
	datad => \X|data_out[1]~57_combout\,
	combout => \X|data_out[1]~58_combout\);

-- Location: LCCOMB_X17_Y24_N8
\X|data_out[1]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[1]~59_combout\ = (!\X|data_out~2_combout\ & ((\X|data_out[1]~58_combout\) # ((\X|data_out[7]~27_combout\ & \inst1|Yupa[1]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~27_combout\,
	datab => \X|data_out[1]~58_combout\,
	datac => \X|data_out~2_combout\,
	datad => \inst1|Yupa[1]~37_combout\,
	combout => \X|data_out[1]~59_combout\);

-- Location: LCCOMB_X17_Y24_N30
\X|data_out[1]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[1]~61_combout\ = (\X|data_out[1]~59_combout\) # ((\X|Add0~2_combout\ & ((\X|data_out[1]~60_combout\) # (\X|data_out[7]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[1]~60_combout\,
	datab => \X|data_out[7]~29_combout\,
	datac => \X|data_out[1]~59_combout\,
	datad => \X|Add0~2_combout\,
	combout => \X|data_out[1]~61_combout\);

-- Location: FF_X17_Y24_N31
\X|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out[1]~61_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(1));

-- Location: LCCOMB_X17_Y24_N18
\X|data_out[2]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[2]~55_combout\ = (\X|data_out[9]~0_combout\ & ((\inst7|inst2|X\(0) & ((\X|data_out\(3)))) # (!\inst7|inst2|X\(0) & (\X|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(1),
	datab => \X|data_out\(3),
	datac => \X|data_out[9]~0_combout\,
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[2]~55_combout\);

-- Location: LCCOMB_X16_Y24_N4
\X|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~4_combout\ = ((\Y|Equal7~0_combout\ $ (\X|data_out\(2) $ (\X|Add0~3\)))) # (GND)
-- \X|Add0~5\ = CARRY((\Y|Equal7~0_combout\ & (\X|data_out\(2) & !\X|Add0~3\)) # (!\Y|Equal7~0_combout\ & ((\X|data_out\(2)) # (!\X|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \X|data_out\(2),
	datad => VCC,
	cin => \X|Add0~3\,
	combout => \X|Add0~4_combout\,
	cout => \X|Add0~5\);

-- Location: LCCOMB_X17_Y24_N20
\X|data_out[2]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[2]~52_combout\ = (\inst7|inst2|X\(2) & (!\X|Add0~4_combout\ & \inst7|inst2|X\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|X\(2),
	datac => \X|Add0~4_combout\,
	datad => \inst7|inst2|X\(1),
	combout => \X|data_out[2]~52_combout\);

-- Location: LCCOMB_X17_Y24_N10
\X|data_out[2]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[2]~53_combout\ = (\X|data_out[2]~52_combout\ & ((\X|data_out[7]~1_combout\ & ((\X|data_out\(3)))) # (!\X|data_out[7]~1_combout\ & (\X|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(1),
	datab => \X|data_out[7]~1_combout\,
	datac => \X|data_out\(3),
	datad => \X|data_out[2]~52_combout\,
	combout => \X|data_out[2]~53_combout\);

-- Location: LCCOMB_X17_Y24_N28
\X|data_out[2]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[2]~54_combout\ = (!\X|data_out~2_combout\ & ((\X|data_out[2]~53_combout\) # ((\X|data_out[7]~27_combout\ & \inst1|Yupa[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~27_combout\,
	datab => \X|data_out~2_combout\,
	datac => \X|data_out[2]~53_combout\,
	datad => \inst1|Yupa[2]~31_combout\,
	combout => \X|data_out[2]~54_combout\);

-- Location: LCCOMB_X17_Y24_N12
\X|data_out[2]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[2]~56_combout\ = (\X|data_out[2]~54_combout\) # ((\X|Add0~4_combout\ & ((\X|data_out[7]~29_combout\) # (\X|data_out[2]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~29_combout\,
	datab => \X|data_out[2]~55_combout\,
	datac => \X|Add0~4_combout\,
	datad => \X|data_out[2]~54_combout\,
	combout => \X|data_out[2]~56_combout\);

-- Location: FF_X17_Y24_N13
\X|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out[2]~56_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(2));

-- Location: LCCOMB_X16_Y24_N6
\X|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~6_combout\ = (\Y|Equal7~0_combout\ & ((\X|data_out\(3) & (!\X|Add0~5\)) # (!\X|data_out\(3) & ((\X|Add0~5\) # (GND))))) # (!\Y|Equal7~0_combout\ & ((\X|data_out\(3) & (\X|Add0~5\ & VCC)) # (!\X|data_out\(3) & (!\X|Add0~5\))))
-- \X|Add0~7\ = CARRY((\Y|Equal7~0_combout\ & ((!\X|Add0~5\) # (!\X|data_out\(3)))) # (!\Y|Equal7~0_combout\ & (!\X|data_out\(3) & !\X|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \X|data_out\(3),
	datad => VCC,
	cin => \X|Add0~5\,
	combout => \X|Add0~6_combout\,
	cout => \X|Add0~7\);

-- Location: LCCOMB_X17_Y24_N6
\X|data_out[3]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[3]~47_combout\ = (\inst7|inst2|X\(2) & (!\X|Add0~6_combout\ & \inst7|inst2|X\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|X\(2),
	datac => \X|Add0~6_combout\,
	datad => \inst7|inst2|X\(1),
	combout => \X|data_out[3]~47_combout\);

-- Location: LCCOMB_X14_Y24_N28
\X|data_out[3]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[3]~48_combout\ = (\X|data_out[3]~47_combout\ & ((\X|data_out[7]~1_combout\ & (\X|data_out\(4))) # (!\X|data_out[7]~1_combout\ & ((\X|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[3]~47_combout\,
	datab => \X|data_out\(4),
	datac => \X|data_out\(2),
	datad => \X|data_out[7]~1_combout\,
	combout => \X|data_out[3]~48_combout\);

-- Location: LCCOMB_X17_Y24_N24
\X|data_out[3]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[3]~49_combout\ = (!\X|data_out~2_combout\ & ((\X|data_out[3]~48_combout\) # ((\inst1|Yupa[3]~24_combout\ & \X|data_out[7]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[3]~48_combout\,
	datab => \X|data_out~2_combout\,
	datac => \inst1|Yupa[3]~24_combout\,
	datad => \X|data_out[7]~27_combout\,
	combout => \X|data_out[3]~49_combout\);

-- Location: LCCOMB_X17_Y24_N14
\X|data_out[3]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[3]~50_combout\ = (\X|data_out[9]~0_combout\ & ((\inst7|inst2|X\(0) & ((\X|data_out\(4)))) # (!\inst7|inst2|X\(0) & (\X|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(2),
	datab => \X|data_out\(4),
	datac => \X|data_out[9]~0_combout\,
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[3]~50_combout\);

-- Location: LCCOMB_X17_Y24_N26
\X|data_out[3]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[3]~51_combout\ = (\X|data_out[3]~49_combout\) # ((\X|Add0~6_combout\ & ((\X|data_out[3]~50_combout\) # (\X|data_out[7]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[3]~49_combout\,
	datab => \X|data_out[3]~50_combout\,
	datac => \X|Add0~6_combout\,
	datad => \X|data_out[7]~29_combout\,
	combout => \X|data_out[3]~51_combout\);

-- Location: FF_X17_Y24_N27
\X|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out[3]~51_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(3));

-- Location: LCCOMB_X15_Y24_N26
\X|data_out[4]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[4]~45_combout\ = (\X|data_out[9]~0_combout\ & ((\inst7|inst2|X\(0) & ((\X|data_out\(5)))) # (!\inst7|inst2|X\(0) & (\X|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(0),
	datab => \X|data_out[9]~0_combout\,
	datac => \X|data_out\(3),
	datad => \X|data_out\(5),
	combout => \X|data_out[4]~45_combout\);

-- Location: LCCOMB_X16_Y24_N8
\X|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~8_combout\ = ((\Y|Equal7~0_combout\ $ (\X|data_out\(4) $ (\X|Add0~7\)))) # (GND)
-- \X|Add0~9\ = CARRY((\Y|Equal7~0_combout\ & (\X|data_out\(4) & !\X|Add0~7\)) # (!\Y|Equal7~0_combout\ & ((\X|data_out\(4)) # (!\X|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \X|data_out\(4),
	datad => VCC,
	cin => \X|Add0~7\,
	combout => \X|Add0~8_combout\,
	cout => \X|Add0~9\);

-- Location: LCCOMB_X15_Y24_N4
\X|data_out[4]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[4]~42_combout\ = (\inst7|inst2|X\(2) & (!\X|Add0~8_combout\ & \inst7|inst2|X\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(2),
	datac => \X|Add0~8_combout\,
	datad => \inst7|inst2|X\(1),
	combout => \X|data_out[4]~42_combout\);

-- Location: LCCOMB_X15_Y24_N30
\X|data_out[4]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[4]~43_combout\ = (\X|data_out[4]~42_combout\ & ((\X|data_out[7]~1_combout\ & ((\X|data_out\(5)))) # (!\X|data_out[7]~1_combout\ & (\X|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[4]~42_combout\,
	datab => \X|data_out[7]~1_combout\,
	datac => \X|data_out\(3),
	datad => \X|data_out\(5),
	combout => \X|data_out[4]~43_combout\);

-- Location: LCCOMB_X15_Y24_N24
\X|data_out[4]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[4]~44_combout\ = (!\X|data_out~2_combout\ & ((\X|data_out[4]~43_combout\) # ((\X|data_out[7]~27_combout\ & \inst5|inst8[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~27_combout\,
	datab => \X|data_out~2_combout\,
	datac => \X|data_out[4]~43_combout\,
	datad => \inst5|inst8[4]~18_combout\,
	combout => \X|data_out[4]~44_combout\);

-- Location: LCCOMB_X15_Y24_N16
\X|data_out[4]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[4]~46_combout\ = (\X|data_out[4]~44_combout\) # ((\X|Add0~8_combout\ & ((\X|data_out[7]~29_combout\) # (\X|data_out[4]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~29_combout\,
	datab => \X|data_out[4]~45_combout\,
	datac => \X|Add0~8_combout\,
	datad => \X|data_out[4]~44_combout\,
	combout => \X|data_out[4]~46_combout\);

-- Location: FF_X15_Y24_N17
\X|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out[4]~46_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(4));

-- Location: LCCOMB_X16_Y24_N10
\X|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~10_combout\ = (\Y|Equal7~0_combout\ & ((\X|data_out\(5) & (!\X|Add0~9\)) # (!\X|data_out\(5) & ((\X|Add0~9\) # (GND))))) # (!\Y|Equal7~0_combout\ & ((\X|data_out\(5) & (\X|Add0~9\ & VCC)) # (!\X|data_out\(5) & (!\X|Add0~9\))))
-- \X|Add0~11\ = CARRY((\Y|Equal7~0_combout\ & ((!\X|Add0~9\) # (!\X|data_out\(5)))) # (!\Y|Equal7~0_combout\ & (!\X|data_out\(5) & !\X|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \X|data_out\(5),
	datad => VCC,
	cin => \X|Add0~9\,
	combout => \X|Add0~10_combout\,
	cout => \X|Add0~11\);

-- Location: LCCOMB_X15_Y24_N18
\X|data_out[5]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[5]~40_combout\ = (\X|data_out[9]~0_combout\ & ((\inst7|inst2|X\(0) & (\X|data_out\(6))) # (!\inst7|inst2|X\(0) & ((\X|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(0),
	datab => \X|data_out[9]~0_combout\,
	datac => \X|data_out\(6),
	datad => \X|data_out\(4),
	combout => \X|data_out[5]~40_combout\);

-- Location: LCCOMB_X15_Y24_N8
\X|data_out[5]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[5]~37_combout\ = (\inst7|inst2|X\(2) & (!\X|Add0~10_combout\ & \inst7|inst2|X\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(2),
	datac => \X|Add0~10_combout\,
	datad => \inst7|inst2|X\(1),
	combout => \X|data_out[5]~37_combout\);

-- Location: LCCOMB_X15_Y24_N2
\X|data_out[5]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[5]~38_combout\ = (\X|data_out[5]~37_combout\ & ((\X|data_out[7]~1_combout\ & ((\X|data_out\(6)))) # (!\X|data_out[7]~1_combout\ & (\X|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(4),
	datab => \X|data_out[5]~37_combout\,
	datac => \X|data_out\(6),
	datad => \X|data_out[7]~1_combout\,
	combout => \X|data_out[5]~38_combout\);

-- Location: LCCOMB_X15_Y22_N30
\inst7|inst1|mem~481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~481_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~321_combout\ & (\inst7|inst1|mem~135_combout\ & \inst7|inst1|mem~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~321_combout\,
	datac => \inst7|inst1|mem~135_combout\,
	datad => \inst7|inst1|mem~165_combout\,
	combout => \inst7|inst1|mem~481_combout\);

-- Location: LCCOMB_X19_Y22_N22
\inst7|inst1|mem~479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~479_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst1|mem~135_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst1|mem~135_combout\,
	combout => \inst7|inst1|mem~479_combout\);

-- Location: LCCOMB_X16_Y22_N24
\inst7|inst1|mem~476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~476_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~476_combout\);

-- Location: LCCOMB_X19_Y22_N30
\inst7|inst1|mem~477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~477_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~477_combout\);

-- Location: LCCOMB_X19_Y22_N28
\inst7|inst1|mem~478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~478_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~477_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~152_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- (\inst7|inst1|mem~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~477_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~152_combout\,
	combout => \inst7|inst1|mem~478_combout\);

-- Location: LCCOMB_X19_Y22_N20
\inst7|inst1|mem~480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~480_combout\ = ((\inst7|inst1|mem~476_combout\) # (!\inst7|inst1|mem~478_combout\)) # (!\inst7|inst1|mem~479_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~479_combout\,
	datac => \inst7|inst1|mem~476_combout\,
	datad => \inst7|inst1|mem~478_combout\,
	combout => \inst7|inst1|mem~480_combout\);

-- Location: LCCOMB_X19_Y22_N18
\inst7|inst1|mem~482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~482_combout\ = (\inst7|inst1|mem~224_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((!\inst7|inst1|mem~480_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- (\inst7|inst1|mem~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~481_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~224_combout\,
	datad => \inst7|inst1|mem~480_combout\,
	combout => \inst7|inst1|mem~482_combout\);

-- Location: FF_X19_Y22_N19
\inst7|inst2|nEX0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~482_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nEX0~q\);

-- Location: FF_X6_Y20_N25
\inst6|mem~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	asdata => \inst6|data[5]~28_combout\,
	sload => VCC,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~31_q\);

-- Location: LCCOMB_X23_Y19_N24
\inst7|inst1|mem~734\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~734_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # (((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~734_combout\);

-- Location: LCCOMB_X23_Y19_N26
\inst7|inst1|mem~733\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~733_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~733_combout\);

-- Location: LCCOMB_X26_Y20_N14
\inst7|inst1|mem~735\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~735_combout\ = (!\inst7|inst1|mem~734_combout\ & (!\inst7|inst1|mem~733_combout\ & (\inst7|inst1|mem~187_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~734_combout\,
	datab => \inst7|inst1|mem~733_combout\,
	datac => \inst7|inst1|mem~187_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~735_combout\);

-- Location: FF_X26_Y20_N15
\inst7|inst2|nEAP2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~735_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nEAP2~q\);

-- Location: LCCOMB_X27_Y20_N14
\AP|data_out[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out[10]~10_combout\ = (\inst7|inst2|AP\(1) & \inst7|inst2|AP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|AP\(0),
	combout => \AP|data_out[10]~10_combout\);

-- Location: LCCOMB_X24_Y21_N22
\AP|data_out~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~21_combout\ = (\inst7|inst2|AP\(0) & ((\inst1|Yupa_2[1]~44_combout\) # (\inst7|inst2|AP\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst1|Yupa_2[1]~44_combout\,
	datad => \inst7|inst2|AP\(1),
	combout => \AP|data_out~21_combout\);

-- Location: LCCOMB_X21_Y21_N14
\ACCB|A[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[7]~1_combout\ = (\ACCB|data_out\(7)) # ((\inst7|inst2|nWB~q\) # ((\inst7|inst2|EB\(1)) # (!\inst7|inst2|EB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|data_out\(7),
	datab => \inst7|inst2|nWB~q\,
	datac => \inst7|inst2|EB\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|A[7]~1_combout\);

-- Location: LCCOMB_X19_Y20_N4
\Y|TRI_STATE_D~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|TRI_STATE_D~0_combout\ = (\inst7|inst2|nEX0~q\ & \Y|TRI_STATE_C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|nEX0~q\,
	datac => \Y|TRI_STATE_C~0_combout\,
	combout => \Y|TRI_STATE_D~0_combout\);

-- Location: LCCOMB_X23_Y21_N30
\inst5|inst8[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[7]~1_combout\ = (\AUX|TRI_STATE_D~0_combout\ & (\AUX|data_out\(7) & ((\PC|data_out\(7)) # (!\PC|TRI_STATE_D~0_combout\)))) # (!\AUX|TRI_STATE_D~0_combout\ & (((\PC|data_out\(7)) # (!\PC|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|TRI_STATE_D~0_combout\,
	datab => \AUX|data_out\(7),
	datac => \PC|data_out\(7),
	datad => \PC|TRI_STATE_D~0_combout\,
	combout => \inst5|inst8[7]~1_combout\);

-- Location: LCCOMB_X21_Y20_N12
\inst5|inst8[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[7]~2_combout\ = (\ACCB|A[7]~1_combout\ & (\inst5|inst8[7]~1_combout\ & ((\Y|data_out\(7)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|A[7]~1_combout\,
	datab => \Y|data_out\(7),
	datac => \Y|TRI_STATE_D~0_combout\,
	datad => \inst5|inst8[7]~1_combout\,
	combout => \inst5|inst8[7]~2_combout\);

-- Location: LCCOMB_X29_Y20_N30
\AP|data_out~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~26_combout\ = (\inst7|inst2|AP\(0) & ((\AP|data_out~25_combout\) # ((\inst5|inst8[7]~2_combout\ & \inst5|inst8[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AP|data_out~25_combout\,
	datac => \inst5|inst8[7]~2_combout\,
	datad => \inst5|inst8[7]~5_combout\,
	combout => \AP|data_out~26_combout\);

-- Location: LCCOMB_X29_Y20_N4
\AP|data_out~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~27_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~26_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~26_combout\ & ((\AP|data_out\(8)))) # (!\AP|data_out~26_combout\ & (\AP|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out[10]~6_combout\,
	datab => \AP|data_out\(7),
	datac => \AP|data_out~26_combout\,
	datad => \AP|data_out\(8),
	combout => \AP|data_out~27_combout\);

-- Location: LCCOMB_X27_Y22_N4
\AP|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~4_combout\ = (\AP|data_out\(2) & ((GND) # (!\AP|Add0~3\))) # (!\AP|data_out\(2) & (\AP|Add0~3\ $ (GND)))
-- \AP|Add0~5\ = CARRY((\AP|data_out\(2)) # (!\AP|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(2),
	datad => VCC,
	cin => \AP|Add0~3\,
	combout => \AP|Add0~4_combout\,
	cout => \AP|Add0~5\);

-- Location: LCCOMB_X27_Y22_N6
\AP|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~6_combout\ = (\AP|data_out\(3) & (\AP|Add0~5\ & VCC)) # (!\AP|data_out\(3) & (!\AP|Add0~5\))
-- \AP|Add0~7\ = CARRY((!\AP|data_out\(3) & !\AP|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(3),
	datad => VCC,
	cin => \AP|Add0~5\,
	combout => \AP|Add0~6_combout\,
	cout => \AP|Add0~7\);

-- Location: LCCOMB_X25_Y22_N22
\AP|data_out~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~38_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # (\inst1|Yupa[3]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datad => \inst1|Yupa[3]~24_combout\,
	combout => \AP|data_out~38_combout\);

-- Location: LCCOMB_X25_Y22_N8
\AP|data_out~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~39_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~38_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~38_combout\ & (\AP|data_out\(4))) # (!\AP|data_out~38_combout\ & ((\AP|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(4),
	datab => \AP|data_out[10]~6_combout\,
	datac => \AP|data_out~38_combout\,
	datad => \AP|data_out\(3),
	combout => \AP|data_out~39_combout\);

-- Location: LCCOMB_X25_Y22_N30
\AP|data_out~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~40_combout\ = (\inst7|inst2|AP\(0) & (((\AP|data_out~39_combout\)))) # (!\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1) & (\AP|Add0~6_combout\)) # (!\inst7|inst2|AP\(1) & ((\AP|data_out~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AP|Add0~6_combout\,
	datac => \AP|data_out~39_combout\,
	datad => \inst7|inst2|AP\(1),
	combout => \AP|data_out~40_combout\);

-- Location: FF_X25_Y22_N31
\AP|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~40_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(3));

-- Location: LCCOMB_X25_Y22_N10
\AP|data_out~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~35_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # ((\inst5|inst8[4]~18_combout\)))) # (!\inst7|inst2|AP\(0) & (((\AP|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \AP|data_out\(4),
	datad => \inst5|inst8[4]~18_combout\,
	combout => \AP|data_out~35_combout\);

-- Location: LCCOMB_X25_Y22_N4
\AP|data_out~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~36_combout\ = (\AP|data_out[10]~10_combout\ & ((\AP|data_out~35_combout\ & (\AP|data_out\(5))) # (!\AP|data_out~35_combout\ & ((\AP|data_out\(3)))))) # (!\AP|data_out[10]~10_combout\ & (((\AP|data_out~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(5),
	datab => \AP|data_out\(3),
	datac => \AP|data_out[10]~10_combout\,
	datad => \AP|data_out~35_combout\,
	combout => \AP|data_out~36_combout\);

-- Location: LCCOMB_X27_Y22_N8
\AP|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~8_combout\ = (\AP|data_out\(4) & ((GND) # (!\AP|Add0~7\))) # (!\AP|data_out\(4) & (\AP|Add0~7\ $ (GND)))
-- \AP|Add0~9\ = CARRY((\AP|data_out\(4)) # (!\AP|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(4),
	datad => VCC,
	cin => \AP|Add0~7\,
	combout => \AP|Add0~8_combout\,
	cout => \AP|Add0~9\);

-- Location: LCCOMB_X25_Y22_N12
\AP|data_out~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~37_combout\ = (\inst7|inst2|AP\(0) & (((\AP|data_out~36_combout\)))) # (!\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1) & ((\AP|Add0~8_combout\))) # (!\inst7|inst2|AP\(1) & (\AP|data_out~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \AP|data_out~36_combout\,
	datad => \AP|Add0~8_combout\,
	combout => \AP|data_out~37_combout\);

-- Location: FF_X25_Y22_N13
\AP|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~37_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(4));

-- Location: LCCOMB_X27_Y22_N10
\AP|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~10_combout\ = (\AP|data_out\(5) & (\AP|Add0~9\ & VCC)) # (!\AP|data_out\(5) & (!\AP|Add0~9\))
-- \AP|Add0~11\ = CARRY((!\AP|data_out\(5) & !\AP|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(5),
	datad => VCC,
	cin => \AP|Add0~9\,
	combout => \AP|Add0~10_combout\,
	cout => \AP|Add0~11\);

-- Location: LCCOMB_X25_Y22_N18
\AP|data_out~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~32_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # (\inst1|Yupa[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datad => \inst1|Yupa[5]~17_combout\,
	combout => \AP|data_out~32_combout\);

-- Location: LCCOMB_X25_Y22_N16
\AP|data_out~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~33_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~32_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~32_combout\ & ((\AP|data_out\(6)))) # (!\AP|data_out~32_combout\ & (\AP|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(5),
	datab => \AP|data_out[10]~6_combout\,
	datac => \AP|data_out\(6),
	datad => \AP|data_out~32_combout\,
	combout => \AP|data_out~33_combout\);

-- Location: LCCOMB_X25_Y22_N2
\AP|data_out~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~34_combout\ = (\inst7|inst2|AP\(0) & (((\AP|data_out~33_combout\)))) # (!\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1) & (\AP|Add0~10_combout\)) # (!\inst7|inst2|AP\(1) & ((\AP|data_out~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \AP|Add0~10_combout\,
	datad => \AP|data_out~33_combout\,
	combout => \AP|data_out~34_combout\);

-- Location: FF_X25_Y22_N3
\AP|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~34_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(5));

-- Location: LCCOMB_X27_Y22_N12
\AP|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~12_combout\ = (\AP|data_out\(6) & ((GND) # (!\AP|Add0~11\))) # (!\AP|data_out\(6) & (\AP|Add0~11\ $ (GND)))
-- \AP|Add0~13\ = CARRY((\AP|data_out\(6)) # (!\AP|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(6),
	datad => VCC,
	cin => \AP|Add0~11\,
	combout => \AP|Add0~12_combout\,
	cout => \AP|Add0~13\);

-- Location: LCCOMB_X23_Y21_N22
\inst5|inst8[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[6]~7_combout\ = (\AUX|TRI_STATE_D~0_combout\ & (\AUX|data_out\(6) & ((\PC|data_out\(6)) # (!\PC|TRI_STATE_D~0_combout\)))) # (!\AUX|TRI_STATE_D~0_combout\ & (((\PC|data_out\(6))) # (!\PC|TRI_STATE_D~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|TRI_STATE_D~0_combout\,
	datab => \PC|TRI_STATE_D~0_combout\,
	datac => \AUX|data_out\(6),
	datad => \PC|data_out\(6),
	combout => \inst5|inst8[6]~7_combout\);

-- Location: LCCOMB_X19_Y24_N12
\ACCA|data_out[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[6]~2_combout\ = (\inst7|inst2|EA\(0) & (((\inst5|inst8[6]~12_combout\)))) # (!\inst7|inst2|EA\(0) & ((\inst7|inst2|EA\(1) & (\inst1|Yupa_2[6]~19_combout\)) # (!\inst7|inst2|EA\(1) & ((\inst5|inst8[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \inst1|Yupa_2[6]~19_combout\,
	datad => \inst5|inst8[6]~12_combout\,
	combout => \ACCA|data_out[6]~2_combout\);

-- Location: LCCOMB_X19_Y24_N14
\ACCA|data_out[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[0]~1_combout\ = (\inst7|inst2|nWA~q\ & (\inst7|inst2|EA\(0) $ (\inst7|inst2|EA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datac => \inst7|inst2|nWA~q\,
	datad => \inst7|inst2|EA\(1),
	combout => \ACCA|data_out[0]~1_combout\);

-- Location: FF_X19_Y24_N13
\ACCA|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[6]~2_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(6));

-- Location: LCCOMB_X19_Y22_N26
\inst7|inst1|mem~586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~586_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~586_combout\);

-- Location: LCCOMB_X20_Y22_N24
\inst7|inst1|mem~585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~585_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~585_combout\);

-- Location: LCCOMB_X19_Y22_N12
\inst7|inst1|mem~587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~587_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)) # (!\inst7|inst1|mem~585_combout\)) # (!\inst7|inst1|mem~586_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~586_combout\,
	datab => \inst7|inst1|mem~585_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~587_combout\);

-- Location: LCCOMB_X20_Y16_N16
\inst7|inst1|mem~588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~588_combout\ = (\inst7|inst1|mem~135_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~150_combout\ & \inst7|inst1|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~135_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~150_combout\,
	datad => \inst7|inst1|mem~136_combout\,
	combout => \inst7|inst1|mem~588_combout\);

-- Location: LCCOMB_X19_Y22_N2
\inst7|inst1|mem~589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~589_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (((!\inst7|inst1|mem~588_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~587_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~587_combout\,
	datad => \inst7|inst1|mem~588_combout\,
	combout => \inst7|inst1|mem~589_combout\);

-- Location: LCCOMB_X19_Y22_N6
\inst7|inst1|mem~590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~590_combout\ = (\inst7|inst1|mem~231_combout\ & (!\inst7|inst1|mem~589_combout\ & ((\inst7|inst1|mem~481_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~231_combout\,
	datab => \inst7|inst1|mem~589_combout\,
	datac => \inst7|inst1|mem~481_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~590_combout\);

-- Location: FF_X19_Y22_N7
\inst7|inst2|nEX1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~590_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nEX1~q\);

-- Location: LCCOMB_X19_Y20_N18
\X|TRI_STATE_C~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|TRI_STATE_C~1_combout\ = (\X|TRI_STATE_C~0_combout\ & \inst7|inst2|nEX1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \X|TRI_STATE_C~0_combout\,
	datad => \inst7|inst2|nEX1~q\,
	combout => \X|TRI_STATE_C~1_combout\);

-- Location: LCCOMB_X19_Y23_N4
\ACCA|B[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|B[7]~1_combout\ = (\inst7|inst2|EA\(0)) # ((\inst7|inst2|nWA~q\) # (!\inst7|inst2|EA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|nWA~q\,
	datad => \inst7|inst2|EA\(1),
	combout => \ACCA|B[7]~1_combout\);

-- Location: LCCOMB_X20_Y21_N10
\inst1|Yupa_2[6]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[6]~17_combout\ = (\ACCA|data_out\(6) & (((\X|data_out\(14))) # (!\X|TRI_STATE_C~1_combout\))) # (!\ACCA|data_out\(6) & (\ACCA|B[7]~1_combout\ & ((\X|data_out\(14)) # (!\X|TRI_STATE_C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(6),
	datab => \X|TRI_STATE_C~1_combout\,
	datac => \X|data_out\(14),
	datad => \ACCA|B[7]~1_combout\,
	combout => \inst1|Yupa_2[6]~17_combout\);

-- Location: LCCOMB_X21_Y19_N20
\inst1|Mux35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux35~0_combout\ = (\inst7|inst2|UPA\(1) & (\inst7|inst2|UPA\(2) & (!\inst7|inst2|UPA\(0) & !\inst7|inst2|UPA\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(1),
	datab => \inst7|inst2|UPA\(2),
	datac => \inst7|inst2|UPA\(0),
	datad => \inst7|inst2|UPA\(3),
	combout => \inst1|Mux35~0_combout\);

-- Location: FF_X22_Y22_N29
\inst1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux4~2_combout\,
	sload => VCC,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(6));

-- Location: LCCOMB_X22_Y22_N10
\inst1|Mux34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux34~0_combout\ = (\inst1|Mux35~0_combout\ & ((\inst1|Q\(6)) # ((\ACCA|data_out\(6) & \inst1|Mux33~0_combout\)))) # (!\inst1|Mux35~0_combout\ & (((\ACCA|data_out\(6) & \inst1|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux35~0_combout\,
	datab => \inst1|Q\(6),
	datac => \ACCA|data_out\(6),
	datad => \inst1|Mux33~0_combout\,
	combout => \inst1|Mux34~0_combout\);

-- Location: LCCOMB_X23_Y21_N28
\inst1|Mux34~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux34~1_combout\ = (\inst1|Mux33~1_combout\ & ((\ACCB|data_out\(6)))) # (!\inst1|Mux33~1_combout\ & (\inst1|Mux34~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux34~0_combout\,
	datac => \inst1|Mux33~1_combout\,
	datad => \ACCB|data_out\(6),
	combout => \inst1|Mux34~1_combout\);

-- Location: LCCOMB_X21_Y22_N24
\inst1|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux28~0_combout\ = (\inst7|inst2|UPA\(3) & ((\inst7|inst2|UPA\(1)) # ((\inst7|inst2|UPA\(0) & \inst7|inst2|UPA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(3),
	datab => \inst7|inst2|UPA\(0),
	datac => \inst7|inst2|UPA\(2),
	datad => \inst7|inst2|UPA\(1),
	combout => \inst1|Mux28~0_combout\);

-- Location: CLKCTRL_G4
\inst1|Mux28~0clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|Mux28~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|Mux28~0clkctrl_outclk\);

-- Location: LCCOMB_X22_Y22_N4
\inst1|S[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(6) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|S\(6)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux34~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux34~1_combout\,
	datab => \inst1|S\(6),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(6));

-- Location: LCCOMB_X21_Y19_N8
\inst1|Mux39~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~4_combout\ = (!\inst7|inst2|UPA\(3) & ((\inst7|inst2|UPA\(0) & (!\inst7|inst2|UPA\(2))) # (!\inst7|inst2|UPA\(0) & ((!\inst7|inst2|UPA\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(3),
	datab => \inst7|inst2|UPA\(2),
	datac => \inst7|inst2|UPA\(1),
	datad => \inst7|inst2|UPA\(0),
	combout => \inst1|Mux39~4_combout\);

-- Location: LCCOMB_X21_Y19_N30
\inst1|Mux39~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~5_combout\ = (\inst7|inst2|UPA\(3) & (!\inst7|inst2|UPA\(2) & ((!\inst7|inst2|UPA\(0))))) # (!\inst7|inst2|UPA\(3) & ((\inst7|inst2|UPA\(2) & ((\inst7|inst2|UPA\(1)) # (\inst7|inst2|UPA\(0)))) # (!\inst7|inst2|UPA\(2) & (\inst7|inst2|UPA\(1) 
-- & \inst7|inst2|UPA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(3),
	datab => \inst7|inst2|UPA\(2),
	datac => \inst7|inst2|UPA\(1),
	datad => \inst7|inst2|UPA\(0),
	combout => \inst1|Mux39~5_combout\);

-- Location: LCCOMB_X22_Y22_N20
\inst1|Mux42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux42~0_combout\ = (\inst1|Mux39~4_combout\ & ((\inst1|Mux39~5_combout\) # ((\ACCA|data_out\(6))))) # (!\inst1|Mux39~4_combout\ & (!\inst1|Mux39~5_combout\ & ((\inst1|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~4_combout\,
	datab => \inst1|Mux39~5_combout\,
	datac => \ACCA|data_out\(6),
	datad => \inst1|Q\(6),
	combout => \inst1|Mux42~0_combout\);

-- Location: LCCOMB_X23_Y21_N14
\inst1|Mux42~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux42~1_combout\ = (\inst1|Mux42~0_combout\ & ((\ACCB|data_out\(6)) # ((!\inst1|Mux39~5_combout\)))) # (!\inst1|Mux42~0_combout\ & (((\inst5|inst8[6]~12_combout\ & \inst1|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux42~0_combout\,
	datab => \ACCB|data_out\(6),
	datac => \inst5|inst8[6]~12_combout\,
	datad => \inst1|Mux39~5_combout\,
	combout => \inst1|Mux42~1_combout\);

-- Location: LCCOMB_X21_Y19_N0
\inst1|Mux39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~2_combout\ = (\inst7|inst2|UPA\(2) & (!\inst7|inst2|UPA\(3) & ((\inst7|inst2|UPA\(1)) # (\inst7|inst2|UPA\(0))))) # (!\inst7|inst2|UPA\(2) & (((!\inst7|inst2|UPA\(0) & \inst7|inst2|UPA\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(1),
	datab => \inst7|inst2|UPA\(0),
	datac => \inst7|inst2|UPA\(2),
	datad => \inst7|inst2|UPA\(3),
	combout => \inst1|Mux39~2_combout\);

-- Location: LCCOMB_X17_Y23_N30
\inst7|inst1|mem~798\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~798_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst1|mem~688_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~688_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~798_combout\);

-- Location: LCCOMB_X14_Y19_N24
\inst7|inst1|mem~693\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~693_combout\ = (\inst7|inst1|mem~136_combout\ & (\inst7|inst1|mem~231_combout\ & ((\inst7|inst1|mem~798_combout\) # (\inst7|inst1|mem~794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~798_combout\,
	datab => \inst7|inst1|mem~794_combout\,
	datac => \inst7|inst1|mem~136_combout\,
	datad => \inst7|inst1|mem~231_combout\,
	combout => \inst7|inst1|mem~693_combout\);

-- Location: FF_X14_Y19_N25
\inst7|inst2|selbus\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~693_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|selbus~q\);

-- Location: LCCOMB_X23_Y21_N24
\inst1|Mux39~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~3_combout\ = (\inst1|Mux39~2_combout\ & \inst7|inst2|selbus~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~2_combout\,
	datab => \inst7|inst2|selbus~q\,
	combout => \inst1|Mux39~3_combout\);

-- Location: LCCOMB_X21_Y19_N24
\inst1|Mux36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux36~0_combout\ = (\inst1|Mux39~2_combout\ & (!\inst7|inst2|selbus~q\)) # (!\inst1|Mux39~2_combout\ & (((\inst7|inst2|UPA\(3)) # (!\inst7|inst2|UPA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|selbus~q\,
	datab => \inst7|inst2|UPA\(2),
	datac => \inst1|Mux39~2_combout\,
	datad => \inst7|inst2|UPA\(3),
	combout => \inst1|Mux36~0_combout\);

-- Location: LCCOMB_X23_Y21_N10
\inst1|Mux42~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux42~2_combout\ = (\inst1|Mux42~1_combout\ & ((\inst1|Mux36~0_combout\) # ((\inst1|Mux39~3_combout\ & \inst1|Yupa_2[6]~19_combout\)))) # (!\inst1|Mux42~1_combout\ & (\inst1|Mux39~3_combout\ & (\inst1|Yupa_2[6]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux42~1_combout\,
	datab => \inst1|Mux39~3_combout\,
	datac => \inst1|Yupa_2[6]~19_combout\,
	datad => \inst1|Mux36~0_combout\,
	combout => \inst1|Mux42~2_combout\);

-- Location: LCCOMB_X23_Y21_N4
\inst1|R[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(6) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|R\(6)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux42~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux42~2_combout\,
	datac => \inst1|R\(6),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(6));

-- Location: LCCOMB_X22_Y22_N0
\inst1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux4~0_combout\ = (\inst7|inst2|UPA\(5) & (\inst7|inst2|UPA\(4) $ (\inst1|S\(6) $ (\inst1|R\(6))))) # (!\inst7|inst2|UPA\(5) & (\inst1|S\(6) & (\inst7|inst2|UPA\(4) $ (\inst1|R\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(5),
	datab => \inst7|inst2|UPA\(4),
	datac => \inst1|S\(6),
	datad => \inst1|R\(6),
	combout => \inst1|Mux4~0_combout\);

-- Location: LCCOMB_X22_Y22_N16
\inst1|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~4_combout\ = \inst7|inst2|UPA\(5) $ (\inst1|S\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(5),
	datac => \inst1|S\(6),
	combout => \inst1|Add0~4_combout\);

-- Location: LCCOMB_X23_Y21_N0
\inst1|Add0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~3_combout\ = \inst1|R\(6) $ (\inst7|inst2|UPA\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|R\(6),
	datad => \inst7|inst2|UPA\(4),
	combout => \inst1|Add0~3_combout\);

-- Location: LCCOMB_X20_Y22_N2
\inst1|Mux33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux33~2_combout\ = (\inst1|Q\(5) & ((\inst1|Mux35~0_combout\) # ((\ACCA|data_out\(5) & \inst1|Mux33~0_combout\)))) # (!\inst1|Q\(5) & (\ACCA|data_out\(5) & ((\inst1|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Q\(5),
	datab => \ACCA|data_out\(5),
	datac => \inst1|Mux35~0_combout\,
	datad => \inst1|Mux33~0_combout\,
	combout => \inst1|Mux33~2_combout\);

-- Location: LCCOMB_X21_Y22_N30
\ACCB|data_out[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[5]~3_combout\ = (\inst7|inst2|EB\(1) & ((\inst7|inst2|EB\(0) & ((\inst1|Yupa[5]~17_combout\))) # (!\inst7|inst2|EB\(0) & (\inst1|Yupa_2[5]~24_combout\)))) # (!\inst7|inst2|EB\(1) & (((\inst1|Yupa[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(1),
	datab => \inst1|Yupa_2[5]~24_combout\,
	datac => \inst7|inst2|EB\(0),
	datad => \inst1|Yupa[5]~17_combout\,
	combout => \ACCB|data_out[5]~3_combout\);

-- Location: LCCOMB_X20_Y22_N6
\ACCB|data_out[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[0]~1_combout\ = (\inst7|inst2|nWB~q\ & (\inst7|inst2|EB\(0) $ (\inst7|inst2|EB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datac => \inst7|inst2|nWB~q\,
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|data_out[0]~1_combout\);

-- Location: FF_X21_Y22_N31
\ACCB|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[5]~3_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(5));

-- Location: LCCOMB_X21_Y22_N10
\inst1|Mux33~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux33~3_combout\ = (\inst1|Mux33~1_combout\ & ((\ACCB|data_out\(5)))) # (!\inst1|Mux33~1_combout\ & (\inst1|Mux33~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux33~1_combout\,
	datac => \inst1|Mux33~2_combout\,
	datad => \ACCB|data_out\(5),
	combout => \inst1|Mux33~3_combout\);

-- Location: LCCOMB_X21_Y22_N26
\inst1|S[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(5) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|S\(5))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux33~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(5),
	datac => \inst1|Mux33~3_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(5));

-- Location: LCCOMB_X24_Y22_N2
\inst1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = (\inst1|S\(5) & (\inst7|inst2|UPA\(5) $ (\inst7|inst2|UPA\(4) $ (\inst1|R\(5))))) # (!\inst1|S\(5) & (\inst7|inst2|UPA\(5) & (\inst7|inst2|UPA\(4) $ (\inst1|R\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(5),
	datab => \inst7|inst2|UPA\(5),
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(5),
	combout => \inst1|Mux5~0_combout\);

-- Location: LCCOMB_X22_Y22_N28
\inst1|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~6_combout\ = \inst1|S\(5) $ (\inst7|inst2|UPA\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(5),
	datad => \inst7|inst2|UPA\(5),
	combout => \inst1|Add0~6_combout\);

-- Location: LCCOMB_X20_Y22_N20
\inst1|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~8_combout\ = \inst7|inst2|UPA\(5) $ (\inst1|S\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(5),
	datad => \inst1|S\(4),
	combout => \inst1|Add0~8_combout\);

-- Location: LCCOMB_X20_Y21_N18
\inst1|Mux40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux40~0_combout\ = (\inst1|Mux39~4_combout\ & ((\inst1|Mux39~5_combout\ & ((\ACCB|data_out\(4)))) # (!\inst1|Mux39~5_combout\ & (\ACCA|data_out\(4))))) # (!\inst1|Mux39~4_combout\ & (((\inst1|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(4),
	datab => \inst1|Mux39~4_combout\,
	datac => \inst1|Mux39~5_combout\,
	datad => \ACCB|data_out\(4),
	combout => \inst1|Mux40~0_combout\);

-- Location: FF_X24_Y21_N23
\inst1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux6~2_combout\,
	sload => VCC,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(4));

-- Location: LCCOMB_X20_Y21_N24
\inst1|Mux40~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux40~1_combout\ = (\inst1|Mux39~4_combout\ & (\inst1|Mux40~0_combout\)) # (!\inst1|Mux39~4_combout\ & ((\inst1|Mux40~0_combout\ & ((\inst5|inst8[4]~18_combout\))) # (!\inst1|Mux40~0_combout\ & (\inst1|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~4_combout\,
	datab => \inst1|Mux40~0_combout\,
	datac => \inst1|Q\(4),
	datad => \inst5|inst8[4]~18_combout\,
	combout => \inst1|Mux40~1_combout\);

-- Location: LCCOMB_X20_Y21_N14
\inst1|Mux40~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux40~2_combout\ = (\inst1|Yupa_2[4]~29_combout\ & ((\inst1|Mux39~3_combout\) # ((\inst1|Mux40~1_combout\ & \inst1|Mux36~0_combout\)))) # (!\inst1|Yupa_2[4]~29_combout\ & (((\inst1|Mux40~1_combout\ & \inst1|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[4]~29_combout\,
	datab => \inst1|Mux39~3_combout\,
	datac => \inst1|Mux40~1_combout\,
	datad => \inst1|Mux36~0_combout\,
	combout => \inst1|Mux40~2_combout\);

-- Location: LCCOMB_X20_Y21_N0
\inst1|R[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(4) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|R\(4))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux40~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|R\(4),
	datac => \inst1|Mux40~2_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(4));

-- Location: LCCOMB_X23_Y22_N0
\inst1|Add0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~7_combout\ = \inst7|inst2|UPA\(4) $ (\inst1|R\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(4),
	combout => \inst1|Add0~7_combout\);

-- Location: LCCOMB_X14_Y18_N4
\inst7|inst1|mem~591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~591_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\) # 
-- ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~591_combout\);

-- Location: LCCOMB_X14_Y18_N10
\inst7|inst1|mem~592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~592_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~591_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~592_combout\);

-- Location: LCCOMB_X14_Y18_N20
\inst7|inst1|mem~595\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~595_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~595_combout\);

-- Location: LCCOMB_X14_Y18_N2
\inst7|inst1|mem~596\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~596_combout\ = (\inst7|inst1|mem~595_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~595_combout\,
	combout => \inst7|inst1|mem~596_combout\);

-- Location: LCCOMB_X14_Y18_N8
\inst7|inst1|mem~593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~593_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ $ (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~593_combout\);

-- Location: LCCOMB_X14_Y18_N14
\inst7|inst1|mem~594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~594_combout\ = (\inst7|inst1|mem~593_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # (!\inst7|inst1|mem~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~593_combout\,
	datad => \inst7|inst1|mem~253_combout\,
	combout => \inst7|inst1|mem~594_combout\);

-- Location: LCCOMB_X14_Y18_N24
\inst7|inst1|mem~597\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~597_combout\ = (\inst7|inst1|mem~592_combout\) # ((\inst7|inst1|mem~594_combout\) # ((\inst7|inst1|mem~596_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~592_combout\,
	datab => \inst7|inst1|mem~596_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~594_combout\,
	combout => \inst7|inst1|mem~597_combout\);

-- Location: LCCOMB_X21_Y19_N6
\inst7|inst1|mem~598\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~598_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~378_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((!\inst7|inst1|mem~597_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~378_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst1|mem~597_combout\,
	combout => \inst7|inst1|mem~598_combout\);

-- Location: FF_X21_Y19_N7
\inst7|inst2|nEPC1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~598_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nEPC1~q\);

-- Location: LCCOMB_X21_Y19_N4
\PC|TRI_STATE_C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|TRI_STATE_C~0_combout\ = (\inst7|inst2|nEPC1~q\ & (!\inst7|inst2|PC\(0) & (!\inst7|inst2|PC\(2) & !\inst7|inst2|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEPC1~q\,
	datab => \inst7|inst2|PC\(0),
	datac => \inst7|inst2|PC\(2),
	datad => \inst7|inst2|PC\(1),
	combout => \PC|TRI_STATE_C~0_combout\);

-- Location: LCCOMB_X20_Y20_N4
\inst1|Yupa_2[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~10_combout\ = (\PC|TRI_STATE_C~0_combout\) # ((\inst7|inst2|nEX1~q\ & ((\X|TRI_STATE_C~0_combout\) # (\Y|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEX1~q\,
	datab => \X|TRI_STATE_C~0_combout\,
	datac => \Y|TRI_STATE_C~0_combout\,
	datad => \PC|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa_2[7]~10_combout\);

-- Location: LCCOMB_X21_Y18_N30
\inst7|inst1|mem~607\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~607_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\) # 
-- (!\inst7|inst1|mem~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~128_combout\,
	combout => \inst7|inst1|mem~607_combout\);

-- Location: LCCOMB_X21_Y18_N12
\inst7|inst1|mem~608\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~608_combout\ = (\inst7|inst1|mem~607_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # (\inst7|inst1|mem~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~607_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~608_combout\);

-- Location: LCCOMB_X20_Y16_N8
\inst7|inst1|mem~605\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~605_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~605_combout\);

-- Location: LCCOMB_X20_Y16_N2
\inst7|inst1|mem~606\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~606_combout\ = (\inst7|inst1|mem~144_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((!\inst7|inst1|mem~529_combout\)))) # (!\inst7|inst1|mem~144_combout\ & ((\inst7|inst1|mem~605_combout\) # 
-- ((!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & !\inst7|inst1|mem~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~144_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~605_combout\,
	datad => \inst7|inst1|mem~529_combout\,
	combout => \inst7|inst1|mem~606_combout\);

-- Location: LCCOMB_X21_Y18_N6
\inst7|inst1|mem~603\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~603_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~603_combout\);

-- Location: LCCOMB_X21_Y18_N16
\inst7|inst1|mem~600\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~600_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~600_combout\);

-- Location: LCCOMB_X21_Y18_N14
\inst7|inst1|mem~601\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~601_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~600_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~600_combout\,
	combout => \inst7|inst1|mem~601_combout\);

-- Location: LCCOMB_X21_Y18_N4
\inst7|inst1|mem~602\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~602_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~602_combout\);

-- Location: LCCOMB_X21_Y18_N8
\inst7|inst1|mem~604\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~604_combout\ = (\inst7|inst1|mem~601_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst1|mem~602_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- (\inst7|inst1|mem~603_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~603_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~601_combout\,
	datad => \inst7|inst1|mem~602_combout\,
	combout => \inst7|inst1|mem~604_combout\);

-- Location: LCCOMB_X21_Y18_N2
\inst7|inst1|mem~609\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~609_combout\ = (\inst7|inst1|mem~608_combout\) # ((\inst7|inst1|mem~331_combout\) # ((\inst7|inst1|mem~606_combout\) # (\inst7|inst1|mem~604_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~608_combout\,
	datab => \inst7|inst1|mem~331_combout\,
	datac => \inst7|inst1|mem~606_combout\,
	datad => \inst7|inst1|mem~604_combout\,
	combout => \inst7|inst1|mem~609_combout\);

-- Location: LCCOMB_X21_Y18_N22
\inst7|inst1|mem~599\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~599_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # (!\inst7|inst1|mem~785_combout\)) # (!\inst10|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~2_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~785_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~599_combout\);

-- Location: LCCOMB_X21_Y18_N0
\inst7|inst1|mem~610\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~610_combout\ = (\inst7|inst1|mem~599_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~609_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~609_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~599_combout\,
	combout => \inst7|inst1|mem~610_combout\);

-- Location: LCCOMB_X18_Y18_N6
\inst7|inst1|mem~611\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~611_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~170_combout\ & (\inst7|inst1|mem~751_combout\ & \inst7|inst1|mem~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~170_combout\,
	datac => \inst7|inst1|mem~751_combout\,
	datad => \inst7|inst1|mem~135_combout\,
	combout => \inst7|inst1|mem~611_combout\);

-- Location: LCCOMB_X21_Y19_N18
\inst7|inst1|mem~612\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~612_combout\ = (!\inst7|inst1|mem~610_combout\ & ((\inst7|inst1|mem~611_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~610_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~611_combout\,
	combout => \inst7|inst1|mem~612_combout\);

-- Location: FF_X21_Y19_N19
\inst7|inst2|nERA1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~612_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nERA1~q\);

-- Location: LCCOMB_X21_Y19_N16
\AUX|TRI_STATE_C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|TRI_STATE_C~0_combout\ = (!\inst7|inst2|RA\(1) & (!\inst7|inst2|RA\(0) & (!\inst7|inst2|RA\(2) & \inst7|inst2|nERA1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|RA\(1),
	datab => \inst7|inst2|RA\(0),
	datac => \inst7|inst2|RA\(2),
	datad => \inst7|inst2|nERA1~q\,
	combout => \AUX|TRI_STATE_C~0_combout\);

-- Location: LCCOMB_X21_Y21_N0
\ACCB|B[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|B[7]~1_combout\ = (\inst7|inst2|nWB~q\) # ((\inst7|inst2|EB\(0)) # (!\inst7|inst2|EB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nWB~q\,
	datac => \inst7|inst2|EB\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|B[7]~1_combout\);

-- Location: LCCOMB_X20_Y20_N6
\inst1|Yupa_2[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~11_combout\ = (\inst7|inst2|nOEUPA~q\) # ((\AUX|TRI_STATE_C~0_combout\) # (!\ACCB|B[7]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nOEUPA~q\,
	datac => \AUX|TRI_STATE_C~0_combout\,
	datad => \ACCB|B[7]~1_combout\,
	combout => \inst1|Yupa_2[7]~11_combout\);

-- Location: LCCOMB_X20_Y20_N14
\inst1|Yupa_2[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~12_combout\ = ((\bufferAlta|PortR~1_combout\) # ((\inst1|Yupa_2[7]~10_combout\) # (\inst1|Yupa_2[7]~11_combout\))) # (!\ACCA|B[7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|B[7]~1_combout\,
	datab => \bufferAlta|PortR~1_combout\,
	datac => \inst1|Yupa_2[7]~10_combout\,
	datad => \inst1|Yupa_2[7]~11_combout\,
	combout => \inst1|Yupa_2[7]~12_combout\);

-- Location: FF_X6_Y20_N11
\inst6|mem~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	asdata => \inst6|data[3]~35_combout\,
	sload => VCC,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~29_q\);

-- Location: FF_X29_Y21_N13
\inst|valor_interno[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	asdata => \ENTRADA~2_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(13));

-- Location: LCCOMB_X29_Y21_N30
\inst|valor_interno[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[14]~feeder_combout\ = \ENTRADA~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ENTRADA~8_combout\,
	combout => \inst|valor_interno[14]~feeder_combout\);

-- Location: FF_X29_Y21_N31
\inst|valor_interno[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[14]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(14));

-- Location: LCCOMB_X25_Y19_N2
\PC|R15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|R15~0_combout\ = (\inst7|inst2|PC\(0)) # ((\inst7|inst2|PC\(2)) # ((\inst7|inst2|PC\(1)) # (\PC|data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|PC\(0),
	datab => \inst7|inst2|PC\(2),
	datac => \inst7|inst2|PC\(1),
	datad => \PC|data_out\(15),
	combout => \PC|R15~0_combout\);

-- Location: LCCOMB_X26_Y19_N26
\PC|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~26_combout\ = (\PC|data_out\(13) & ((\PC|Equal7~0_combout\ & (!\PC|Add0~25\)) # (!\PC|Equal7~0_combout\ & (\PC|Add0~25\ & VCC)))) # (!\PC|data_out\(13) & ((\PC|Equal7~0_combout\ & ((\PC|Add0~25\) # (GND))) # (!\PC|Equal7~0_combout\ & 
-- (!\PC|Add0~25\))))
-- \PC|Add0~27\ = CARRY((\PC|data_out\(13) & (\PC|Equal7~0_combout\ & !\PC|Add0~25\)) # (!\PC|data_out\(13) & ((\PC|Equal7~0_combout\) # (!\PC|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(13),
	datab => \PC|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|Add0~25\,
	combout => \PC|Add0~26_combout\,
	cout => \PC|Add0~27\);

-- Location: LCCOMB_X26_Y19_N28
\PC|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~28_combout\ = ((\PC|Equal7~0_combout\ $ (\PC|data_out\(14) $ (\PC|Add0~27\)))) # (GND)
-- \PC|Add0~29\ = CARRY((\PC|Equal7~0_combout\ & (\PC|data_out\(14) & !\PC|Add0~27\)) # (!\PC|Equal7~0_combout\ & ((\PC|data_out\(14)) # (!\PC|Add0~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Equal7~0_combout\,
	datab => \PC|data_out\(14),
	datad => VCC,
	cin => \PC|Add0~27\,
	combout => \PC|Add0~28_combout\,
	cout => \PC|Add0~29\);

-- Location: LCCOMB_X25_Y19_N24
\PC|data_out~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~10_combout\ = (\PC|data_out[13]~6_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[13]~6_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|data_out\(13))) # (!\PC|data_out[13]~1_combout\ & ((\inst1|Yupa_2[6]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out\(13),
	datad => \inst1|Yupa_2[6]~19_combout\,
	combout => \PC|data_out~10_combout\);

-- Location: LCCOMB_X25_Y19_N18
\PC|data_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~11_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~10_combout\ & (\PC|data_out\(15))) # (!\PC|data_out~10_combout\ & ((\PC|Add0~28_combout\))))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(15),
	datab => \PC|Add0~28_combout\,
	datac => \PC|data_out[13]~6_combout\,
	datad => \PC|data_out~10_combout\,
	combout => \PC|data_out~11_combout\);

-- Location: LCCOMB_X22_Y20_N4
\PC|data_out[13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out[13]~9_combout\ = (\inst7|inst2|PC\(2)) # (\inst7|inst2|PC\(1) $ (\inst7|inst2|PC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|PC\(2),
	datac => \inst7|inst2|PC\(1),
	datad => \inst7|inst2|PC\(0),
	combout => \PC|data_out[13]~9_combout\);

-- Location: FF_X25_Y19_N19
\PC|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~11_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(14));

-- Location: LCCOMB_X26_Y19_N30
\PC|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~30_combout\ = \PC|data_out\(15) $ (\PC|Add0~29\ $ (!\PC|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(15),
	datad => \PC|Equal7~0_combout\,
	cin => \PC|Add0~29\,
	combout => \PC|Add0~30_combout\);

-- Location: LCCOMB_X25_Y19_N12
\PC|data_out~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~7_combout\ = (\PC|data_out[13]~6_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[13]~6_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|data_out\(14))) # (!\PC|data_out[13]~1_combout\ & ((\inst1|Yupa_2[7]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out\(14),
	datad => \inst1|Yupa_2[7]~13_combout\,
	combout => \PC|data_out~7_combout\);

-- Location: LCCOMB_X25_Y19_N28
\PC|data_out~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~8_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~7_combout\ & (\PC|R15~0_combout\)) # (!\PC|data_out~7_combout\ & ((\PC|Add0~30_combout\))))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|R15~0_combout\,
	datac => \PC|Add0~30_combout\,
	datad => \PC|data_out~7_combout\,
	combout => \PC|data_out~8_combout\);

-- Location: FF_X25_Y19_N29
\PC|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~8_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(15));

-- Location: LCCOMB_X27_Y22_N26
\AP|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~26_combout\ = (\AP|data_out\(13) & (\AP|Add0~25\ & VCC)) # (!\AP|data_out\(13) & (!\AP|Add0~25\))
-- \AP|Add0~27\ = CARRY((!\AP|data_out\(13) & !\AP|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(13),
	datad => VCC,
	cin => \AP|Add0~25\,
	combout => \AP|Add0~26_combout\,
	cout => \AP|Add0~27\);

-- Location: LCCOMB_X27_Y22_N28
\AP|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~28_combout\ = (\AP|data_out\(14) & ((GND) # (!\AP|Add0~27\))) # (!\AP|data_out\(14) & (\AP|Add0~27\ $ (GND)))
-- \AP|Add0~29\ = CARRY((\AP|data_out\(14)) # (!\AP|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(14),
	datad => VCC,
	cin => \AP|Add0~27\,
	combout => \AP|Add0~28_combout\,
	cout => \AP|Add0~29\);

-- Location: LCCOMB_X27_Y22_N30
\AP|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~30_combout\ = \AP|Add0~29\ $ (!\AP|data_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \AP|data_out\(15),
	cin => \AP|Add0~29\,
	combout => \AP|Add0~30_combout\);

-- Location: LCCOMB_X23_Y20_N28
\AP|R15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|R15~0_combout\ = (\AP|data_out\(15)) # ((\inst7|inst2|AP\(0)) # (\inst7|inst2|AP\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(15),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|AP\(1),
	combout => \AP|R15~0_combout\);

-- Location: LCCOMB_X23_Y20_N6
\AP|data_out~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~7_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # (\inst1|Yupa_2[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datad => \inst1|Yupa_2[7]~13_combout\,
	combout => \AP|data_out~7_combout\);

-- Location: LCCOMB_X23_Y20_N24
\AP|data_out~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~8_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~7_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~7_combout\ & ((\AP|R15~0_combout\))) # (!\AP|data_out~7_combout\ & (\AP|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|Add0~30_combout\,
	datab => \AP|R15~0_combout\,
	datac => \AP|data_out[10]~6_combout\,
	datad => \AP|data_out~7_combout\,
	combout => \AP|data_out~8_combout\);

-- Location: LCCOMB_X25_Y22_N6
\AP|data_out[10]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out[10]~9_combout\ = (\inst7|inst2|AP\(1)) # (\inst7|inst2|AP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|AP\(0),
	combout => \AP|data_out[10]~9_combout\);

-- Location: FF_X23_Y20_N25
\AP|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \AP|data_out~8_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(15));

-- Location: LCCOMB_X26_Y20_N8
\ENTRADA~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~4_combout\ = (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & (!\inst7|inst2|AP\(0) & \AP|data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out\(15),
	combout => \ENTRADA~4_combout\);

-- Location: LCCOMB_X19_Y19_N10
\inst7|inst1|mem~744\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~744_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & !\inst7|inst1|mem~774_combout\)) # (!\inst7|inst1|mem~715_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~774_combout\,
	datad => \inst7|inst1|mem~715_combout\,
	combout => \inst7|inst1|mem~744_combout\);

-- Location: LCCOMB_X24_Y20_N28
\inst7|inst1|mem~717\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~717_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~717_combout\);

-- Location: LCCOMB_X17_Y16_N8
\inst7|inst1|mem~803\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~803_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((!\inst7|inst1|mem~721_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((\inst7|inst1|mem~720_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~721_combout\,
	datad => \inst7|inst1|mem~720_combout\,
	combout => \inst7|inst1|mem~803_combout\);

-- Location: LCCOMB_X17_Y16_N14
\inst7|inst1|mem~746\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~746_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~803_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((!\inst7|inst1|mem~723_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~803_combout\,
	datad => \inst7|inst1|mem~723_combout\,
	combout => \inst7|inst1|mem~746_combout\);

-- Location: LCCOMB_X24_Y20_N26
\inst7|inst1|mem~747\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~747_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~746_combout\ & ((!\inst7|inst1|mem~725_combout\))) # (!\inst7|inst1|mem~746_combout\ & (\inst7|inst1|mem~718_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((\inst7|inst1|mem~746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~718_combout\,
	datac => \inst7|inst1|mem~725_combout\,
	datad => \inst7|inst1|mem~746_combout\,
	combout => \inst7|inst1|mem~747_combout\);

-- Location: LCCOMB_X16_Y19_N18
\inst7|inst1|mem~745\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~745_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\) # (!\inst7|inst1|mem~730_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~730_combout\,
	combout => \inst7|inst1|mem~745_combout\);

-- Location: LCCOMB_X24_Y20_N8
\inst7|inst1|mem~748\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~748_combout\ = (\inst7|inst1|mem~744_combout\) # ((\inst7|inst1|mem~745_combout\) # ((\inst7|inst1|mem~717_combout\ & \inst7|inst1|mem~747_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~744_combout\,
	datab => \inst7|inst1|mem~717_combout\,
	datac => \inst7|inst1|mem~747_combout\,
	datad => \inst7|inst1|mem~745_combout\,
	combout => \inst7|inst1|mem~748_combout\);

-- Location: LCCOMB_X24_Y20_N24
\inst7|inst1|mem~736\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~736_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~736_combout\);

-- Location: LCCOMB_X18_Y19_N30
\inst7|inst1|mem~738\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~738_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~738_combout\);

-- Location: LCCOMB_X18_Y19_N6
\inst7|inst1|mem~739\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~739_combout\ = (\inst7|inst1|mem~738_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~738_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~739_combout\);

-- Location: LCCOMB_X24_Y20_N4
\inst7|inst1|mem~737\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~737_combout\ = ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~737_combout\);

-- Location: LCCOMB_X24_Y20_N12
\inst7|inst1|mem~740\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~740_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~740_combout\);

-- Location: LCCOMB_X24_Y20_N6
\inst7|inst1|mem~741\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~741_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- \inst7|inst1|mem~740_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~740_combout\,
	combout => \inst7|inst1|mem~741_combout\);

-- Location: LCCOMB_X24_Y20_N14
\inst7|inst1|mem~742\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~742_combout\ = (\inst7|inst1|mem~739_combout\) # ((\inst7|inst1|mem~737_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst1|mem~741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst1|mem~739_combout\,
	datac => \inst7|inst1|mem~737_combout\,
	datad => \inst7|inst1|mem~741_combout\,
	combout => \inst7|inst1|mem~742_combout\);

-- Location: LCCOMB_X24_Y20_N10
\inst7|inst1|mem~802\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~802_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~802_combout\);

-- Location: LCCOMB_X24_Y20_N18
\inst7|inst1|mem~743\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~743_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst1|mem~736_combout\) # ((\inst7|inst1|mem~742_combout\) # (\inst7|inst1|mem~802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~736_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~742_combout\,
	datad => \inst7|inst1|mem~802_combout\,
	combout => \inst7|inst1|mem~743_combout\);

-- Location: LCCOMB_X24_Y20_N22
\inst7|inst1|mem~749\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~749_combout\ = (!\inst7|inst1|mem~743_combout\ & (!\inst7|inst1|mem~700_combout\ & ((!\inst7|inst1|mem~748_combout\) # (!\inst10|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~2_combout\,
	datab => \inst7|inst1|mem~748_combout\,
	datac => \inst7|inst1|mem~743_combout\,
	datad => \inst7|inst1|mem~700_combout\,
	combout => \inst7|inst1|mem~749_combout\);

-- Location: FF_X24_Y20_N23
\inst7|inst2|nEPC2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~749_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nEPC2~q\);

-- Location: LCCOMB_X25_Y20_N6
\PC|TRI_STATE_E~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|TRI_STATE_E~0_combout\ = (!\inst7|inst2|PC\(2) & (!\inst7|inst2|PC\(1) & (!\inst7|inst2|PC\(0) & \inst7|inst2|nEPC2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|PC\(2),
	datab => \inst7|inst2|PC\(1),
	datac => \inst7|inst2|PC\(0),
	datad => \inst7|inst2|nEPC2~q\,
	combout => \PC|TRI_STATE_E~0_combout\);

-- Location: LCCOMB_X27_Y20_N2
\ENTRADA~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~3_combout\ = (\AUX|data_out\(15) & (((\inst7|inst2|AP\(1)) # (\inst7|inst2|AP\(0))) # (!\inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEAP2~q\,
	datab => \inst7|inst2|AP\(1),
	datac => \AUX|data_out\(15),
	datad => \inst7|inst2|AP\(0),
	combout => \ENTRADA~3_combout\);

-- Location: LCCOMB_X26_Y20_N30
\ENTRADA~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~5_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(15))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~4_combout\) # (\ENTRADA~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(15),
	datab => \ENTRADA~4_combout\,
	datac => \PC|TRI_STATE_E~0_combout\,
	datad => \ENTRADA~3_combout\,
	combout => \ENTRADA~5_combout\);

-- Location: FF_X29_Y21_N17
\inst|valor_interno[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	asdata => \ENTRADA~5_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(15));

-- Location: LCCOMB_X29_Y21_N18
\inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\ = (\inst7|inst2|nRW~q\ & (\inst|valor_interno\(15) & \inst7|inst2|nAS~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nRW~q\,
	datac => \inst|valor_interno\(15),
	datad => \inst7|inst2|nAS~q\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\);

-- Location: LCCOMB_X29_Y21_N10
\inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\ = (!\inst|valor_interno\(13) & (\inst|valor_interno\(14) & \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|valor_interno\(13),
	datac => \inst|valor_interno\(14),
	datad => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\);

-- Location: LCCOMB_X27_Y21_N6
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\ = (\ENTRADA~8_combout\ & (!\ENTRADA~2_combout\ & \ENTRADA~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ENTRADA~8_combout\,
	datac => \ENTRADA~2_combout\,
	datad => \ENTRADA~5_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\);

-- Location: LCCOMB_X26_Y21_N2
\ENTRADA~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~10_combout\ = (!\inst7|inst2|AP\(1) & (!\inst7|inst2|AP\(0) & (\AP|data_out\(0) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|AP\(0),
	datac => \AP|data_out\(0),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~10_combout\);

-- Location: LCCOMB_X25_Y21_N30
\ENTRADA~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~9_combout\ = (\AUX|data_out\(0) & ((\inst7|inst2|AP\(0)) # ((\inst7|inst2|AP\(1)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AUX|data_out\(0),
	datac => \inst7|inst2|nEAP2~q\,
	datad => \inst7|inst2|AP\(1),
	combout => \ENTRADA~9_combout\);

-- Location: LCCOMB_X25_Y20_N26
\ENTRADA~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~11_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(0))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~10_combout\) # (\ENTRADA~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(0),
	datab => \ENTRADA~10_combout\,
	datac => \ENTRADA~9_combout\,
	datad => \PC|TRI_STATE_E~0_combout\,
	combout => \ENTRADA~11_combout\);

-- Location: FF_X34_Y20_N27
\inst|valor_interno[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	asdata => \ENTRADA~11_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(0));

-- Location: LCCOMB_X25_Y20_N22
\ENTRADA~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~13_combout\ = (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & (!\inst7|inst2|AP\(0) & \AP|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out\(1),
	combout => \ENTRADA~13_combout\);

-- Location: LCCOMB_X25_Y21_N4
\ENTRADA~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~12_combout\ = (\AUX|data_out\(1) & ((\inst7|inst2|AP\(0)) # ((\inst7|inst2|AP\(1)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \inst7|inst2|nEAP2~q\,
	datad => \AUX|data_out\(1),
	combout => \ENTRADA~12_combout\);

-- Location: LCCOMB_X25_Y20_N30
\ENTRADA~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~14_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(1))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~13_combout\) # (\ENTRADA~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_E~0_combout\,
	datab => \PC|data_out\(1),
	datac => \ENTRADA~13_combout\,
	datad => \ENTRADA~12_combout\,
	combout => \ENTRADA~14_combout\);

-- Location: LCCOMB_X34_Y20_N20
\inst|valor_interno[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[1]~feeder_combout\ = \ENTRADA~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~14_combout\,
	combout => \inst|valor_interno[1]~feeder_combout\);

-- Location: FF_X34_Y20_N21
\inst|valor_interno[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[1]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(1));

-- Location: LCCOMB_X26_Y21_N20
\ENTRADA~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~18_combout\ = (\AUX|data_out\(3) & ((\inst7|inst2|AP\(1)) # ((\inst7|inst2|AP\(0)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AUX|data_out\(3),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~18_combout\);

-- Location: LCCOMB_X26_Y21_N18
\ENTRADA~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~19_combout\ = (!\inst7|inst2|AP\(1) & (\AP|data_out\(3) & (!\inst7|inst2|AP\(0) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AP|data_out\(3),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~19_combout\);

-- Location: LCCOMB_X26_Y21_N24
\ENTRADA~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~20_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(3))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~18_combout\) # (\ENTRADA~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(3),
	datab => \ENTRADA~18_combout\,
	datac => \PC|TRI_STATE_E~0_combout\,
	datad => \ENTRADA~19_combout\,
	combout => \ENTRADA~20_combout\);

-- Location: LCCOMB_X34_Y20_N16
\inst|valor_interno[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[3]~feeder_combout\ = \ENTRADA~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~20_combout\,
	combout => \inst|valor_interno[3]~feeder_combout\);

-- Location: FF_X34_Y20_N17
\inst|valor_interno[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[3]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(3));

-- Location: LCCOMB_X25_Y20_N8
\ENTRADA~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~21_combout\ = (\AUX|data_out\(4) & ((\inst7|inst2|AP\(1)) # ((\inst7|inst2|AP\(0)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AUX|data_out\(4),
	combout => \ENTRADA~21_combout\);

-- Location: LCCOMB_X25_Y20_N2
\ENTRADA~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~22_combout\ = (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & (!\inst7|inst2|AP\(0) & \AP|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out\(4),
	combout => \ENTRADA~22_combout\);

-- Location: LCCOMB_X25_Y20_N20
\ENTRADA~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~23_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(4))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~21_combout\) # (\ENTRADA~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_E~0_combout\,
	datab => \PC|data_out\(4),
	datac => \ENTRADA~21_combout\,
	datad => \ENTRADA~22_combout\,
	combout => \ENTRADA~23_combout\);

-- Location: LCCOMB_X34_Y20_N30
\inst|valor_interno[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[4]~feeder_combout\ = \ENTRADA~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~23_combout\,
	combout => \inst|valor_interno[4]~feeder_combout\);

-- Location: FF_X34_Y20_N31
\inst|valor_interno[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[4]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(4));

-- Location: LCCOMB_X26_Y21_N12
\ENTRADA~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~25_combout\ = (!\inst7|inst2|AP\(1) & (\AP|data_out\(5) & (!\inst7|inst2|AP\(0) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AP|data_out\(5),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~25_combout\);

-- Location: LCCOMB_X26_Y21_N6
\ENTRADA~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~24_combout\ = (\AUX|data_out\(5) & ((\inst7|inst2|AP\(1)) # ((\inst7|inst2|AP\(0)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|AP\(0),
	datac => \AUX|data_out\(5),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~24_combout\);

-- Location: LCCOMB_X26_Y21_N14
\ENTRADA~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~26_combout\ = (\PC|TRI_STATE_E~0_combout\ & (((\PC|data_out\(5))))) # (!\PC|TRI_STATE_E~0_combout\ & ((\ENTRADA~25_combout\) # ((\ENTRADA~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~25_combout\,
	datab => \PC|data_out\(5),
	datac => \PC|TRI_STATE_E~0_combout\,
	datad => \ENTRADA~24_combout\,
	combout => \ENTRADA~26_combout\);

-- Location: LCCOMB_X25_Y24_N4
\inst|valor_interno[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[5]~feeder_combout\ = \ENTRADA~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ENTRADA~26_combout\,
	combout => \inst|valor_interno[5]~feeder_combout\);

-- Location: FF_X25_Y24_N5
\inst|valor_interno[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[5]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(5));

-- Location: LCCOMB_X26_Y21_N8
\ENTRADA~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~28_combout\ = (!\inst7|inst2|AP\(1) & (\AP|data_out\(6) & (!\inst7|inst2|AP\(0) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AP|data_out\(6),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~28_combout\);

-- Location: LCCOMB_X25_Y21_N14
\ENTRADA~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~27_combout\ = (\AUX|data_out\(6) & ((\inst7|inst2|AP\(0)) # ((\inst7|inst2|AP\(1)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \inst7|inst2|nEAP2~q\,
	datad => \AUX|data_out\(6),
	combout => \ENTRADA~27_combout\);

-- Location: LCCOMB_X25_Y20_N0
\ENTRADA~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~29_combout\ = (\PC|TRI_STATE_E~0_combout\ & (((\PC|data_out\(6))))) # (!\PC|TRI_STATE_E~0_combout\ & ((\ENTRADA~28_combout\) # ((\ENTRADA~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_E~0_combout\,
	datab => \ENTRADA~28_combout\,
	datac => \PC|data_out\(6),
	datad => \ENTRADA~27_combout\,
	combout => \ENTRADA~29_combout\);

-- Location: LCCOMB_X29_Y21_N28
\inst|valor_interno[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[6]~feeder_combout\ = \ENTRADA~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~29_combout\,
	combout => \inst|valor_interno[6]~feeder_combout\);

-- Location: FF_X29_Y21_N29
\inst|valor_interno[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[6]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(6));

-- Location: LCCOMB_X29_Y20_N20
\ENTRADA~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~31_combout\ = (!\inst7|inst2|AP\(0) & (\AP|data_out\(7) & (!\inst7|inst2|AP\(1) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AP|data_out\(7),
	datac => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~31_combout\);

-- Location: LCCOMB_X29_Y20_N26
\ENTRADA~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~30_combout\ = (\AUX|data_out\(7) & ((\inst7|inst2|AP\(0)) # ((\inst7|inst2|AP\(1)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AUX|data_out\(7),
	datac => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~30_combout\);

-- Location: LCCOMB_X29_Y20_N22
\ENTRADA~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~32_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(7))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~31_combout\) # (\ENTRADA~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(7),
	datab => \ENTRADA~31_combout\,
	datac => \ENTRADA~30_combout\,
	datad => \PC|TRI_STATE_E~0_combout\,
	combout => \ENTRADA~32_combout\);

-- Location: LCCOMB_X29_Y21_N14
\inst|valor_interno[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[7]~feeder_combout\ = \ENTRADA~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~32_combout\,
	combout => \inst|valor_interno[7]~feeder_combout\);

-- Location: FF_X29_Y21_N15
\inst|valor_interno[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[7]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(7));

-- Location: LCCOMB_X29_Y20_N18
\ENTRADA~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~34_combout\ = (\AP|data_out\(8) & (!\inst7|inst2|AP\(1) & (!\inst7|inst2|AP\(0) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(8),
	datab => \inst7|inst2|AP\(1),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~34_combout\);

-- Location: LCCOMB_X29_Y20_N8
\ENTRADA~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~33_combout\ = (\AUX|data_out\(8) & (((\inst7|inst2|AP\(0)) # (\inst7|inst2|AP\(1))) # (!\inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEAP2~q\,
	datab => \inst7|inst2|AP\(0),
	datac => \inst7|inst2|AP\(1),
	datad => \AUX|data_out\(8),
	combout => \ENTRADA~33_combout\);

-- Location: LCCOMB_X29_Y20_N16
\ENTRADA~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~35_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(8))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~34_combout\) # (\ENTRADA~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(8),
	datab => \ENTRADA~34_combout\,
	datac => \ENTRADA~33_combout\,
	datad => \PC|TRI_STATE_E~0_combout\,
	combout => \ENTRADA~35_combout\);

-- Location: FF_X29_Y21_N1
\inst|valor_interno[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	asdata => \ENTRADA~35_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(8));

-- Location: LCCOMB_X24_Y21_N4
\ENTRADA~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~36_combout\ = (\AUX|data_out\(9) & ((\inst7|inst2|AP\(1)) # ((\inst7|inst2|AP\(0)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AUX|data_out\(9),
	combout => \ENTRADA~36_combout\);

-- Location: LCCOMB_X24_Y21_N18
\ENTRADA~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~37_combout\ = (!\inst7|inst2|AP\(1) & (\AP|data_out\(9) & (!\inst7|inst2|AP\(0) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AP|data_out\(9),
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~37_combout\);

-- Location: LCCOMB_X24_Y21_N12
\ENTRADA~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~38_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(9))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~36_combout\) # (\ENTRADA~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_E~0_combout\,
	datab => \PC|data_out\(9),
	datac => \ENTRADA~36_combout\,
	datad => \ENTRADA~37_combout\,
	combout => \ENTRADA~38_combout\);

-- Location: LCCOMB_X25_Y24_N10
\inst|valor_interno[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[9]~feeder_combout\ = \ENTRADA~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~38_combout\,
	combout => \inst|valor_interno[9]~feeder_combout\);

-- Location: FF_X25_Y24_N11
\inst|valor_interno[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[9]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(9));

-- Location: LCCOMB_X24_Y21_N26
\ENTRADA~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~40_combout\ = (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & (!\inst7|inst2|AP\(0) & \AP|data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out\(10),
	combout => \ENTRADA~40_combout\);

-- Location: LCCOMB_X27_Y21_N28
\ENTRADA~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~39_combout\ = (\AUX|data_out\(10) & ((\inst7|inst2|AP\(0)) # ((\inst7|inst2|AP\(1)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AUX|data_out\(10),
	datac => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~39_combout\);

-- Location: LCCOMB_X24_Y21_N24
\ENTRADA~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~41_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(10))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~40_combout\) # (\ENTRADA~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_E~0_combout\,
	datab => \PC|data_out\(10),
	datac => \ENTRADA~40_combout\,
	datad => \ENTRADA~39_combout\,
	combout => \ENTRADA~41_combout\);

-- Location: LCCOMB_X25_Y24_N8
\inst|valor_interno[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[10]~feeder_combout\ = \ENTRADA~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~41_combout\,
	combout => \inst|valor_interno[10]~feeder_combout\);

-- Location: FF_X25_Y24_N9
\inst|valor_interno[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[10]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(10));

-- Location: LCCOMB_X22_Y20_N30
\ENTRADA~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~42_combout\ = (\AUX|data_out\(11) & (((\inst7|inst2|AP\(0)) # (\inst7|inst2|AP\(1))) # (!\inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(11),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \inst7|inst2|AP\(1),
	combout => \ENTRADA~42_combout\);

-- Location: LCCOMB_X22_Y20_N24
\ENTRADA~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~43_combout\ = (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & (!\inst7|inst2|AP\(0) & \AP|data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out\(11),
	combout => \ENTRADA~43_combout\);

-- Location: LCCOMB_X22_Y20_N14
\ENTRADA~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~44_combout\ = (\PC|TRI_STATE_E~0_combout\ & (((\PC|data_out\(11))))) # (!\PC|TRI_STATE_E~0_combout\ & ((\ENTRADA~42_combout\) # ((\ENTRADA~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~42_combout\,
	datab => \PC|data_out\(11),
	datac => \PC|TRI_STATE_E~0_combout\,
	datad => \ENTRADA~43_combout\,
	combout => \ENTRADA~44_combout\);

-- Location: LCCOMB_X25_Y24_N14
\inst|valor_interno[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[11]~feeder_combout\ = \ENTRADA~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~44_combout\,
	combout => \inst|valor_interno[11]~feeder_combout\);

-- Location: FF_X25_Y24_N15
\inst|valor_interno[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[11]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(11));

-- Location: LCCOMB_X27_Y20_N8
\ENTRADA~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~45_combout\ = (\AUX|data_out\(12) & (((\inst7|inst2|AP\(1)) # (\inst7|inst2|AP\(0))) # (!\inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEAP2~q\,
	datab => \AUX|data_out\(12),
	datac => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|AP\(0),
	combout => \ENTRADA~45_combout\);

-- Location: LCCOMB_X24_Y20_N2
\ENTRADA~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~46_combout\ = (!\inst7|inst2|AP\(0) & (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & \AP|data_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \inst7|inst2|nEAP2~q\,
	datad => \AP|data_out\(12),
	combout => \ENTRADA~46_combout\);

-- Location: LCCOMB_X25_Y20_N14
\ENTRADA~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~47_combout\ = (\PC|TRI_STATE_E~0_combout\ & (((\PC|data_out\(12))))) # (!\PC|TRI_STATE_E~0_combout\ & ((\ENTRADA~45_combout\) # ((\ENTRADA~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_E~0_combout\,
	datab => \ENTRADA~45_combout\,
	datac => \PC|data_out\(12),
	datad => \ENTRADA~46_combout\,
	combout => \ENTRADA~47_combout\);

-- Location: FF_X29_Y21_N23
\inst|valor_interno[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	asdata => \ENTRADA~47_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(12));

-- Location: M9K_X5_Y21_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a51\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N4
\inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\ = (\inst|valor_interno\(13) & (!\inst|valor_interno\(14) & \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|valor_interno\(13),
	datac => \inst|valor_interno\(14),
	datad => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\);

-- Location: LCCOMB_X26_Y20_N24
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\ = (\ENTRADA~5_combout\ & (\ENTRADA~2_combout\ & !\ENTRADA~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~5_combout\,
	datab => \ENTRADA~2_combout\,
	datad => \ENTRADA~8_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\);

-- Location: M9K_X5_Y18_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a43\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N24
\inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\ = (\inst|valor_interno\(13) & (\inst|valor_interno\(14) & \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|valor_interno\(13),
	datac => \inst|valor_interno\(14),
	datad => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\);

-- Location: LCCOMB_X26_Y20_N10
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\ = (\ENTRADA~8_combout\ & (\ENTRADA~5_combout\ & \ENTRADA~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ENTRADA~8_combout\,
	datac => \ENTRADA~5_combout\,
	datad => \ENTRADA~2_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\);

-- Location: M9K_X5_Y14_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a59\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y20_N22
\inst6|data[3]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[3]~32_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) 
-- & (\inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\)))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	combout => \inst6|data[3]~32_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\ = (!\inst|valor_interno\(13) & (!\inst|valor_interno\(14) & \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|valor_interno\(13),
	datac => \inst|valor_interno\(14),
	datad => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\);

-- Location: LCCOMB_X26_Y20_N2
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\ = (\ENTRADA~5_combout\ & (!\ENTRADA~2_combout\ & !\ENTRADA~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~5_combout\,
	datab => \ENTRADA~2_combout\,
	datad => \ENTRADA~8_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\);

-- Location: M9K_X5_Y13_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a35\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y20_N12
\inst6|data[3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[3]~33_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (((\inst6|data[3]~32_combout\)))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|data[3]~32_combout\ & 
-- (\inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\)) # (!\inst6|data[3]~32_combout\ & ((\inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	datac => \inst6|data[3]~32_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	combout => \inst6|data[3]~33_combout\);

-- Location: LCCOMB_X25_Y26_N28
\inst6|mem_rtl_0|auto_generated|address_reg_b[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\ = \ENTRADA~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ENTRADA~5_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\);

-- Location: FF_X25_Y26_N29
\inst6|mem_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst6|mem_rtl_0|auto_generated|address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X29_Y21_N16
\inst6|mem~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~34_combout\ = (\inst7|inst2|nRW~q\ & (!\inst|valor_interno\(15) & \inst7|inst2|nAS~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nRW~q\,
	datac => \inst|valor_interno\(15),
	datad => \inst7|inst2|nAS~q\,
	combout => \inst6|mem~34_combout\);

-- Location: LCCOMB_X29_Y21_N20
\inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\ = (!\inst|valor_interno\(13) & (\inst|valor_interno\(14) & \inst6|mem~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|valor_interno\(13),
	datac => \inst|valor_interno\(14),
	datad => \inst6|mem~34_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\);

-- Location: LCCOMB_X26_Y20_N12
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\ = (!\ENTRADA~5_combout\ & (!\ENTRADA~2_combout\ & \ENTRADA~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~5_combout\,
	datab => \ENTRADA~2_combout\,
	datad => \ENTRADA~8_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\);

-- Location: M9K_X5_Y24_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N6
\inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\ = (\inst|valor_interno\(13) & (\inst|valor_interno\(14) & \inst6|mem~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|valor_interno\(13),
	datac => \inst|valor_interno\(14),
	datad => \inst6|mem~34_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\);

-- Location: LCCOMB_X26_Y20_N22
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\ = (!\ENTRADA~5_combout\ & (\ENTRADA~8_combout\ & \ENTRADA~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~5_combout\,
	datab => \ENTRADA~8_combout\,
	datad => \ENTRADA~2_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\);

-- Location: M9K_X5_Y27_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y20_N8
\inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~27_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~27_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\ = (\inst|valor_interno\(13) & (!\inst|valor_interno\(14) & \inst6|mem~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|valor_interno\(13),
	datac => \inst|valor_interno\(14),
	datad => \inst6|mem~34_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\);

-- Location: LCCOMB_X26_Y20_N6
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\ = (!\ENTRADA~5_combout\ & (\ENTRADA~2_combout\ & !\ENTRADA~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~5_combout\,
	datab => \ENTRADA~2_combout\,
	datad => \ENTRADA~8_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\);

-- Location: M9K_X33_Y23_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N12
\inst6|mem~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~35_combout\ = (!\inst|valor_interno\(14) & (!\inst|valor_interno\(13) & \inst6|mem~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|valor_interno\(14),
	datac => \inst|valor_interno\(13),
	datad => \inst6|mem~34_combout\,
	combout => \inst6|mem~35_combout\);

-- Location: LCCOMB_X26_Y20_N0
\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3) = (!\ENTRADA~8_combout\ & (!\ENTRADA~2_combout\ & !\ENTRADA~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ENTRADA~8_combout\,
	datac => \ENTRADA~2_combout\,
	datad => \ENTRADA~5_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3));

-- Location: M9K_X5_Y25_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y23_N8
\inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~26_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~26_combout\);

-- Location: LCCOMB_X6_Y20_N18
\inst6|data[3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[3]~34_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & (\inst6|data[3]~33_combout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & (((\inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~27_combout\) # 
-- (\inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[3]~33_combout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~27_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[3]~26_combout\,
	combout => \inst6|data[3]~34_combout\);

-- Location: LCCOMB_X6_Y20_N10
\inst6|data[3]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[3]~50_combout\ = ((\inst6|mem~25_q\ & ((\inst6|data[3]~34_combout\))) # (!\inst6|mem~25_q\ & (\inst6|mem~29_q\))) # (!\inst7|inst2|nAS~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem~25_q\,
	datab => \inst7|inst2|nAS~q\,
	datac => \inst6|mem~29_q\,
	datad => \inst6|data[3]~34_combout\,
	combout => \inst6|data[3]~50_combout\);

-- Location: LCCOMB_X6_Y20_N26
\inst6|data[3]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[3]~51_combout\ = (\inst7|inst2|nRW~q\ & (((\inst1|Yupa_2[3]~34_combout\)) # (!\inst7|inst2|BD~q\))) # (!\inst7|inst2|nRW~q\ & (((\inst6|data[3]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nRW~q\,
	datab => \inst7|inst2|BD~q\,
	datac => \inst1|Yupa_2[3]~34_combout\,
	datad => \inst6|data[3]~50_combout\,
	combout => \inst6|data[3]~51_combout\);

-- Location: LCCOMB_X6_Y20_N0
\inst6|data[3]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[3]~35_combout\ = ((\inst6|data[3]~51_combout\ & ((\bufferBaja|PortR~0_combout\) # (\inst1|Yupa[3]~24_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferBaja|PortR~0_combout\,
	datab => \inst6|data[0]~17_combout\,
	datac => \inst6|data[3]~51_combout\,
	datad => \inst1|Yupa[3]~24_combout\,
	combout => \inst6|data[3]~35_combout\);

-- Location: LCCOMB_X21_Y22_N4
\ACCB|data_out[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[3]~5_combout\ = (\inst7|inst2|EB\(0) & (\inst1|Yupa[3]~24_combout\)) # (!\inst7|inst2|EB\(0) & ((\inst7|inst2|EB\(1) & ((\inst1|Yupa_2[3]~34_combout\))) # (!\inst7|inst2|EB\(1) & (\inst1|Yupa[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[3]~24_combout\,
	datab => \inst1|Yupa_2[3]~34_combout\,
	datac => \inst7|inst2|EB\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|data_out[3]~5_combout\);

-- Location: FF_X21_Y22_N5
\ACCB|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[3]~5_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(3));

-- Location: FF_X22_Y22_N31
\inst1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux7~2_combout\,
	sload => VCC,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(3));

-- Location: LCCOMB_X22_Y22_N12
\inst1|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux31~0_combout\ = (\inst1|Q\(3) & ((\inst1|Mux35~0_combout\) # ((\inst1|Mux33~0_combout\ & \ACCA|data_out\(3))))) # (!\inst1|Q\(3) & (\inst1|Mux33~0_combout\ & (\ACCA|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Q\(3),
	datab => \inst1|Mux33~0_combout\,
	datac => \ACCA|data_out\(3),
	datad => \inst1|Mux35~0_combout\,
	combout => \inst1|Mux31~0_combout\);

-- Location: LCCOMB_X22_Y22_N2
\inst1|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux31~1_combout\ = (\inst1|Mux33~1_combout\ & (\ACCB|data_out\(3))) # (!\inst1|Mux33~1_combout\ & ((\inst1|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ACCB|data_out\(3),
	datac => \inst1|Mux33~1_combout\,
	datad => \inst1|Mux31~0_combout\,
	combout => \inst1|Mux31~1_combout\);

-- Location: LCCOMB_X22_Y22_N14
\inst1|S[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(3) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|S\(3)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux31~1_combout\,
	datac => \inst1|S\(3),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(3));

-- Location: LCCOMB_X22_Y22_N24
\inst1|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux7~0_combout\ = (\inst7|inst2|UPA\(5) & (\inst7|inst2|UPA\(4) $ (\inst1|S\(3) $ (\inst1|R\(3))))) # (!\inst7|inst2|UPA\(5) & (\inst1|S\(3) & (\inst7|inst2|UPA\(4) $ (\inst1|R\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(5),
	datab => \inst7|inst2|UPA\(4),
	datac => \inst1|S\(3),
	datad => \inst1|R\(3),
	combout => \inst1|Mux7~0_combout\);

-- Location: LCCOMB_X23_Y22_N8
\inst1|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~10_combout\ = \inst7|inst2|UPA\(5) $ (\inst1|S\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(5),
	datad => \inst1|S\(3),
	combout => \inst1|Add0~10_combout\);

-- Location: LCCOMB_X21_Y22_N16
\ACCB|data_out[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[2]~6_combout\ = (\inst7|inst2|EB\(1) & ((\inst7|inst2|EB\(0) & ((\inst1|Yupa[2]~31_combout\))) # (!\inst7|inst2|EB\(0) & (\inst1|Yupa_2[2]~39_combout\)))) # (!\inst7|inst2|EB\(1) & (((\inst1|Yupa[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(1),
	datab => \inst7|inst2|EB\(0),
	datac => \inst1|Yupa_2[2]~39_combout\,
	datad => \inst1|Yupa[2]~31_combout\,
	combout => \ACCB|data_out[2]~6_combout\);

-- Location: FF_X21_Y22_N17
\ACCB|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[2]~6_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(2));

-- Location: LCCOMB_X20_Y21_N28
\inst1|Mux38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux38~0_combout\ = (\inst1|Mux39~5_combout\ & (((\ACCB|data_out\(2))) # (!\inst1|Mux39~4_combout\))) # (!\inst1|Mux39~5_combout\ & (\inst1|Mux39~4_combout\ & ((\ACCA|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~5_combout\,
	datab => \inst1|Mux39~4_combout\,
	datac => \ACCB|data_out\(2),
	datad => \ACCA|data_out\(2),
	combout => \inst1|Mux38~0_combout\);

-- Location: LCCOMB_X20_Y22_N26
\inst1|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux30~0_combout\ = (\ACCA|data_out\(2) & ((\inst1|Mux33~0_combout\) # ((\inst1|Q\(2) & \inst1|Mux35~0_combout\)))) # (!\ACCA|data_out\(2) & (\inst1|Q\(2) & (\inst1|Mux35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(2),
	datab => \inst1|Q\(2),
	datac => \inst1|Mux35~0_combout\,
	datad => \inst1|Mux33~0_combout\,
	combout => \inst1|Mux30~0_combout\);

-- Location: LCCOMB_X20_Y22_N12
\inst1|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux30~1_combout\ = (\inst1|Mux33~1_combout\ & (\ACCB|data_out\(2))) # (!\inst1|Mux33~1_combout\ & ((\inst1|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux33~1_combout\,
	datac => \ACCB|data_out\(2),
	datad => \inst1|Mux30~0_combout\,
	combout => \inst1|Mux30~1_combout\);

-- Location: LCCOMB_X20_Y22_N0
\inst1|S[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(2) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|S\(2)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux30~1_combout\,
	datab => \inst1|S\(2),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(2));

-- Location: LCCOMB_X24_Y22_N6
\inst1|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux8~0_combout\ = (\inst7|inst2|UPA\(5) & (\inst1|R\(2) $ (\inst7|inst2|UPA\(4) $ (\inst1|S\(2))))) # (!\inst7|inst2|UPA\(5) & (\inst1|S\(2) & (\inst1|R\(2) $ (\inst7|inst2|UPA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(2),
	datab => \inst7|inst2|UPA\(5),
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|S\(2),
	combout => \inst1|Mux8~0_combout\);

-- Location: LCCOMB_X20_Y22_N14
\inst1|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~12_combout\ = \inst7|inst2|UPA\(5) $ (\inst1|S\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(5),
	datad => \inst1|S\(2),
	combout => \inst1|Add0~12_combout\);

-- Location: LCCOMB_X19_Y23_N14
\ACCA|data_out[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[1]~7_combout\ = (\inst7|inst2|EA\(0) & (((\inst1|Yupa[1]~37_combout\)))) # (!\inst7|inst2|EA\(0) & ((\inst7|inst2|EA\(1) & ((\inst1|Yupa_2[1]~44_combout\))) # (!\inst7|inst2|EA\(1) & (\inst1|Yupa[1]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \inst1|Yupa[1]~37_combout\,
	datad => \inst1|Yupa_2[1]~44_combout\,
	combout => \ACCA|data_out[1]~7_combout\);

-- Location: FF_X19_Y23_N15
\ACCA|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[1]~7_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(1));

-- Location: LCCOMB_X21_Y22_N8
\ACCB|data_out[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[1]~7_combout\ = (\inst7|inst2|EB\(1) & ((\inst7|inst2|EB\(0) & (\inst1|Yupa[1]~37_combout\)) # (!\inst7|inst2|EB\(0) & ((\inst1|Yupa_2[1]~44_combout\))))) # (!\inst7|inst2|EB\(1) & (((\inst1|Yupa[1]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(1),
	datab => \inst7|inst2|EB\(0),
	datac => \inst1|Yupa[1]~37_combout\,
	datad => \inst1|Yupa_2[1]~44_combout\,
	combout => \ACCB|data_out[1]~7_combout\);

-- Location: FF_X21_Y22_N9
\ACCB|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[1]~7_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(1));

-- Location: LCCOMB_X21_Y22_N0
\inst1|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux37~0_combout\ = (\inst1|Mux39~5_combout\ & (((\ACCB|data_out\(1)) # (!\inst1|Mux39~4_combout\)))) # (!\inst1|Mux39~5_combout\ & (\ACCA|data_out\(1) & ((\inst1|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(1),
	datab => \ACCB|data_out\(1),
	datac => \inst1|Mux39~5_combout\,
	datad => \inst1|Mux39~4_combout\,
	combout => \inst1|Mux37~0_combout\);

-- Location: LCCOMB_X21_Y22_N12
\inst1|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux29~0_combout\ = (\inst1|Mux33~0_combout\ & ((\ACCA|data_out\(1)) # ((\inst1|Q\(1) & \inst1|Mux35~0_combout\)))) # (!\inst1|Mux33~0_combout\ & (\inst1|Q\(1) & ((\inst1|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux33~0_combout\,
	datab => \inst1|Q\(1),
	datac => \ACCA|data_out\(1),
	datad => \inst1|Mux35~0_combout\,
	combout => \inst1|Mux29~0_combout\);

-- Location: LCCOMB_X21_Y22_N28
\inst1|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux29~1_combout\ = (\inst1|Mux33~1_combout\ & (\ACCB|data_out\(1))) # (!\inst1|Mux33~1_combout\ & ((\inst1|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|data_out\(1),
	datab => \inst1|Mux33~1_combout\,
	datad => \inst1|Mux29~0_combout\,
	combout => \inst1|Mux29~1_combout\);

-- Location: LCCOMB_X21_Y22_N22
\inst1|S[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(1) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|S\(1))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(1),
	datac => \inst1|Mux29~1_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(1));

-- Location: LCCOMB_X24_Y22_N22
\inst1|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux9~0_combout\ = (\inst1|S\(1) & (\inst1|R\(1) $ (\inst7|inst2|UPA\(4) $ (\inst7|inst2|UPA\(5))))) # (!\inst1|S\(1) & (\inst7|inst2|UPA\(5) & (\inst1|R\(1) $ (\inst7|inst2|UPA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(1),
	datab => \inst1|R\(1),
	datac => \inst7|inst2|UPA\(4),
	datad => \inst7|inst2|UPA\(5),
	combout => \inst1|Mux9~0_combout\);

-- Location: LCCOMB_X22_Y22_N22
\inst1|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~14_combout\ = \inst7|inst2|UPA\(5) $ (\inst1|S\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(5),
	datad => \inst1|S\(1),
	combout => \inst1|Add0~14_combout\);

-- Location: FF_X23_Y23_N3
\inst1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|Mux10~2_combout\,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(0));

-- Location: LCCOMB_X23_Y20_N14
\inst1|Mux36~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux36~1_combout\ = (\inst1|Mux39~4_combout\ & ((\ACCA|data_out\(0)) # ((\inst1|Mux39~5_combout\)))) # (!\inst1|Mux39~4_combout\ & (((\inst1|Q\(0) & !\inst1|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~4_combout\,
	datab => \ACCA|data_out\(0),
	datac => \inst1|Q\(0),
	datad => \inst1|Mux39~5_combout\,
	combout => \inst1|Mux36~1_combout\);

-- Location: LCCOMB_X21_Y22_N6
\ACCB|data_out[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[0]~8_combout\ = (\inst7|inst2|EB\(0) & (\inst5|inst13|output~0_combout\)) # (!\inst7|inst2|EB\(0) & ((\inst7|inst2|EB\(1) & ((\inst1|Yupa_2[0]~49_combout\))) # (!\inst7|inst2|EB\(1) & (\inst5|inst13|output~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst13|output~0_combout\,
	datab => \inst7|inst2|EB\(0),
	datac => \inst1|Yupa_2[0]~49_combout\,
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|data_out[0]~8_combout\);

-- Location: FF_X21_Y22_N7
\ACCB|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[0]~8_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(0));

-- Location: LCCOMB_X20_Y20_N22
\inst1|Mux36~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux36~2_combout\ = (\inst1|Mux36~1_combout\ & (((\ACCB|data_out\(0)) # (!\inst1|Mux39~5_combout\)))) # (!\inst1|Mux36~1_combout\ & (\inst5|inst13|output~0_combout\ & ((\inst1|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst13|output~0_combout\,
	datab => \inst1|Mux36~1_combout\,
	datac => \ACCB|data_out\(0),
	datad => \inst1|Mux39~5_combout\,
	combout => \inst1|Mux36~2_combout\);

-- Location: LCCOMB_X20_Y20_N26
\inst1|Mux36~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux36~3_combout\ = (\inst1|Yupa_2[0]~49_combout\ & ((\inst1|Mux39~3_combout\) # ((\inst1|Mux36~2_combout\ & \inst1|Mux36~0_combout\)))) # (!\inst1|Yupa_2[0]~49_combout\ & (\inst1|Mux36~2_combout\ & (\inst1|Mux36~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[0]~49_combout\,
	datab => \inst1|Mux36~2_combout\,
	datac => \inst1|Mux36~0_combout\,
	datad => \inst1|Mux39~3_combout\,
	combout => \inst1|Mux36~3_combout\);

-- Location: LCCOMB_X20_Y20_N8
\inst1|R[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(0) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|R\(0)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux36~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux36~3_combout\,
	datac => \inst1|R\(0),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(0));

-- Location: LCCOMB_X23_Y23_N22
\inst1|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux10~0_combout\ = (\inst1|S\(0) & (\inst1|R\(0) $ (\inst7|inst2|UPA\(4) $ (\inst7|inst2|UPA\(5))))) # (!\inst1|S\(0) & (\inst7|inst2|UPA\(5) & (\inst1|R\(0) $ (\inst7|inst2|UPA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(0),
	datab => \inst1|S\(0),
	datac => \inst7|inst2|UPA\(4),
	datad => \inst7|inst2|UPA\(5),
	combout => \inst1|Mux10~0_combout\);

-- Location: LCCOMB_X23_Y22_N4
\inst1|Add0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~15_combout\ = \inst7|inst2|UPA\(4) $ (\inst1|R\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(0),
	combout => \inst1|Add0~15_combout\);

-- Location: LCCOMB_X17_Y22_N14
\inst7|inst1|mem~552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~552_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~552_combout\);

-- Location: LCCOMB_X17_Y22_N16
\inst7|inst1|mem~628\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~628_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~140_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~552_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst1|mem~140_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~552_combout\,
	combout => \inst7|inst1|mem~628_combout\);

-- Location: LCCOMB_X17_Y22_N0
\inst7|inst1|mem~626\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~626_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~626_combout\);

-- Location: LCCOMB_X17_Y22_N22
\inst7|inst1|mem~627\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~627_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~200_combout\ & (\inst7|inst1|mem~135_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~200_combout\,
	datac => \inst7|inst1|mem~135_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~627_combout\);

-- Location: LCCOMB_X17_Y22_N24
\inst7|inst1|mem~629\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~629_combout\ = (\inst7|inst1|mem~626_combout\ & (\inst7|inst1|mem~460_combout\ & ((\inst7|inst1|mem~628_combout\) # (\inst7|inst1|mem~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~628_combout\,
	datab => \inst7|inst1|mem~626_combout\,
	datac => \inst7|inst1|mem~460_combout\,
	datad => \inst7|inst1|mem~627_combout\,
	combout => \inst7|inst1|mem~629_combout\);

-- Location: FF_X17_Y22_N25
\inst7|inst2|ACCSEC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~629_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|ACCSEC~q\);

-- Location: LCCOMB_X18_Y16_N4
\inst7|inst1|mem~633\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~633_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~633_combout\);

-- Location: LCCOMB_X18_Y16_N20
\inst7|inst1|mem~631\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~631_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~631_combout\);

-- Location: LCCOMB_X18_Y16_N26
\inst7|inst1|mem~632\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~632_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~205_combout\ & (\inst7|inst1|mem~631_combout\ & \inst7|inst1|mem~306_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst1|mem~205_combout\,
	datac => \inst7|inst1|mem~631_combout\,
	datad => \inst7|inst1|mem~306_combout\,
	combout => \inst7|inst1|mem~632_combout\);

-- Location: LCCOMB_X18_Y16_N14
\inst7|inst1|mem~634\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~634_combout\ = (\inst7|inst1|mem~632_combout\) # ((\inst7|inst1|mem~150_combout\ & (\inst7|inst1|mem~633_combout\ & \inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~150_combout\,
	datab => \inst7|inst1|mem~633_combout\,
	datac => \inst7|inst1|mem~632_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~634_combout\);

-- Location: LCCOMB_X18_Y16_N0
\inst7|inst1|mem~635\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~635_combout\ = (\inst7|inst1|mem~271_combout\ & ((\inst7|inst1|mem~618_combout\) # ((\inst7|inst1|mem~634_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))) # (!\inst7|inst1|mem~271_combout\ & 
-- (((\inst7|inst1|mem~634_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~271_combout\,
	datab => \inst7|inst1|mem~618_combout\,
	datac => \inst7|inst1|mem~634_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~635_combout\);

-- Location: LCCOMB_X18_Y16_N24
\inst7|inst1|mem~636\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~636_combout\ = (\inst7|inst1|mem~460_combout\ & ((\inst7|inst1|mem~630_combout\) # ((\inst7|inst1|mem~635_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~630_combout\,
	datab => \inst7|inst1|mem~635_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~460_combout\,
	combout => \inst7|inst1|mem~636_combout\);

-- Location: FF_X18_Y16_N25
\inst7|inst2|selmux\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~636_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|selmux~q\);

-- Location: LCCOMB_X19_Y22_N16
\inst1|Add0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~17_combout\ = (!\inst1|Add0~0_combout\ & ((\inst7|inst2|selmux~q\ & (\inst7|inst2|ACCSEC~q\)) # (!\inst7|inst2|selmux~q\ & ((\inst5|inst|valor_interno~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|ACCSEC~q\,
	datab => \inst5|inst|valor_interno~q\,
	datac => \inst7|inst2|selmux~q\,
	datad => \inst1|Add0~0_combout\,
	combout => \inst1|Add0~17_combout\);

-- Location: LCCOMB_X23_Y22_N10
\inst1|Add0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~19_cout\ = CARRY((\inst1|Add0~17_combout\ & !\inst1|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~17_combout\,
	datab => \inst1|Add0~0_combout\,
	datad => VCC,
	cout => \inst1|Add0~19_cout\);

-- Location: LCCOMB_X23_Y22_N12
\inst1|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~20_combout\ = (\inst1|Add0~16_combout\ & ((\inst1|Add0~15_combout\ & (\inst1|Add0~19_cout\ & VCC)) # (!\inst1|Add0~15_combout\ & (!\inst1|Add0~19_cout\)))) # (!\inst1|Add0~16_combout\ & ((\inst1|Add0~15_combout\ & (!\inst1|Add0~19_cout\)) # 
-- (!\inst1|Add0~15_combout\ & ((\inst1|Add0~19_cout\) # (GND)))))
-- \inst1|Add0~21\ = CARRY((\inst1|Add0~16_combout\ & (!\inst1|Add0~15_combout\ & !\inst1|Add0~19_cout\)) # (!\inst1|Add0~16_combout\ & ((!\inst1|Add0~19_cout\) # (!\inst1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~16_combout\,
	datab => \inst1|Add0~15_combout\,
	datad => VCC,
	cin => \inst1|Add0~19_cout\,
	combout => \inst1|Add0~20_combout\,
	cout => \inst1|Add0~21\);

-- Location: LCCOMB_X23_Y23_N12
\inst1|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux10~1_combout\ = (\inst1|Add0~0_combout\ & ((\inst1|R\(0)) # ((\inst1|S\(0))))) # (!\inst1|Add0~0_combout\ & (((\inst1|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(0),
	datab => \inst1|Add0~0_combout\,
	datac => \inst1|S\(0),
	datad => \inst1|Add0~20_combout\,
	combout => \inst1|Mux10~1_combout\);

-- Location: LCCOMB_X23_Y23_N2
\inst1|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux10~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst1|Mux10~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(6),
	datac => \inst1|Mux10~0_combout\,
	datad => \inst1|Mux10~1_combout\,
	combout => \inst1|Mux10~2_combout\);

-- Location: LCCOMB_X23_Y23_N4
\inst1|Yupa_interno[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_interno[0]~feeder_combout\ = \inst1|Mux10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mux10~2_combout\,
	combout => \inst1|Yupa_interno[0]~feeder_combout\);

-- Location: FF_X23_Y23_N5
\inst1|Yupa_interno[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|Yupa_interno[0]~feeder_combout\,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Yupa_interno\(0));

-- Location: M9K_X33_Y7_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y10_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N4
\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\);

-- Location: M9K_X53_Y18_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y16_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N6
\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\);

-- Location: LCCOMB_X30_Y20_N8
\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & (\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\);

-- Location: M9K_X33_Y18_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y20_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N22
\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\))) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: M9K_X33_Y9_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y21_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N16
\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\))) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: LCCOMB_X30_Y20_N14
\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\) # (\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: FF_X30_Y20_N25
\inst6|mem~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	asdata => \inst6|data[0]~18_combout\,
	sload => VCC,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~26_q\);

-- Location: LCCOMB_X30_Y20_N24
\inst6|data[0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[0]~14_combout\ = ((\inst7|inst2|nRW~q\) # ((!\inst6|mem~25_q\ & \inst6|mem~26_q\))) # (!\inst7|inst2|nAS~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem~25_q\,
	datab => \inst7|inst2|nAS~q\,
	datac => \inst6|mem~26_q\,
	datad => \inst7|inst2|nRW~q\,
	combout => \inst6|data[0]~14_combout\);

-- Location: LCCOMB_X30_Y20_N2
\inst6|data[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[0]~15_combout\ = (\inst6|data[0]~14_combout\) # ((\inst6|mem~25_q\ & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\) # (\inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem~25_q\,
	datab => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout\,
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout\,
	datad => \inst6|data[0]~14_combout\,
	combout => \inst6|data[0]~15_combout\);

-- Location: LCCOMB_X30_Y20_N28
\inst6|data[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[0]~16_combout\ = (\inst6|data[0]~15_combout\ & (((\inst1|Yupa_2[0]~49_combout\) # (!\inst7|inst2|BD~q\)) # (!\inst7|inst2|nRW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nRW~q\,
	datab => \inst7|inst2|BD~q\,
	datac => \inst1|Yupa_2[0]~49_combout\,
	datad => \inst6|data[0]~15_combout\,
	combout => \inst6|data[0]~16_combout\);

-- Location: LCCOMB_X30_Y20_N0
\inst6|data[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[0]~18_combout\ = ((\inst6|data[0]~16_combout\ & ((\bufferBaja|PortR~0_combout\) # (\inst5|inst13|output~0_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[0]~17_combout\,
	datab => \inst6|data[0]~16_combout\,
	datac => \bufferBaja|PortR~0_combout\,
	datad => \inst5|inst13|output~0_combout\,
	combout => \inst6|data[0]~18_combout\);

-- Location: LCCOMB_X21_Y25_N20
\inst1|Yupa_2[0]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[0]~47_combout\ = (\inst1|Yupa_interno\(0) & ((\inst6|data[0]~18_combout\) # ((!\bufferAlta|PortR~1_combout\)))) # (!\inst1|Yupa_interno\(0) & (!\inst7|inst2|nOEUPA~q\ & ((\inst6|data[0]~18_combout\) # (!\bufferAlta|PortR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_interno\(0),
	datab => \inst6|data[0]~18_combout\,
	datac => \inst7|inst2|nOEUPA~q\,
	datad => \bufferAlta|PortR~1_combout\,
	combout => \inst1|Yupa_2[0]~47_combout\);

-- Location: LCCOMB_X19_Y22_N8
\ACCA|B[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|B[0]~2_combout\ = (\inst7|inst2|EA\(0)) # (((\ACCA|data_out\(0)) # (\inst7|inst2|nWA~q\)) # (!\inst7|inst2|EA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \ACCA|data_out\(0),
	datad => \inst7|inst2|nWA~q\,
	combout => \ACCA|B[0]~2_combout\);

-- Location: LCCOMB_X19_Y22_N14
\inst1|Yupa_2[0]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[0]~48_combout\ = (\inst1|Yupa_2[0]~47_combout\ & (\ACCA|B[0]~2_combout\ & ((\X|data_out\(8)) # (!\X|TRI_STATE_C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[0]~47_combout\,
	datab => \X|data_out\(8),
	datac => \ACCA|B[0]~2_combout\,
	datad => \X|TRI_STATE_C~1_combout\,
	combout => \inst1|Yupa_2[0]~48_combout\);

-- Location: LCCOMB_X20_Y20_N10
\ACCB|B[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|B[0]~2_combout\ = (\inst7|inst2|nWB~q\) # ((\inst7|inst2|EB\(0)) # ((\ACCB|data_out\(0)) # (!\inst7|inst2|EB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nWB~q\,
	datab => \inst7|inst2|EB\(0),
	datac => \ACCB|data_out\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|B[0]~2_combout\);

-- Location: LCCOMB_X20_Y20_N28
\inst1|Yupa_2[0]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[0]~45_combout\ = (\ACCB|B[0]~2_combout\ & (((\Y|data_out\(8)) # (!\Y|TRI_STATE_C~0_combout\)) # (!\inst7|inst2|nEX1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEX1~q\,
	datab => \Y|TRI_STATE_C~0_combout\,
	datac => \Y|data_out\(8),
	datad => \ACCB|B[0]~2_combout\,
	combout => \inst1|Yupa_2[0]~45_combout\);

-- Location: LCCOMB_X21_Y19_N28
\inst1|Yupa_2[0]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[0]~46_combout\ = (\PC|TRI_STATE_C~0_combout\ & (\PC|data_out\(8) & ((\AUX|data_out\(8)) # (!\AUX|TRI_STATE_C~0_combout\)))) # (!\PC|TRI_STATE_C~0_combout\ & (((\AUX|data_out\(8))) # (!\AUX|TRI_STATE_C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_C~0_combout\,
	datab => \AUX|TRI_STATE_C~0_combout\,
	datac => \AUX|data_out\(8),
	datad => \PC|data_out\(8),
	combout => \inst1|Yupa_2[0]~46_combout\);

-- Location: LCCOMB_X20_Y20_N18
\inst1|Yupa_2[0]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[0]~49_combout\ = ((\inst1|Yupa_2[0]~48_combout\ & (\inst1|Yupa_2[0]~45_combout\ & \inst1|Yupa_2[0]~46_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[0]~48_combout\,
	datab => \inst1|Yupa_2[0]~45_combout\,
	datac => \inst1|Yupa_2[7]~12_combout\,
	datad => \inst1|Yupa_2[0]~46_combout\,
	combout => \inst1|Yupa_2[0]~49_combout\);

-- Location: LCCOMB_X19_Y22_N4
\ACCA|data_out[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[0]~8_combout\ = (\inst7|inst2|EA\(0) & (((\inst5|inst13|output~0_combout\)))) # (!\inst7|inst2|EA\(0) & ((\inst7|inst2|EA\(1) & (\inst1|Yupa_2[0]~49_combout\)) # (!\inst7|inst2|EA\(1) & ((\inst5|inst13|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \inst1|Yupa_2[0]~49_combout\,
	datad => \inst5|inst13|output~0_combout\,
	combout => \ACCA|data_out[0]~8_combout\);

-- Location: FF_X19_Y22_N5
\ACCA|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[0]~8_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(0));

-- Location: LCCOMB_X23_Y23_N0
\inst1|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux27~0_combout\ = (\ACCA|data_out\(0) & ((\inst1|Mux33~0_combout\) # ((\inst1|Q\(0) & \inst1|Mux35~0_combout\)))) # (!\ACCA|data_out\(0) & (((\inst1|Q\(0) & \inst1|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(0),
	datab => \inst1|Mux33~0_combout\,
	datac => \inst1|Q\(0),
	datad => \inst1|Mux35~0_combout\,
	combout => \inst1|Mux27~0_combout\);

-- Location: LCCOMB_X23_Y23_N26
\inst1|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux27~1_combout\ = (\inst1|Mux33~1_combout\ & ((\ACCB|data_out\(0)))) # (!\inst1|Mux33~1_combout\ & (\inst1|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux33~1_combout\,
	datac => \inst1|Mux27~0_combout\,
	datad => \ACCB|data_out\(0),
	combout => \inst1|Mux27~1_combout\);

-- Location: LCCOMB_X23_Y23_N6
\inst1|S[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(0) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|S\(0)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux27~1_combout\,
	datac => \inst1|S\(0),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(0));

-- Location: LCCOMB_X23_Y23_N20
\inst1|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~16_combout\ = \inst7|inst2|UPA\(5) $ (\inst1|S\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(5),
	datad => \inst1|S\(0),
	combout => \inst1|Add0~16_combout\);

-- Location: LCCOMB_X23_Y22_N14
\inst1|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~22_combout\ = ((\inst1|Add0~13_combout\ $ (\inst1|Add0~14_combout\ $ (!\inst1|Add0~21\)))) # (GND)
-- \inst1|Add0~23\ = CARRY((\inst1|Add0~13_combout\ & ((\inst1|Add0~14_combout\) # (!\inst1|Add0~21\))) # (!\inst1|Add0~13_combout\ & (\inst1|Add0~14_combout\ & !\inst1|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~13_combout\,
	datab => \inst1|Add0~14_combout\,
	datad => VCC,
	cin => \inst1|Add0~21\,
	combout => \inst1|Add0~22_combout\,
	cout => \inst1|Add0~23\);

-- Location: LCCOMB_X24_Y22_N8
\inst1|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux9~1_combout\ = (\inst1|Add0~0_combout\ & ((\inst1|S\(1)) # ((\inst1|R\(1))))) # (!\inst1|Add0~0_combout\ & (((\inst1|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(1),
	datab => \inst1|Add0~0_combout\,
	datac => \inst1|R\(1),
	datad => \inst1|Add0~22_combout\,
	combout => \inst1|Mux9~1_combout\);

-- Location: LCCOMB_X24_Y22_N16
\inst1|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux9~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst1|Mux9~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux9~0_combout\,
	datab => \inst7|inst2|UPA\(6),
	datad => \inst1|Mux9~1_combout\,
	combout => \inst1|Mux9~2_combout\);

-- Location: FF_X24_Y22_N25
\inst1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux9~2_combout\,
	sload => VCC,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(1));

-- Location: LCCOMB_X24_Y21_N16
\inst1|Mux37~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux37~1_combout\ = (\inst1|Mux37~0_combout\ & (((\inst1|Mux39~4_combout\) # (\inst1|Yupa[1]~37_combout\)))) # (!\inst1|Mux37~0_combout\ & (\inst1|Q\(1) & (!\inst1|Mux39~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux37~0_combout\,
	datab => \inst1|Q\(1),
	datac => \inst1|Mux39~4_combout\,
	datad => \inst1|Yupa[1]~37_combout\,
	combout => \inst1|Mux37~1_combout\);

-- Location: LCCOMB_X24_Y21_N6
\inst1|Mux37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux37~2_combout\ = (\inst1|Mux37~1_combout\ & ((\inst1|Mux36~0_combout\) # ((\inst1|Yupa_2[1]~44_combout\ & \inst1|Mux39~3_combout\)))) # (!\inst1|Mux37~1_combout\ & (\inst1|Yupa_2[1]~44_combout\ & ((\inst1|Mux39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux37~1_combout\,
	datab => \inst1|Yupa_2[1]~44_combout\,
	datac => \inst1|Mux36~0_combout\,
	datad => \inst1|Mux39~3_combout\,
	combout => \inst1|Mux37~2_combout\);

-- Location: LCCOMB_X24_Y21_N2
\inst1|R[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(1) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|R\(1))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux37~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|R\(1),
	datac => \inst1|Mux37~2_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(1));

-- Location: LCCOMB_X24_Y21_N14
\inst1|Add0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~13_combout\ = \inst7|inst2|UPA\(4) $ (\inst1|R\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(1),
	combout => \inst1|Add0~13_combout\);

-- Location: LCCOMB_X23_Y22_N16
\inst1|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~24_combout\ = (\inst1|Add0~11_combout\ & ((\inst1|Add0~12_combout\ & (\inst1|Add0~23\ & VCC)) # (!\inst1|Add0~12_combout\ & (!\inst1|Add0~23\)))) # (!\inst1|Add0~11_combout\ & ((\inst1|Add0~12_combout\ & (!\inst1|Add0~23\)) # 
-- (!\inst1|Add0~12_combout\ & ((\inst1|Add0~23\) # (GND)))))
-- \inst1|Add0~25\ = CARRY((\inst1|Add0~11_combout\ & (!\inst1|Add0~12_combout\ & !\inst1|Add0~23\)) # (!\inst1|Add0~11_combout\ & ((!\inst1|Add0~23\) # (!\inst1|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~11_combout\,
	datab => \inst1|Add0~12_combout\,
	datad => VCC,
	cin => \inst1|Add0~23\,
	combout => \inst1|Add0~24_combout\,
	cout => \inst1|Add0~25\);

-- Location: LCCOMB_X24_Y22_N20
\inst1|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux8~1_combout\ = (\inst1|Add0~0_combout\ & ((\inst1|S\(2)) # ((\inst1|R\(2))))) # (!\inst1|Add0~0_combout\ & (((\inst1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(2),
	datab => \inst1|Add0~0_combout\,
	datac => \inst1|Add0~24_combout\,
	datad => \inst1|R\(2),
	combout => \inst1|Mux8~1_combout\);

-- Location: LCCOMB_X24_Y22_N30
\inst1|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux8~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst1|Mux8~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux8~0_combout\,
	datab => \inst7|inst2|UPA\(6),
	datad => \inst1|Mux8~1_combout\,
	combout => \inst1|Mux8~2_combout\);

-- Location: FF_X20_Y21_N17
\inst1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux8~2_combout\,
	sload => VCC,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(2));

-- Location: LCCOMB_X20_Y21_N16
\inst1|Mux38~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux38~1_combout\ = (\inst1|Mux39~4_combout\ & (\inst1|Mux38~0_combout\)) # (!\inst1|Mux39~4_combout\ & ((\inst1|Mux38~0_combout\ & ((\inst1|Yupa[2]~31_combout\))) # (!\inst1|Mux38~0_combout\ & (\inst1|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~4_combout\,
	datab => \inst1|Mux38~0_combout\,
	datac => \inst1|Q\(2),
	datad => \inst1|Yupa[2]~31_combout\,
	combout => \inst1|Mux38~1_combout\);

-- Location: LCCOMB_X20_Y21_N26
\inst1|Mux38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux38~2_combout\ = (\inst1|Mux36~0_combout\ & ((\inst1|Mux38~1_combout\) # ((\inst1|Yupa_2[2]~39_combout\ & \inst1|Mux39~3_combout\)))) # (!\inst1|Mux36~0_combout\ & (((\inst1|Yupa_2[2]~39_combout\ & \inst1|Mux39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux36~0_combout\,
	datab => \inst1|Mux38~1_combout\,
	datac => \inst1|Yupa_2[2]~39_combout\,
	datad => \inst1|Mux39~3_combout\,
	combout => \inst1|Mux38~2_combout\);

-- Location: LCCOMB_X20_Y21_N2
\inst1|R[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(2) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|R\(2)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux38~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux38~2_combout\,
	datab => \inst1|R\(2),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(2));

-- Location: LCCOMB_X23_Y22_N30
\inst1|Add0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~11_combout\ = \inst7|inst2|UPA\(4) $ (\inst1|R\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(2),
	combout => \inst1|Add0~11_combout\);

-- Location: LCCOMB_X23_Y22_N18
\inst1|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~26_combout\ = ((\inst1|Add0~9_combout\ $ (\inst1|Add0~10_combout\ $ (!\inst1|Add0~25\)))) # (GND)
-- \inst1|Add0~27\ = CARRY((\inst1|Add0~9_combout\ & ((\inst1|Add0~10_combout\) # (!\inst1|Add0~25\))) # (!\inst1|Add0~9_combout\ & (\inst1|Add0~10_combout\ & !\inst1|Add0~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~9_combout\,
	datab => \inst1|Add0~10_combout\,
	datad => VCC,
	cin => \inst1|Add0~25\,
	combout => \inst1|Add0~26_combout\,
	cout => \inst1|Add0~27\);

-- Location: LCCOMB_X22_Y22_N6
\inst1|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux7~1_combout\ = (\inst1|Add0~0_combout\ & ((\inst1|R\(3)) # ((\inst1|S\(3))))) # (!\inst1|Add0~0_combout\ & (((\inst1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(3),
	datab => \inst1|S\(3),
	datac => \inst1|Add0~0_combout\,
	datad => \inst1|Add0~26_combout\,
	combout => \inst1|Mux7~1_combout\);

-- Location: LCCOMB_X22_Y22_N26
\inst1|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux7~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst1|Mux7~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(6),
	datab => \inst1|Mux7~0_combout\,
	datad => \inst1|Mux7~1_combout\,
	combout => \inst1|Mux7~2_combout\);

-- Location: FF_X22_Y22_N27
\inst1|Yupa_interno[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|Mux7~2_combout\,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Yupa_interno\(3));

-- Location: LCCOMB_X18_Y22_N16
\inst1|Yupa_2[3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[3]~33_combout\ = (\inst6|data[3]~35_combout\ & ((\inst1|Yupa_interno\(3)) # ((!\inst7|inst2|nOEUPA~q\)))) # (!\inst6|data[3]~35_combout\ & (!\bufferAlta|PortR~1_combout\ & ((\inst1|Yupa_interno\(3)) # (!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[3]~35_combout\,
	datab => \inst1|Yupa_interno\(3),
	datac => \inst7|inst2|nOEUPA~q\,
	datad => \bufferAlta|PortR~1_combout\,
	combout => \inst1|Yupa_2[3]~33_combout\);

-- Location: LCCOMB_X22_Y20_N26
\inst1|Yupa_2[3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[3]~30_combout\ = (\PC|TRI_STATE_C~0_combout\ & (\PC|data_out\(11) & ((\AUX|data_out\(11)) # (!\AUX|TRI_STATE_C~0_combout\)))) # (!\PC|TRI_STATE_C~0_combout\ & (((\AUX|data_out\(11)) # (!\AUX|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|TRI_STATE_C~0_combout\,
	datab => \PC|data_out\(11),
	datac => \AUX|TRI_STATE_C~0_combout\,
	datad => \AUX|data_out\(11),
	combout => \inst1|Yupa_2[3]~30_combout\);

-- Location: LCCOMB_X20_Y25_N22
\Y|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~22_combout\ = (\Y|Equal7~0_combout\ & ((\Y|data_out\(11) & (!\Y|Add0~21\)) # (!\Y|data_out\(11) & ((\Y|Add0~21\) # (GND))))) # (!\Y|Equal7~0_combout\ & ((\Y|data_out\(11) & (\Y|Add0~21\ & VCC)) # (!\Y|data_out\(11) & (!\Y|Add0~21\))))
-- \Y|Add0~23\ = CARRY((\Y|Equal7~0_combout\ & ((!\Y|Add0~21\) # (!\Y|data_out\(11)))) # (!\Y|Equal7~0_combout\ & (!\Y|data_out\(11) & !\Y|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \Y|data_out\(11),
	datad => VCC,
	cin => \Y|Add0~21\,
	combout => \Y|Add0~22_combout\,
	cout => \Y|Add0~23\);

-- Location: LCCOMB_X20_Y25_N24
\Y|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~24_combout\ = ((\Y|Equal7~0_combout\ $ (\Y|data_out\(12) $ (\Y|Add0~23\)))) # (GND)
-- \Y|Add0~25\ = CARRY((\Y|Equal7~0_combout\ & (\Y|data_out\(12) & !\Y|Add0~23\)) # (!\Y|Equal7~0_combout\ & ((\Y|data_out\(12)) # (!\Y|Add0~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \Y|data_out\(12),
	datad => VCC,
	cin => \Y|Add0~23\,
	combout => \Y|Add0~24_combout\,
	cout => \Y|Add0~25\);

-- Location: LCCOMB_X20_Y25_N26
\Y|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~26_combout\ = (\Y|Equal7~0_combout\ & ((\Y|data_out\(13) & (!\Y|Add0~25\)) # (!\Y|data_out\(13) & ((\Y|Add0~25\) # (GND))))) # (!\Y|Equal7~0_combout\ & ((\Y|data_out\(13) & (\Y|Add0~25\ & VCC)) # (!\Y|data_out\(13) & (!\Y|Add0~25\))))
-- \Y|Add0~27\ = CARRY((\Y|Equal7~0_combout\ & ((!\Y|Add0~25\) # (!\Y|data_out\(13)))) # (!\Y|Equal7~0_combout\ & (!\Y|data_out\(13) & !\Y|Add0~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \Y|data_out\(13),
	datad => VCC,
	cin => \Y|Add0~25\,
	combout => \Y|Add0~26_combout\,
	cout => \Y|Add0~27\);

-- Location: LCCOMB_X21_Y24_N30
\Y|R15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|R15~0_combout\ = (\Y|data_out\(15)) # (!\Y|TRI_STATE_C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(15),
	datad => \Y|TRI_STATE_C~0_combout\,
	combout => \Y|R15~0_combout\);

-- Location: LCCOMB_X20_Y25_N28
\Y|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~28_combout\ = ((\Y|Equal7~0_combout\ $ (\Y|data_out\(14) $ (\Y|Add0~27\)))) # (GND)
-- \Y|Add0~29\ = CARRY((\Y|Equal7~0_combout\ & (\Y|data_out\(14) & !\Y|Add0~27\)) # (!\Y|Equal7~0_combout\ & ((\Y|data_out\(14)) # (!\Y|Add0~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \Y|data_out\(14),
	datad => VCC,
	cin => \Y|Add0~27\,
	combout => \Y|Add0~28_combout\,
	cout => \Y|Add0~29\);

-- Location: LCCOMB_X20_Y25_N30
\Y|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|Add0~30_combout\ = \Y|data_out\(15) $ (\Y|Add0~29\ $ (!\Y|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(15),
	datad => \Y|Equal7~0_combout\,
	cin => \Y|Add0~29\,
	combout => \Y|Add0~30_combout\);

-- Location: LCCOMB_X20_Y23_N20
\Y|data_out~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~6_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[9]~7_combout\) # ((\Y|data_out\(14))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[9]~7_combout\ & ((\inst1|Yupa_2[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \Y|data_out\(14),
	datad => \inst1|Yupa_2[7]~13_combout\,
	combout => \Y|data_out~6_combout\);

-- Location: LCCOMB_X20_Y23_N8
\Y|data_out~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~7_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~6_combout\ & (\Y|R15~0_combout\)) # (!\Y|data_out~6_combout\ & ((\Y|Add0~30_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~7_combout\,
	datab => \Y|R15~0_combout\,
	datac => \Y|Add0~30_combout\,
	datad => \Y|data_out~6_combout\,
	combout => \Y|data_out~7_combout\);

-- Location: LCCOMB_X18_Y24_N18
\Y|data_out[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[8]~8_combout\ = (\inst10|data_out~combout\ & ((\inst7|inst2|X\(2)) # (\inst7|inst2|X\(1) $ (\inst7|inst2|X\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|data_out~combout\,
	datab => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	datad => \inst7|inst2|X\(0),
	combout => \Y|data_out[8]~8_combout\);

-- Location: FF_X20_Y23_N9
\Y|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~7_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(15));

-- Location: LCCOMB_X21_Y24_N24
\Y|data_out~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~9_combout\ = (\X|data_out[9]~0_combout\ & ((\Y|data_out\(13)) # ((\X|data_out[9]~7_combout\)))) # (!\X|data_out[9]~0_combout\ & (((\inst1|Yupa_2[6]~19_combout\ & !\X|data_out[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(13),
	datab => \X|data_out[9]~0_combout\,
	datac => \inst1|Yupa_2[6]~19_combout\,
	datad => \X|data_out[9]~7_combout\,
	combout => \Y|data_out~9_combout\);

-- Location: LCCOMB_X21_Y24_N22
\Y|data_out~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~10_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~9_combout\ & (\Y|data_out\(15))) # (!\Y|data_out~9_combout\ & ((\Y|Add0~28_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(15),
	datab => \Y|Add0~28_combout\,
	datac => \X|data_out[9]~7_combout\,
	datad => \Y|data_out~9_combout\,
	combout => \Y|data_out~10_combout\);

-- Location: FF_X21_Y24_N23
\Y|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~10_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(14));

-- Location: LCCOMB_X21_Y24_N10
\Y|data_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~11_combout\ = (\X|data_out[9]~7_combout\ & (((\X|data_out[9]~0_combout\)))) # (!\X|data_out[9]~7_combout\ & ((\X|data_out[9]~0_combout\ & (\Y|data_out\(12))) # (!\X|data_out[9]~0_combout\ & ((\inst1|Yupa_2[5]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~7_combout\,
	datab => \Y|data_out\(12),
	datac => \X|data_out[9]~0_combout\,
	datad => \inst1|Yupa_2[5]~24_combout\,
	combout => \Y|data_out~11_combout\);

-- Location: LCCOMB_X21_Y24_N12
\Y|data_out~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~12_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~11_combout\ & ((\Y|data_out\(14)))) # (!\Y|data_out~11_combout\ & (\Y|Add0~26_combout\)))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Add0~26_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \Y|data_out\(14),
	datad => \Y|data_out~11_combout\,
	combout => \Y|data_out~12_combout\);

-- Location: FF_X21_Y24_N13
\Y|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~12_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(13));

-- Location: LCCOMB_X21_Y24_N0
\Y|data_out~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~13_combout\ = (\X|data_out[9]~0_combout\ & (((\Y|data_out\(11)) # (\X|data_out[9]~7_combout\)))) # (!\X|data_out[9]~0_combout\ & (\inst1|Yupa_2[4]~29_combout\ & ((!\X|data_out[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[4]~29_combout\,
	datab => \Y|data_out\(11),
	datac => \X|data_out[9]~0_combout\,
	datad => \X|data_out[9]~7_combout\,
	combout => \Y|data_out~13_combout\);

-- Location: LCCOMB_X21_Y24_N18
\Y|data_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~14_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~13_combout\ & (\Y|data_out\(13))) # (!\Y|data_out~13_combout\ & ((\Y|Add0~24_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(13),
	datab => \X|data_out[9]~7_combout\,
	datac => \Y|Add0~24_combout\,
	datad => \Y|data_out~13_combout\,
	combout => \Y|data_out~14_combout\);

-- Location: FF_X21_Y24_N19
\Y|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~14_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(12));

-- Location: LCCOMB_X22_Y20_N20
\Y|data_out~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~15_combout\ = (\X|data_out[9]~0_combout\ & ((\Y|data_out\(10)) # ((\X|data_out[9]~7_combout\)))) # (!\X|data_out[9]~0_combout\ & (((!\X|data_out[9]~7_combout\ & \inst1|Yupa_2[3]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \Y|data_out\(10),
	datac => \X|data_out[9]~7_combout\,
	datad => \inst1|Yupa_2[3]~34_combout\,
	combout => \Y|data_out~15_combout\);

-- Location: LCCOMB_X21_Y24_N4
\Y|data_out~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~16_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~15_combout\ & (\Y|data_out\(12))) # (!\Y|data_out~15_combout\ & ((\Y|Add0~22_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~7_combout\,
	datab => \Y|data_out\(12),
	datac => \Y|Add0~22_combout\,
	datad => \Y|data_out~15_combout\,
	combout => \Y|data_out~16_combout\);

-- Location: FF_X21_Y24_N5
\Y|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~16_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(11));

-- Location: LCCOMB_X22_Y20_N12
\Y|C[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|C[3]~2_combout\ = (\Y|data_out\(11)) # ((!\inst7|inst2|nEX1~q\) # (!\Y|TRI_STATE_C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Y|data_out\(11),
	datac => \Y|TRI_STATE_C~0_combout\,
	datad => \inst7|inst2|nEX1~q\,
	combout => \Y|C[3]~2_combout\);

-- Location: LCCOMB_X22_Y20_N8
\inst1|Yupa_2[3]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[3]~31_combout\ = (\inst1|Yupa_2[3]~30_combout\ & (\Y|C[3]~2_combout\ & ((\ACCB|data_out\(3)) # (\ACCB|B[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|data_out\(3),
	datab => \ACCB|B[7]~1_combout\,
	datac => \inst1|Yupa_2[3]~30_combout\,
	datad => \Y|C[3]~2_combout\,
	combout => \inst1|Yupa_2[3]~31_combout\);

-- Location: LCCOMB_X22_Y20_N16
\inst1|Yupa_2[3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[3]~34_combout\ = ((\inst1|Yupa_2[3]~32_combout\ & (\inst1|Yupa_2[3]~33_combout\ & \inst1|Yupa_2[3]~31_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[3]~32_combout\,
	datab => \inst1|Yupa_2[3]~33_combout\,
	datac => \inst1|Yupa_2[3]~31_combout\,
	datad => \inst1|Yupa_2[7]~12_combout\,
	combout => \inst1|Yupa_2[3]~34_combout\);

-- Location: LCCOMB_X19_Y24_N16
\ACCA|data_out[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[3]~5_combout\ = (\inst7|inst2|EA\(0) & (((\inst1|Yupa[3]~24_combout\)))) # (!\inst7|inst2|EA\(0) & ((\inst7|inst2|EA\(1) & (\inst1|Yupa_2[3]~34_combout\)) # (!\inst7|inst2|EA\(1) & ((\inst1|Yupa[3]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst1|Yupa_2[3]~34_combout\,
	datac => \inst1|Yupa[3]~24_combout\,
	datad => \inst7|inst2|EA\(1),
	combout => \ACCA|data_out[3]~5_combout\);

-- Location: FF_X19_Y24_N17
\ACCA|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[3]~5_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(3));

-- Location: LCCOMB_X22_Y20_N6
\inst1|Yupa_2[3]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[3]~32_combout\ = (\ACCA|B[7]~1_combout\ & ((\X|data_out\(11)) # ((!\X|TRI_STATE_C~1_combout\)))) # (!\ACCA|B[7]~1_combout\ & (\ACCA|data_out\(3) & ((\X|data_out\(11)) # (!\X|TRI_STATE_C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|B[7]~1_combout\,
	datab => \X|data_out\(11),
	datac => \ACCA|data_out\(3),
	datad => \X|TRI_STATE_C~1_combout\,
	combout => \inst1|Yupa_2[3]~32_combout\);

-- Location: LCCOMB_X18_Y22_N24
\inst1|Mux39~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~6_combout\ = (\inst1|Yupa_2[3]~32_combout\ & (\inst1|Yupa_2[3]~31_combout\ & \inst1|Yupa_2[3]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Yupa_2[3]~32_combout\,
	datac => \inst1|Yupa_2[3]~31_combout\,
	datad => \inst1|Yupa_2[3]~33_combout\,
	combout => \inst1|Mux39~6_combout\);

-- Location: LCCOMB_X18_Y22_N18
\inst1|Mux39~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~10_combout\ = (\inst1|Mux39~2_combout\ & (\inst7|inst2|selbus~q\ & ((\inst1|Mux39~6_combout\) # (!\inst1|Yupa_2[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~2_combout\,
	datab => \inst7|inst2|selbus~q\,
	datac => \inst1|Yupa_2[7]~12_combout\,
	datad => \inst1|Mux39~6_combout\,
	combout => \inst1|Mux39~10_combout\);

-- Location: LCCOMB_X22_Y22_N30
\inst1|Mux39~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~7_combout\ = (\inst1|Mux39~4_combout\ & ((\inst1|Mux39~5_combout\) # ((\ACCA|data_out\(3))))) # (!\inst1|Mux39~4_combout\ & (!\inst1|Mux39~5_combout\ & (\inst1|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~4_combout\,
	datab => \inst1|Mux39~5_combout\,
	datac => \inst1|Q\(3),
	datad => \ACCA|data_out\(3),
	combout => \inst1|Mux39~7_combout\);

-- Location: LCCOMB_X18_Y22_N14
\inst1|Mux39~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~8_combout\ = (\inst1|Mux39~5_combout\ & ((\inst1|Mux39~7_combout\ & ((\ACCB|data_out\(3)))) # (!\inst1|Mux39~7_combout\ & (\inst1|Yupa[3]~24_combout\)))) # (!\inst1|Mux39~5_combout\ & (((\inst1|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[3]~24_combout\,
	datab => \inst1|Mux39~5_combout\,
	datac => \ACCB|data_out\(3),
	datad => \inst1|Mux39~7_combout\,
	combout => \inst1|Mux39~8_combout\);

-- Location: LCCOMB_X18_Y22_N0
\inst1|Mux39~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux39~9_combout\ = (\inst1|Mux39~10_combout\) # ((\inst1|Mux36~0_combout\ & \inst1|Mux39~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux36~0_combout\,
	datac => \inst1|Mux39~10_combout\,
	datad => \inst1|Mux39~8_combout\,
	combout => \inst1|Mux39~9_combout\);

-- Location: LCCOMB_X18_Y22_N6
\inst1|R[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(3) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|R\(3))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux39~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(3),
	datab => \inst1|Mux39~9_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(3));

-- Location: LCCOMB_X23_Y22_N6
\inst1|Add0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~9_combout\ = \inst7|inst2|UPA\(4) $ (\inst1|R\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(3),
	combout => \inst1|Add0~9_combout\);

-- Location: LCCOMB_X23_Y22_N20
\inst1|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~28_combout\ = (\inst1|Add0~8_combout\ & ((\inst1|Add0~7_combout\ & (\inst1|Add0~27\ & VCC)) # (!\inst1|Add0~7_combout\ & (!\inst1|Add0~27\)))) # (!\inst1|Add0~8_combout\ & ((\inst1|Add0~7_combout\ & (!\inst1|Add0~27\)) # 
-- (!\inst1|Add0~7_combout\ & ((\inst1|Add0~27\) # (GND)))))
-- \inst1|Add0~29\ = CARRY((\inst1|Add0~8_combout\ & (!\inst1|Add0~7_combout\ & !\inst1|Add0~27\)) # (!\inst1|Add0~8_combout\ & ((!\inst1|Add0~27\) # (!\inst1|Add0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~8_combout\,
	datab => \inst1|Add0~7_combout\,
	datad => VCC,
	cin => \inst1|Add0~27\,
	combout => \inst1|Add0~28_combout\,
	cout => \inst1|Add0~29\);

-- Location: LCCOMB_X23_Y22_N22
\inst1|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~30_combout\ = ((\inst1|Add0~5_combout\ $ (\inst1|Add0~6_combout\ $ (!\inst1|Add0~29\)))) # (GND)
-- \inst1|Add0~31\ = CARRY((\inst1|Add0~5_combout\ & ((\inst1|Add0~6_combout\) # (!\inst1|Add0~29\))) # (!\inst1|Add0~5_combout\ & (\inst1|Add0~6_combout\ & !\inst1|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~5_combout\,
	datab => \inst1|Add0~6_combout\,
	datad => VCC,
	cin => \inst1|Add0~29\,
	combout => \inst1|Add0~30_combout\,
	cout => \inst1|Add0~31\);

-- Location: LCCOMB_X24_Y22_N28
\inst1|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux5~1_combout\ = (\inst1|Add0~0_combout\ & ((\inst1|R\(5)) # ((\inst1|S\(5))))) # (!\inst1|Add0~0_combout\ & (((\inst1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(5),
	datab => \inst1|Add0~0_combout\,
	datac => \inst1|S\(5),
	datad => \inst1|Add0~30_combout\,
	combout => \inst1|Mux5~1_combout\);

-- Location: LCCOMB_X24_Y22_N26
\inst1|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux5~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst1|Mux5~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux5~0_combout\,
	datac => \inst7|inst2|UPA\(6),
	datad => \inst1|Mux5~1_combout\,
	combout => \inst1|Mux5~2_combout\);

-- Location: FF_X23_Y23_N29
\inst1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux5~2_combout\,
	sload => VCC,
	ena => \inst1|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Q\(5));

-- Location: LCCOMB_X21_Y23_N28
\inst1|Mux41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux41~2_combout\ = (\inst1|Mux39~5_combout\ & (\ACCB|data_out\(5))) # (!\inst1|Mux39~5_combout\ & ((\ACCA|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ACCB|data_out\(5),
	datac => \inst1|Mux39~5_combout\,
	datad => \ACCA|data_out\(5),
	combout => \inst1|Mux41~2_combout\);

-- Location: LCCOMB_X21_Y23_N2
\inst1|Mux41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux41~3_combout\ = (\inst1|Mux39~4_combout\ & (((\inst1|Mux41~2_combout\)))) # (!\inst1|Mux39~4_combout\ & (\inst1|Q\(5) & (!\inst1|Mux39~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~4_combout\,
	datab => \inst1|Q\(5),
	datac => \inst1|Mux39~5_combout\,
	datad => \inst1|Mux41~2_combout\,
	combout => \inst1|Mux41~3_combout\);

-- Location: LCCOMB_X21_Y23_N4
\Y|C[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|C[5]~0_combout\ = (\Y|data_out\(13)) # ((!\inst7|inst2|nEX1~q\) # (!\Y|TRI_STATE_C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Y|data_out\(13),
	datac => \Y|TRI_STATE_C~0_combout\,
	datad => \inst7|inst2|nEX1~q\,
	combout => \Y|C[5]~0_combout\);

-- Location: LCCOMB_X21_Y23_N6
\inst1|Yupa_2[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[5]~20_combout\ = (\PC|data_out\(13) & (((\AUX|data_out\(13)) # (!\AUX|TRI_STATE_C~0_combout\)))) # (!\PC|data_out\(13) & (!\PC|TRI_STATE_C~0_combout\ & ((\AUX|data_out\(13)) # (!\AUX|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(13),
	datab => \PC|TRI_STATE_C~0_combout\,
	datac => \AUX|data_out\(13),
	datad => \AUX|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa_2[5]~20_combout\);

-- Location: LCCOMB_X21_Y23_N8
\inst1|Yupa_2[5]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[5]~21_combout\ = (\Y|C[5]~0_combout\ & (\inst1|Yupa_2[5]~20_combout\ & ((\ACCB|B[7]~1_combout\) # (\ACCB|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|B[7]~1_combout\,
	datab => \ACCB|data_out\(5),
	datac => \Y|C[5]~0_combout\,
	datad => \inst1|Yupa_2[5]~20_combout\,
	combout => \inst1|Yupa_2[5]~21_combout\);

-- Location: LCCOMB_X21_Y23_N22
\inst1|Yupa_2[5]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[5]~22_combout\ = (\ACCA|B[7]~1_combout\ & ((\X|data_out\(13)) # ((!\X|TRI_STATE_C~1_combout\)))) # (!\ACCA|B[7]~1_combout\ & (\ACCA|data_out\(5) & ((\X|data_out\(13)) # (!\X|TRI_STATE_C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|B[7]~1_combout\,
	datab => \X|data_out\(13),
	datac => \X|TRI_STATE_C~1_combout\,
	datad => \ACCA|data_out\(5),
	combout => \inst1|Yupa_2[5]~22_combout\);

-- Location: LCCOMB_X21_Y23_N0
\inst1|Mux41~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux41~6_combout\ = (\inst1|Yupa_2[5]~21_combout\ & (\inst1|Yupa_2[5]~22_combout\ & \inst1|Yupa_2[5]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Yupa_2[5]~21_combout\,
	datac => \inst1|Yupa_2[5]~22_combout\,
	datad => \inst1|Yupa_2[5]~23_combout\,
	combout => \inst1|Mux41~6_combout\);

-- Location: LCCOMB_X21_Y23_N16
\inst1|Mux41~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux41~8_combout\ = (\inst1|Mux39~2_combout\ & (\inst7|inst2|selbus~q\ & ((\inst1|Mux41~6_combout\) # (!\inst1|Yupa_2[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[7]~12_combout\,
	datab => \inst1|Mux39~2_combout\,
	datac => \inst7|inst2|selbus~q\,
	datad => \inst1|Mux41~6_combout\,
	combout => \inst1|Mux41~8_combout\);

-- Location: LCCOMB_X21_Y23_N20
\inst1|Mux41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux41~4_combout\ = (\inst1|Mux39~4_combout\ & (((\inst1|Mux39~5_combout\) # (\ACCA|data_out\(5))))) # (!\inst1|Mux39~4_combout\ & (\inst1|Q\(5) & (!\inst1|Mux39~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux39~4_combout\,
	datab => \inst1|Q\(5),
	datac => \inst1|Mux39~5_combout\,
	datad => \ACCA|data_out\(5),
	combout => \inst1|Mux41~4_combout\);

-- Location: LCCOMB_X21_Y23_N18
\inst1|Mux41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux41~5_combout\ = (\inst1|Mux36~0_combout\ & ((\inst1|Mux41~4_combout\ & ((\ACCB|data_out\(5)) # (!\inst1|Mux39~5_combout\))) # (!\inst1|Mux41~4_combout\ & (\inst1|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux41~4_combout\,
	datab => \inst1|Mux39~5_combout\,
	datac => \inst1|Mux36~0_combout\,
	datad => \ACCB|data_out\(5),
	combout => \inst1|Mux41~5_combout\);

-- Location: LCCOMB_X21_Y23_N14
\inst1|Mux41~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux41~7_combout\ = (\inst1|Mux41~8_combout\) # ((\inst1|Mux41~5_combout\ & ((\inst1|Mux41~3_combout\) # (\inst1|Yupa[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux41~3_combout\,
	datab => \inst1|Mux41~8_combout\,
	datac => \inst1|Yupa[5]~17_combout\,
	datad => \inst1|Mux41~5_combout\,
	combout => \inst1|Mux41~7_combout\);

-- Location: LCCOMB_X21_Y23_N30
\inst1|R[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(5) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|R\(5)))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|Mux41~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux41~7_combout\,
	datac => \inst1|R\(5),
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(5));

-- Location: LCCOMB_X24_Y22_N4
\inst1|Add0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~5_combout\ = \inst7|inst2|UPA\(4) $ (\inst1|R\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(5),
	combout => \inst1|Add0~5_combout\);

-- Location: LCCOMB_X23_Y22_N24
\inst1|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~32_combout\ = (\inst1|Add0~4_combout\ & ((\inst1|Add0~3_combout\ & (\inst1|Add0~31\ & VCC)) # (!\inst1|Add0~3_combout\ & (!\inst1|Add0~31\)))) # (!\inst1|Add0~4_combout\ & ((\inst1|Add0~3_combout\ & (!\inst1|Add0~31\)) # 
-- (!\inst1|Add0~3_combout\ & ((\inst1|Add0~31\) # (GND)))))
-- \inst1|Add0~33\ = CARRY((\inst1|Add0~4_combout\ & (!\inst1|Add0~3_combout\ & !\inst1|Add0~31\)) # (!\inst1|Add0~4_combout\ & ((!\inst1|Add0~31\) # (!\inst1|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~4_combout\,
	datab => \inst1|Add0~3_combout\,
	datad => VCC,
	cin => \inst1|Add0~31\,
	combout => \inst1|Add0~32_combout\,
	cout => \inst1|Add0~33\);

-- Location: LCCOMB_X22_Y22_N18
\inst1|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux4~1_combout\ = (\inst1|Add0~0_combout\ & ((\inst1|R\(6)) # ((\inst1|S\(6))))) # (!\inst1|Add0~0_combout\ & (((\inst1|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(6),
	datab => \inst1|S\(6),
	datac => \inst1|Add0~0_combout\,
	datad => \inst1|Add0~32_combout\,
	combout => \inst1|Mux4~1_combout\);

-- Location: LCCOMB_X22_Y22_N8
\inst1|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux4~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst1|Mux4~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(6),
	datac => \inst1|Mux4~0_combout\,
	datad => \inst1|Mux4~1_combout\,
	combout => \inst1|Mux4~2_combout\);

-- Location: FF_X22_Y22_N9
\inst1|Yupa_interno[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|Mux4~2_combout\,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Yupa_interno\(6));

-- Location: M9K_X33_Y21_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a54\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y16_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a62\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N26
\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~16_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\))) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~16_combout\);

-- Location: M9K_X53_Y22_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y15_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N10
\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~13_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~13_combout\);

-- Location: M9K_X33_Y19_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y36_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N24
\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~12_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\))) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~12_combout\);

-- Location: LCCOMB_X31_Y20_N4
\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~14_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~13_combout\) # 
-- (\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~13_combout\,
	datac => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~12_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~14_combout\);

-- Location: M9K_X53_Y20_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a46\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y13_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a38\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y20_N18
\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~15_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~15_combout\);

-- Location: LCCOMB_X31_Y20_N16
\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~17_combout\ = (\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~14_combout\) # ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~16_combout\) 
-- # (\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~16_combout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~14_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~15_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~17_combout\);

-- Location: LCCOMB_X32_Y20_N0
\inst6|mem~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~42_combout\ = !\inst6|data[6]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[6]~24_combout\,
	combout => \inst6|mem~42_combout\);

-- Location: FF_X32_Y20_N1
\inst6|mem~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	d => \inst6|mem~42_combout\,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~32_q\);

-- Location: LCCOMB_X32_Y20_N6
\inst6|data[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[6]~22_combout\ = ((\inst6|mem~25_q\ & (\inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~17_combout\)) # (!\inst6|mem~25_q\ & ((!\inst6|mem~32_q\)))) # (!\inst6|MEM_READ~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem~25_q\,
	datab => \inst6|MEM_READ~0_combout\,
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[6]~17_combout\,
	datad => \inst6|mem~32_q\,
	combout => \inst6|data[6]~22_combout\);

-- Location: LCCOMB_X32_Y20_N8
\inst6|data[6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[6]~23_combout\ = (\inst6|data[6]~22_combout\ & (((\inst1|Yupa_2[6]~19_combout\) # (!\inst7|inst2|nRW~q\)) # (!\inst7|inst2|BD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datab => \inst7|inst2|nRW~q\,
	datac => \inst1|Yupa_2[6]~19_combout\,
	datad => \inst6|data[6]~22_combout\,
	combout => \inst6|data[6]~23_combout\);

-- Location: LCCOMB_X32_Y20_N22
\inst6|data[6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[6]~24_combout\ = ((\inst6|data[6]~23_combout\ & ((\bufferBaja|PortR~0_combout\) # (\inst5|inst8[6]~12_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferBaja|PortR~0_combout\,
	datab => \inst6|data[6]~23_combout\,
	datac => \inst6|data[0]~17_combout\,
	datad => \inst5|inst8[6]~12_combout\,
	combout => \inst6|data[6]~24_combout\);

-- Location: LCCOMB_X21_Y23_N26
\inst1|Yupa_2[6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[6]~18_combout\ = (\bufferAlta|PortR~1_combout\ & (\inst6|data[6]~24_combout\ & ((\inst1|Yupa_interno\(6)) # (!\inst7|inst2|nOEUPA~q\)))) # (!\bufferAlta|PortR~1_combout\ & ((\inst1|Yupa_interno\(6)) # ((!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferAlta|PortR~1_combout\,
	datab => \inst1|Yupa_interno\(6),
	datac => \inst6|data[6]~24_combout\,
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa_2[6]~18_combout\);

-- Location: LCCOMB_X20_Y21_N6
\inst1|Yupa_2[6]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[6]~15_combout\ = ((\Y|data_out\(14)) # (!\inst7|inst2|nEX1~q\)) # (!\Y|TRI_STATE_C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|TRI_STATE_C~0_combout\,
	datac => \inst7|inst2|nEX1~q\,
	datad => \Y|data_out\(14),
	combout => \inst1|Yupa_2[6]~15_combout\);

-- Location: LCCOMB_X21_Y19_N22
\inst1|Yupa_2[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[6]~14_combout\ = (\PC|data_out\(14) & (((\AUX|data_out\(14))) # (!\AUX|TRI_STATE_C~0_combout\))) # (!\PC|data_out\(14) & (!\PC|TRI_STATE_C~0_combout\ & ((\AUX|data_out\(14)) # (!\AUX|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(14),
	datab => \AUX|TRI_STATE_C~0_combout\,
	datac => \PC|TRI_STATE_C~0_combout\,
	datad => \AUX|data_out\(14),
	combout => \inst1|Yupa_2[6]~14_combout\);

-- Location: LCCOMB_X20_Y21_N8
\inst1|Yupa_2[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[6]~16_combout\ = (\inst1|Yupa_2[6]~15_combout\ & (\inst1|Yupa_2[6]~14_combout\ & ((\ACCB|data_out\(6)) # (\ACCB|B[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[6]~15_combout\,
	datab => \ACCB|data_out\(6),
	datac => \ACCB|B[7]~1_combout\,
	datad => \inst1|Yupa_2[6]~14_combout\,
	combout => \inst1|Yupa_2[6]~16_combout\);

-- Location: LCCOMB_X20_Y21_N12
\inst1|Yupa_2[6]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[6]~19_combout\ = ((\inst1|Yupa_2[6]~17_combout\ & (\inst1|Yupa_2[6]~18_combout\ & \inst1|Yupa_2[6]~16_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[6]~17_combout\,
	datab => \inst1|Yupa_2[6]~18_combout\,
	datac => \inst1|Yupa_2[6]~16_combout\,
	datad => \inst1|Yupa_2[7]~12_combout\,
	combout => \inst1|Yupa_2[6]~19_combout\);

-- Location: LCCOMB_X21_Y21_N22
\ACCB|data_out[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[6]~2_combout\ = (\inst7|inst2|EB\(0) & (((\inst5|inst8[6]~12_combout\)))) # (!\inst7|inst2|EB\(0) & ((\inst7|inst2|EB\(1) & ((\inst1|Yupa_2[6]~19_combout\))) # (!\inst7|inst2|EB\(1) & (\inst5|inst8[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datab => \inst7|inst2|EB\(1),
	datac => \inst5|inst8[6]~12_combout\,
	datad => \inst1|Yupa_2[6]~19_combout\,
	combout => \ACCB|data_out[6]~2_combout\);

-- Location: FF_X21_Y21_N23
\ACCB|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[6]~2_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(6));

-- Location: LCCOMB_X21_Y21_N20
\ACCB|A[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[6]~2_combout\ = (\ACCB|data_out\(6)) # ((\inst7|inst2|nWB~q\) # ((\inst7|inst2|EB\(1)) # (!\inst7|inst2|EB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|data_out\(6),
	datab => \inst7|inst2|nWB~q\,
	datac => \inst7|inst2|EB\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|A[6]~2_combout\);

-- Location: LCCOMB_X23_Y21_N26
\inst5|inst8[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[6]~8_combout\ = (\inst5|inst8[6]~7_combout\ & (\ACCB|A[6]~2_combout\ & ((\Y|data_out\(6)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst8[6]~7_combout\,
	datab => \Y|data_out\(6),
	datac => \ACCB|A[6]~2_combout\,
	datad => \Y|TRI_STATE_D~0_combout\,
	combout => \inst5|inst8[6]~8_combout\);

-- Location: LCCOMB_X19_Y24_N26
\ACCA|A[6]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|A[6]~1_combout\ = (\ACCA|data_out\(6)) # ((\inst7|inst2|EA\(1)) # ((\inst7|inst2|nWA~q\) # (!\inst7|inst2|EA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(6),
	datab => \inst7|inst2|EA\(1),
	datac => \inst7|inst2|nWA~q\,
	datad => \inst7|inst2|EA\(0),
	combout => \ACCA|A[6]~1_combout\);

-- Location: LCCOMB_X19_Y24_N20
\inst5|inst8[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[6]~9_combout\ = (\ACCA|A[6]~1_combout\ & (((\X|data_out\(6)) # (!\inst7|inst2|nEX0~q\)) # (!\X|TRI_STATE_C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|TRI_STATE_C~0_combout\,
	datab => \inst7|inst2|nEX0~q\,
	datac => \ACCA|A[6]~1_combout\,
	datad => \X|data_out\(6),
	combout => \inst5|inst8[6]~9_combout\);

-- Location: LCCOMB_X22_Y23_N24
\inst5|inst8[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[6]~10_combout\ = (!\inst7|inst2|nHB~q\ & ((\inst7|inst2|BD~q\) # ((\inst7|inst2|nRW~q\) # (\inst6|data[6]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datab => \inst7|inst2|nHB~q\,
	datac => \inst7|inst2|nRW~q\,
	datad => \inst6|data[6]~24_combout\,
	combout => \inst5|inst8[6]~10_combout\);

-- Location: LCCOMB_X19_Y24_N28
\inst5|inst8[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[6]~11_combout\ = (\inst5|inst8[6]~9_combout\ & (\inst5|inst8[6]~10_combout\ & ((\inst1|Yupa_interno\(6)) # (!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nOEUPA~q\,
	datab => \inst5|inst8[6]~9_combout\,
	datac => \inst1|Yupa_interno\(6),
	datad => \inst5|inst8[6]~10_combout\,
	combout => \inst5|inst8[6]~11_combout\);

-- Location: LCCOMB_X23_Y21_N8
\inst5|inst8[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[6]~12_combout\ = (\inst5|inst8[6]~8_combout\ & ((\inst5|inst8[6]~11_combout\) # ((!\inst1|Yupa[0]~7_combout\ & !\inst1|Yupa[0]~10_combout\)))) # (!\inst5|inst8[6]~8_combout\ & (((!\inst1|Yupa[0]~7_combout\ & !\inst1|Yupa[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst8[6]~8_combout\,
	datab => \inst5|inst8[6]~11_combout\,
	datac => \inst1|Yupa[0]~7_combout\,
	datad => \inst1|Yupa[0]~10_combout\,
	combout => \inst5|inst8[6]~12_combout\);

-- Location: LCCOMB_X23_Y21_N18
\AP|data_out~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~29_combout\ = (\inst7|inst2|AP\(0) & (((\inst5|inst8[6]~12_combout\) # (\inst7|inst2|AP\(1))))) # (!\inst7|inst2|AP\(0) & (\AP|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AP|data_out\(6),
	datac => \inst5|inst8[6]~12_combout\,
	datad => \inst7|inst2|AP\(1),
	combout => \AP|data_out~29_combout\);

-- Location: LCCOMB_X23_Y21_N16
\AP|data_out~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~30_combout\ = (\AP|data_out[10]~10_combout\ & ((\AP|data_out~29_combout\ & (\AP|data_out\(7))) # (!\AP|data_out~29_combout\ & ((\AP|data_out\(5)))))) # (!\AP|data_out[10]~10_combout\ & (((\AP|data_out~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out[10]~10_combout\,
	datab => \AP|data_out\(7),
	datac => \AP|data_out\(5),
	datad => \AP|data_out~29_combout\,
	combout => \AP|data_out~30_combout\);

-- Location: LCCOMB_X26_Y21_N0
\AP|data_out~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~31_combout\ = (\inst7|inst2|AP\(1) & ((\inst7|inst2|AP\(0) & ((\AP|data_out~30_combout\))) # (!\inst7|inst2|AP\(0) & (\AP|Add0~12_combout\)))) # (!\inst7|inst2|AP\(1) & (((\AP|data_out~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AP|Add0~12_combout\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out~30_combout\,
	combout => \AP|data_out~31_combout\);

-- Location: FF_X26_Y21_N1
\AP|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~31_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(6));

-- Location: LCCOMB_X27_Y22_N14
\AP|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~14_combout\ = (\AP|data_out\(7) & (\AP|Add0~13\ & VCC)) # (!\AP|data_out\(7) & (!\AP|Add0~13\))
-- \AP|Add0~15\ = CARRY((!\AP|data_out\(7) & !\AP|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(7),
	datad => VCC,
	cin => \AP|Add0~13\,
	combout => \AP|Add0~14_combout\,
	cout => \AP|Add0~15\);

-- Location: LCCOMB_X29_Y20_N14
\AP|data_out~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~28_combout\ = (\inst7|inst2|AP\(0) & (((\AP|data_out~27_combout\)))) # (!\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1) & ((\AP|Add0~14_combout\))) # (!\inst7|inst2|AP\(1) & (\AP|data_out~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \AP|data_out~27_combout\,
	datad => \AP|Add0~14_combout\,
	combout => \AP|data_out~28_combout\);

-- Location: FF_X29_Y20_N15
\AP|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~28_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(7));

-- Location: LCCOMB_X27_Y22_N16
\AP|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~16_combout\ = (\AP|data_out\(8) & ((GND) # (!\AP|Add0~15\))) # (!\AP|data_out\(8) & (\AP|Add0~15\ $ (GND)))
-- \AP|Add0~17\ = CARRY((\AP|data_out\(8)) # (!\AP|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(8),
	datad => VCC,
	cin => \AP|Add0~15\,
	combout => \AP|Add0~16_combout\,
	cout => \AP|Add0~17\);

-- Location: LCCOMB_X29_Y20_N28
\AP|data_out~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~23_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # ((\inst1|Yupa_2[0]~49_combout\)))) # (!\inst7|inst2|AP\(0) & (((\AP|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \AP|Add0~16_combout\,
	datac => \inst7|inst2|AP\(0),
	datad => \inst1|Yupa_2[0]~49_combout\,
	combout => \AP|data_out~23_combout\);

-- Location: LCCOMB_X29_Y20_N12
\AP|data_out~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~24_combout\ = (\AP|data_out[10]~10_combout\ & ((\AP|data_out~23_combout\ & (\AP|data_out\(9))) # (!\AP|data_out~23_combout\ & ((\AP|data_out\(7)))))) # (!\AP|data_out[10]~10_combout\ & (((\AP|data_out~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(9),
	datab => \AP|data_out\(7),
	datac => \AP|data_out[10]~10_combout\,
	datad => \AP|data_out~23_combout\,
	combout => \AP|data_out~24_combout\);

-- Location: FF_X29_Y20_N13
\AP|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~24_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(8));

-- Location: LCCOMB_X27_Y22_N18
\AP|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~18_combout\ = (\AP|data_out\(9) & (\AP|Add0~17\ & VCC)) # (!\AP|data_out\(9) & (!\AP|Add0~17\))
-- \AP|Add0~19\ = CARRY((!\AP|data_out\(9) & !\AP|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(9),
	datad => VCC,
	cin => \AP|Add0~17\,
	combout => \AP|Add0~18_combout\,
	cout => \AP|Add0~19\);

-- Location: LCCOMB_X24_Y21_N0
\AP|data_out~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~22_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~21_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~21_combout\ & (\AP|data_out\(10))) # (!\AP|data_out~21_combout\ & ((\AP|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out[10]~6_combout\,
	datab => \AP|data_out\(10),
	datac => \AP|data_out~21_combout\,
	datad => \AP|Add0~18_combout\,
	combout => \AP|data_out~22_combout\);

-- Location: FF_X24_Y21_N1
\AP|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~22_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(9));

-- Location: LCCOMB_X27_Y22_N20
\AP|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~20_combout\ = (\AP|data_out\(10) & ((GND) # (!\AP|Add0~19\))) # (!\AP|data_out\(10) & (\AP|Add0~19\ $ (GND)))
-- \AP|Add0~21\ = CARRY((\AP|data_out\(10)) # (!\AP|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(10),
	datad => VCC,
	cin => \AP|Add0~19\,
	combout => \AP|Add0~20_combout\,
	cout => \AP|Add0~21\);

-- Location: LCCOMB_X25_Y22_N28
\AP|data_out~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~19_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # ((\inst1|Yupa_2[2]~39_combout\)))) # (!\inst7|inst2|AP\(0) & (((\AP|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \AP|Add0~20_combout\,
	datad => \inst1|Yupa_2[2]~39_combout\,
	combout => \AP|data_out~19_combout\);

-- Location: LCCOMB_X25_Y22_N20
\AP|data_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~20_combout\ = (\AP|data_out[10]~10_combout\ & ((\AP|data_out~19_combout\ & ((\AP|data_out\(11)))) # (!\AP|data_out~19_combout\ & (\AP|data_out\(9))))) # (!\AP|data_out[10]~10_combout\ & (((\AP|data_out~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(9),
	datab => \AP|data_out\(11),
	datac => \AP|data_out[10]~10_combout\,
	datad => \AP|data_out~19_combout\,
	combout => \AP|data_out~20_combout\);

-- Location: FF_X25_Y22_N21
\AP|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~20_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(10));

-- Location: LCCOMB_X27_Y22_N22
\AP|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~22_combout\ = (\AP|data_out\(11) & (\AP|Add0~21\ & VCC)) # (!\AP|data_out\(11) & (!\AP|Add0~21\))
-- \AP|Add0~23\ = CARRY((!\AP|data_out\(11) & !\AP|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AP|data_out\(11),
	datad => VCC,
	cin => \AP|Add0~21\,
	combout => \AP|Add0~22_combout\,
	cout => \AP|Add0~23\);

-- Location: LCCOMB_X22_Y20_N18
\AP|data_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~17_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # (\inst1|Yupa_2[3]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst1|Yupa_2[3]~34_combout\,
	datad => \inst7|inst2|AP\(0),
	combout => \AP|data_out~17_combout\);

-- Location: LCCOMB_X22_Y20_N28
\AP|data_out~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~18_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~17_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~17_combout\ & ((\AP|data_out\(12)))) # (!\AP|data_out~17_combout\ & (\AP|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|Add0~22_combout\,
	datab => \AP|data_out\(12),
	datac => \AP|data_out[10]~6_combout\,
	datad => \AP|data_out~17_combout\,
	combout => \AP|data_out~18_combout\);

-- Location: FF_X22_Y20_N29
\AP|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~18_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(11));

-- Location: LCCOMB_X27_Y22_N24
\AP|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|Add0~24_combout\ = (\AP|data_out\(12) & ((GND) # (!\AP|Add0~23\))) # (!\AP|data_out\(12) & (\AP|Add0~23\ $ (GND)))
-- \AP|Add0~25\ = CARRY((\AP|data_out\(12)) # (!\AP|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(12),
	datad => VCC,
	cin => \AP|Add0~23\,
	combout => \AP|Add0~24_combout\,
	cout => \AP|Add0~25\);

-- Location: LCCOMB_X27_Y20_N20
\AP|data_out~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~15_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # ((\inst1|Yupa_2[4]~29_combout\)))) # (!\inst7|inst2|AP\(0) & (((\AP|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|AP\(0),
	datac => \AP|Add0~24_combout\,
	datad => \inst1|Yupa_2[4]~29_combout\,
	combout => \AP|data_out~15_combout\);

-- Location: LCCOMB_X27_Y20_N22
\AP|data_out~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~16_combout\ = (\AP|data_out[10]~10_combout\ & ((\AP|data_out~15_combout\ & ((\AP|data_out\(13)))) # (!\AP|data_out~15_combout\ & (\AP|data_out\(11))))) # (!\AP|data_out[10]~10_combout\ & (((\AP|data_out~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(11),
	datab => \AP|data_out\(13),
	datac => \AP|data_out[10]~10_combout\,
	datad => \AP|data_out~15_combout\,
	combout => \AP|data_out~16_combout\);

-- Location: FF_X27_Y20_N23
\AP|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~16_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(12));

-- Location: LCCOMB_X27_Y20_N30
\AP|data_out~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~13_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # (\inst1|Yupa_2[5]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|AP\(0),
	datad => \inst1|Yupa_2[5]~24_combout\,
	combout => \AP|data_out~13_combout\);

-- Location: LCCOMB_X27_Y20_N24
\AP|data_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~14_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~13_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~13_combout\ & ((\AP|data_out\(14)))) # (!\AP|data_out~13_combout\ & (\AP|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out[10]~6_combout\,
	datab => \AP|Add0~26_combout\,
	datac => \AP|data_out~13_combout\,
	datad => \AP|data_out\(14),
	combout => \AP|data_out~14_combout\);

-- Location: FF_X27_Y20_N25
\AP|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~14_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(13));

-- Location: LCCOMB_X27_Y20_N28
\AP|data_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~11_combout\ = (\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1)) # ((\inst1|Yupa_2[6]~19_combout\)))) # (!\inst7|inst2|AP\(0) & (((\AP|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|AP\(0),
	datac => \AP|Add0~28_combout\,
	datad => \inst1|Yupa_2[6]~19_combout\,
	combout => \AP|data_out~11_combout\);

-- Location: LCCOMB_X26_Y20_N28
\AP|data_out~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~12_combout\ = (\AP|data_out[10]~10_combout\ & ((\AP|data_out~11_combout\ & ((\AP|data_out\(15)))) # (!\AP|data_out~11_combout\ & (\AP|data_out\(13))))) # (!\AP|data_out[10]~10_combout\ & (((\AP|data_out~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out[10]~10_combout\,
	datab => \AP|data_out\(13),
	datac => \AP|data_out\(15),
	datad => \AP|data_out~11_combout\,
	combout => \AP|data_out~12_combout\);

-- Location: FF_X26_Y20_N29
\AP|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~12_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AP|data_out[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(14));

-- Location: LCCOMB_X26_Y20_N26
\ENTRADA~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~7_combout\ = (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & (!\inst7|inst2|AP\(0) & \AP|data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out\(14),
	combout => \ENTRADA~7_combout\);

-- Location: LCCOMB_X26_Y20_N16
\ENTRADA~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~6_combout\ = (\AUX|data_out\(14) & ((\inst7|inst2|AP\(1)) # ((\inst7|inst2|AP\(0)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AUX|data_out\(14),
	combout => \ENTRADA~6_combout\);

-- Location: LCCOMB_X26_Y20_N20
\ENTRADA~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~8_combout\ = (\PC|TRI_STATE_E~0_combout\ & (((\PC|data_out\(14))))) # (!\PC|TRI_STATE_E~0_combout\ & ((\ENTRADA~7_combout\) # ((\ENTRADA~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ENTRADA~7_combout\,
	datab => \PC|data_out\(14),
	datac => \PC|TRI_STATE_E~0_combout\,
	datad => \ENTRADA~6_combout\,
	combout => \ENTRADA~8_combout\);

-- Location: LCCOMB_X32_Y20_N30
\inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\ = \ENTRADA~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~8_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\);

-- Location: FF_X32_Y20_N31
\inst6|mem_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1));

-- Location: M9K_X5_Y22_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X5_Y16_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y20_N30
\inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~18_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~18_combout\);

-- Location: M9K_X5_Y20_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a61\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X5_Y19_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a45\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y20_N14
\inst6|data[5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[5]~25_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & (\inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & 
-- ((\inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\))))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	combout => \inst6|data[5]~25_combout\);

-- Location: M9K_X5_Y17_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a37\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X5_Y15_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a53\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y20_N4
\inst6|data[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[5]~26_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|data[5]~25_combout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|data[5]~25_combout\ & 
-- ((\inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\))) # (!\inst6|data[5]~25_combout\ & (\inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|data[5]~25_combout\,
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	combout => \inst6|data[5]~26_combout\);

-- Location: M9K_X5_Y23_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X5_Y12_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X6_Y20_N16
\inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~19_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~19_combout\);

-- Location: LCCOMB_X6_Y20_N2
\inst6|data[5]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[5]~27_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & (((\inst6|data[5]~26_combout\)))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~18_combout\) # 
-- ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~18_combout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|data[5]~26_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[5]~19_combout\,
	combout => \inst6|data[5]~27_combout\);

-- Location: LCCOMB_X6_Y20_N24
\inst6|data[5]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[5]~52_combout\ = ((\inst6|mem~25_q\ & ((\inst6|data[5]~27_combout\))) # (!\inst6|mem~25_q\ & (\inst6|mem~31_q\))) # (!\inst7|inst2|nAS~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem~25_q\,
	datab => \inst7|inst2|nAS~q\,
	datac => \inst6|mem~31_q\,
	datad => \inst6|data[5]~27_combout\,
	combout => \inst6|data[5]~52_combout\);

-- Location: LCCOMB_X6_Y20_N28
\inst6|data[5]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[5]~53_combout\ = (\inst7|inst2|nRW~q\ & ((\inst1|Yupa_2[5]~24_combout\) # ((!\inst7|inst2|BD~q\)))) # (!\inst7|inst2|nRW~q\ & (((\inst6|data[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nRW~q\,
	datab => \inst1|Yupa_2[5]~24_combout\,
	datac => \inst7|inst2|BD~q\,
	datad => \inst6|data[5]~52_combout\,
	combout => \inst6|data[5]~53_combout\);

-- Location: LCCOMB_X6_Y20_N20
\inst6|data[5]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[5]~28_combout\ = ((\inst6|data[5]~53_combout\ & ((\bufferBaja|PortR~0_combout\) # (\inst1|Yupa[5]~17_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferBaja|PortR~0_combout\,
	datab => \inst6|data[0]~17_combout\,
	datac => \inst1|Yupa[5]~17_combout\,
	datad => \inst6|data[5]~53_combout\,
	combout => \inst6|data[5]~28_combout\);

-- Location: FF_X24_Y22_N27
\inst1|Yupa_interno[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|Mux5~2_combout\,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Yupa_interno\(5));

-- Location: LCCOMB_X21_Y23_N12
\inst1|Yupa_2[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[5]~23_combout\ = (\bufferAlta|PortR~1_combout\ & (\inst6|data[5]~28_combout\ & ((\inst1|Yupa_interno\(5)) # (!\inst7|inst2|nOEUPA~q\)))) # (!\bufferAlta|PortR~1_combout\ & (((\inst1|Yupa_interno\(5)) # (!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferAlta|PortR~1_combout\,
	datab => \inst6|data[5]~28_combout\,
	datac => \inst1|Yupa_interno\(5),
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa_2[5]~23_combout\);

-- Location: LCCOMB_X21_Y23_N10
\inst1|Yupa_2[5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[5]~24_combout\ = ((\inst1|Yupa_2[5]~23_combout\ & (\inst1|Yupa_2[5]~21_combout\ & \inst1|Yupa_2[5]~22_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[5]~23_combout\,
	datab => \inst1|Yupa_2[5]~21_combout\,
	datac => \inst1|Yupa_2[5]~22_combout\,
	datad => \inst1|Yupa_2[7]~12_combout\,
	combout => \inst1|Yupa_2[5]~24_combout\);

-- Location: LCCOMB_X19_Y24_N18
\ACCA|data_out[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[5]~3_combout\ = (\inst7|inst2|EA\(0) & (((\inst1|Yupa[5]~17_combout\)))) # (!\inst7|inst2|EA\(0) & ((\inst7|inst2|EA\(1) & ((\inst1|Yupa_2[5]~24_combout\))) # (!\inst7|inst2|EA\(1) & (\inst1|Yupa[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \inst1|Yupa[5]~17_combout\,
	datad => \inst1|Yupa_2[5]~24_combout\,
	combout => \ACCA|data_out[5]~3_combout\);

-- Location: FF_X19_Y24_N19
\ACCA|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[5]~3_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(5));

-- Location: LCCOMB_X19_Y23_N6
\inst1|Yupa[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[5]~14_combout\ = ((\inst7|inst2|nWA~q\) # ((\ACCA|data_out\(5)) # (\inst7|inst2|EA\(1)))) # (!\inst7|inst2|EA\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|nWA~q\,
	datac => \ACCA|data_out\(5),
	datad => \inst7|inst2|EA\(1),
	combout => \inst1|Yupa[5]~14_combout\);

-- Location: LCCOMB_X19_Y23_N12
\inst1|Yupa[5]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[5]~15_combout\ = (\inst1|Yupa[5]~14_combout\ & (((\X|data_out\(5)) # (!\X|TRI_STATE_C~0_combout\)) # (!\inst7|inst2|nEX0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEX0~q\,
	datab => \X|TRI_STATE_C~0_combout\,
	datac => \X|data_out\(5),
	datad => \inst1|Yupa[5]~14_combout\,
	combout => \inst1|Yupa[5]~15_combout\);

-- Location: LCCOMB_X18_Y23_N28
\inst1|Yupa[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[5]~13_combout\ = (\bufferAlta|PortR~0_combout\ & (\inst6|data[5]~28_combout\ & ((\inst1|Yupa_interno\(5)) # (!\inst7|inst2|nOEUPA~q\)))) # (!\bufferAlta|PortR~0_combout\ & (((\inst1|Yupa_interno\(5))) # (!\inst7|inst2|nOEUPA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferAlta|PortR~0_combout\,
	datab => \inst7|inst2|nOEUPA~q\,
	datac => \inst1|Yupa_interno\(5),
	datad => \inst6|data[5]~28_combout\,
	combout => \inst1|Yupa[5]~13_combout\);

-- Location: LCCOMB_X16_Y20_N16
\inst7|inst1|mem~583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~583_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~583_combout\);

-- Location: LCCOMB_X20_Y18_N2
\inst7|inst1|mem~584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~584_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~759_combout\ & \inst7|inst1|mem~583_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst1|mem~759_combout\,
	datad => \inst7|inst1|mem~583_combout\,
	combout => \inst7|inst1|mem~584_combout\);

-- Location: FF_X20_Y18_N3
\inst7|inst2|CH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~584_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|CH~q\);

-- Location: FF_X25_Y20_N5
\inst5|inst5|valor_interno\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_CH~q\,
	asdata => \inst1|Banderas\(4),
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst5|valor_interno~q\);

-- Location: LCCOMB_X19_Y23_N22
\inst1|Yupa[5]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[5]~16_combout\ = (\inst1|Yupa[5]~15_combout\ & (\inst1|Yupa[5]~13_combout\ & ((\inst5|inst5|valor_interno~q\) # (!\inst7|inst2|nHB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[5]~15_combout\,
	datab => \inst1|Yupa[5]~13_combout\,
	datac => \inst5|inst5|valor_interno~q\,
	datad => \inst7|inst2|nHB~q\,
	combout => \inst1|Yupa[5]~16_combout\);

-- Location: LCCOMB_X21_Y21_N18
\ACCB|A[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[5]~3_combout\ = ((\inst7|inst2|nWB~q\) # ((\ACCB|data_out\(5)) # (\inst7|inst2|EB\(1)))) # (!\inst7|inst2|EB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datab => \inst7|inst2|nWB~q\,
	datac => \ACCB|data_out\(5),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|A[5]~3_combout\);

-- Location: LCCOMB_X26_Y21_N30
\inst1|Yupa[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[5]~11_combout\ = (\AUX|data_out\(5) & ((\PC|data_out\(5)) # ((!\PC|TRI_STATE_D~0_combout\)))) # (!\AUX|data_out\(5) & (!\AUX|TRI_STATE_D~0_combout\ & ((\PC|data_out\(5)) # (!\PC|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(5),
	datab => \PC|data_out\(5),
	datac => \AUX|TRI_STATE_D~0_combout\,
	datad => \PC|TRI_STATE_D~0_combout\,
	combout => \inst1|Yupa[5]~11_combout\);

-- Location: LCCOMB_X17_Y20_N4
\inst1|Yupa[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[5]~12_combout\ = (\ACCB|A[5]~3_combout\ & (\inst1|Yupa[5]~11_combout\ & ((\Y|data_out\(5)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(5),
	datab => \Y|TRI_STATE_D~0_combout\,
	datac => \ACCB|A[5]~3_combout\,
	datad => \inst1|Yupa[5]~11_combout\,
	combout => \inst1|Yupa[5]~12_combout\);

-- Location: LCCOMB_X17_Y20_N22
\inst1|Yupa[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[5]~17_combout\ = (\inst1|Yupa[0]~10_combout\ & (\inst1|Yupa[5]~16_combout\ & (\inst1|Yupa[5]~12_combout\))) # (!\inst1|Yupa[0]~10_combout\ & (((\inst1|Yupa[5]~16_combout\ & \inst1|Yupa[5]~12_combout\)) # (!\inst1|Yupa[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~10_combout\,
	datab => \inst1|Yupa[5]~16_combout\,
	datac => \inst1|Yupa[5]~12_combout\,
	datad => \inst1|Yupa[0]~7_combout\,
	combout => \inst1|Yupa[5]~17_combout\);

-- Location: LCCOMB_X15_Y24_N0
\X|data_out[5]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[5]~39_combout\ = (!\X|data_out~2_combout\ & ((\X|data_out[5]~38_combout\) # ((\X|data_out[7]~27_combout\ & \inst1|Yupa[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~27_combout\,
	datab => \X|data_out[5]~38_combout\,
	datac => \X|data_out~2_combout\,
	datad => \inst1|Yupa[5]~17_combout\,
	combout => \X|data_out[5]~39_combout\);

-- Location: LCCOMB_X15_Y24_N6
\X|data_out[5]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[5]~41_combout\ = (\X|data_out[5]~39_combout\) # ((\X|Add0~10_combout\ & ((\X|data_out[7]~29_combout\) # (\X|data_out[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~29_combout\,
	datab => \X|Add0~10_combout\,
	datac => \X|data_out[5]~40_combout\,
	datad => \X|data_out[5]~39_combout\,
	combout => \X|data_out[5]~41_combout\);

-- Location: FF_X15_Y24_N7
\X|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out[5]~41_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(5));

-- Location: LCCOMB_X16_Y24_N12
\X|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~12_combout\ = ((\Y|Equal7~0_combout\ $ (\X|data_out\(6) $ (\X|Add0~11\)))) # (GND)
-- \X|Add0~13\ = CARRY((\Y|Equal7~0_combout\ & (\X|data_out\(6) & !\X|Add0~11\)) # (!\Y|Equal7~0_combout\ & ((\X|data_out\(6)) # (!\X|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \X|data_out\(6),
	datad => VCC,
	cin => \X|Add0~11\,
	combout => \X|Add0~12_combout\,
	cout => \X|Add0~13\);

-- Location: LCCOMB_X15_Y24_N22
\X|data_out[6]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[6]~35_combout\ = (\X|data_out[9]~0_combout\ & ((\inst7|inst2|X\(0) & (\X|data_out\(7))) # (!\inst7|inst2|X\(0) & ((\X|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(0),
	datab => \X|data_out[9]~0_combout\,
	datac => \X|data_out\(7),
	datad => \X|data_out\(5),
	combout => \X|data_out[6]~35_combout\);

-- Location: LCCOMB_X15_Y24_N12
\X|data_out[6]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[6]~32_combout\ = (\inst7|inst2|X\(2) & (!\X|Add0~12_combout\ & \inst7|inst2|X\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(2),
	datab => \X|Add0~12_combout\,
	datad => \inst7|inst2|X\(1),
	combout => \X|data_out[6]~32_combout\);

-- Location: LCCOMB_X15_Y24_N14
\X|data_out[6]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[6]~33_combout\ = (\X|data_out[6]~32_combout\ & ((\X|data_out[7]~1_combout\ & ((\X|data_out\(7)))) # (!\X|data_out[7]~1_combout\ & (\X|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[6]~32_combout\,
	datab => \X|data_out\(5),
	datac => \X|data_out\(7),
	datad => \X|data_out[7]~1_combout\,
	combout => \X|data_out[6]~33_combout\);

-- Location: LCCOMB_X15_Y24_N28
\X|data_out[6]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[6]~34_combout\ = (!\X|data_out~2_combout\ & ((\X|data_out[6]~33_combout\) # ((\X|data_out[7]~27_combout\ & \inst5|inst8[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~27_combout\,
	datab => \X|data_out[6]~33_combout\,
	datac => \X|data_out~2_combout\,
	datad => \inst5|inst8[6]~12_combout\,
	combout => \X|data_out[6]~34_combout\);

-- Location: LCCOMB_X15_Y24_N20
\X|data_out[6]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[6]~36_combout\ = (\X|data_out[6]~34_combout\) # ((\X|Add0~12_combout\ & ((\X|data_out[7]~29_combout\) # (\X|data_out[6]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~29_combout\,
	datab => \X|Add0~12_combout\,
	datac => \X|data_out[6]~35_combout\,
	datad => \X|data_out[6]~34_combout\,
	combout => \X|data_out[6]~36_combout\);

-- Location: FF_X15_Y24_N21
\X|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out[6]~36_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(6));

-- Location: LCCOMB_X18_Y24_N0
\X|data_out[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~30_combout\ = (\X|data_out[9]~0_combout\ & ((\inst7|inst2|X\(0) & (\X|data_out\(8))) # (!\inst7|inst2|X\(0) & ((\X|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(8),
	datab => \X|data_out[9]~0_combout\,
	datac => \X|data_out\(6),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[7]~30_combout\);

-- Location: LCCOMB_X16_Y24_N14
\X|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~14_combout\ = (\Y|Equal7~0_combout\ & ((\X|data_out\(7) & (!\X|Add0~13\)) # (!\X|data_out\(7) & ((\X|Add0~13\) # (GND))))) # (!\Y|Equal7~0_combout\ & ((\X|data_out\(7) & (\X|Add0~13\ & VCC)) # (!\X|data_out\(7) & (!\X|Add0~13\))))
-- \X|Add0~15\ = CARRY((\Y|Equal7~0_combout\ & ((!\X|Add0~13\) # (!\X|data_out\(7)))) # (!\Y|Equal7~0_combout\ & (!\X|data_out\(7) & !\X|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Equal7~0_combout\,
	datab => \X|data_out\(7),
	datad => VCC,
	cin => \X|Add0~13\,
	combout => \X|Add0~14_combout\,
	cout => \X|Add0~15\);

-- Location: LCCOMB_X18_Y24_N10
\X|data_out[7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~25_combout\ = (\inst7|inst2|X\(1) & (\inst7|inst2|X\(2) & !\X|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	datad => \X|Add0~14_combout\,
	combout => \X|data_out[7]~25_combout\);

-- Location: LCCOMB_X18_Y24_N26
\X|data_out[7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~26_combout\ = (\X|data_out[7]~25_combout\ & ((\X|data_out[7]~1_combout\ & (\X|data_out\(8))) # (!\X|data_out[7]~1_combout\ & ((\X|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(8),
	datab => \X|data_out\(6),
	datac => \X|data_out[7]~1_combout\,
	datad => \X|data_out[7]~25_combout\,
	combout => \X|data_out[7]~26_combout\);

-- Location: LCCOMB_X17_Y24_N4
\X|data_out[7]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~28_combout\ = (!\X|data_out~2_combout\ & ((\X|data_out[7]~26_combout\) # ((\X|data_out[7]~27_combout\ & \inst5|inst8[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out~2_combout\,
	datab => \X|data_out[7]~26_combout\,
	datac => \X|data_out[7]~27_combout\,
	datad => \inst5|inst8[7]~6_combout\,
	combout => \X|data_out[7]~28_combout\);

-- Location: LCCOMB_X17_Y24_N0
\X|data_out[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[7]~31_combout\ = (\X|data_out[7]~28_combout\) # ((\X|Add0~14_combout\ & ((\X|data_out[7]~29_combout\) # (\X|data_out[7]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~29_combout\,
	datab => \X|data_out[7]~30_combout\,
	datac => \X|data_out[7]~28_combout\,
	datad => \X|Add0~14_combout\,
	combout => \X|data_out[7]~31_combout\);

-- Location: FF_X17_Y24_N1
\X|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out[7]~31_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(7));

-- Location: LCCOMB_X16_Y24_N16
\X|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~16_combout\ = ((\X|data_out\(8) $ (\Y|Equal7~0_combout\ $ (\X|Add0~15\)))) # (GND)
-- \X|Add0~17\ = CARRY((\X|data_out\(8) & ((!\X|Add0~15\) # (!\Y|Equal7~0_combout\))) # (!\X|data_out\(8) & (!\Y|Equal7~0_combout\ & !\X|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(8),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \X|Add0~15\,
	combout => \X|Add0~16_combout\,
	cout => \X|Add0~17\);

-- Location: LCCOMB_X20_Y23_N2
\X|data_out~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~23_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[9]~7_combout\) # ((\X|data_out\(7))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[9]~7_combout\ & ((\inst1|Yupa_2[0]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \X|data_out\(7),
	datad => \inst1|Yupa_2[0]~49_combout\,
	combout => \X|data_out~23_combout\);

-- Location: LCCOMB_X20_Y23_N26
\X|data_out~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~24_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~23_combout\ & ((\X|data_out\(9)))) # (!\X|data_out~23_combout\ & (\X|Add0~16_combout\)))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|Add0~16_combout\,
	datab => \X|data_out\(9),
	datac => \X|data_out[9]~7_combout\,
	datad => \X|data_out~23_combout\,
	combout => \X|data_out~24_combout\);

-- Location: LCCOMB_X18_Y24_N4
\X|data_out[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out[8]~10_combout\ = (!\inst10|data_out~combout\ & ((\inst7|inst2|X\(2)) # (\inst7|inst2|X\(1) $ (\inst7|inst2|X\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|data_out~combout\,
	datab => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	datad => \inst7|inst2|X\(0),
	combout => \X|data_out[8]~10_combout\);

-- Location: FF_X20_Y23_N27
\X|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~24_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(8));

-- Location: LCCOMB_X16_Y24_N18
\X|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~18_combout\ = (\X|data_out\(9) & ((\Y|Equal7~0_combout\ & (!\X|Add0~17\)) # (!\Y|Equal7~0_combout\ & (\X|Add0~17\ & VCC)))) # (!\X|data_out\(9) & ((\Y|Equal7~0_combout\ & ((\X|Add0~17\) # (GND))) # (!\Y|Equal7~0_combout\ & (!\X|Add0~17\))))
-- \X|Add0~19\ = CARRY((\X|data_out\(9) & (\Y|Equal7~0_combout\ & !\X|Add0~17\)) # (!\X|data_out\(9) & ((\Y|Equal7~0_combout\) # (!\X|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(9),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \X|Add0~17\,
	combout => \X|Add0~18_combout\,
	cout => \X|Add0~19\);

-- Location: LCCOMB_X16_Y24_N20
\X|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~20_combout\ = ((\X|data_out\(10) $ (\Y|Equal7~0_combout\ $ (\X|Add0~19\)))) # (GND)
-- \X|Add0~21\ = CARRY((\X|data_out\(10) & ((!\X|Add0~19\) # (!\Y|Equal7~0_combout\))) # (!\X|data_out\(10) & (!\Y|Equal7~0_combout\ & !\X|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(10),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \X|Add0~19\,
	combout => \X|Add0~20_combout\,
	cout => \X|Add0~21\);

-- Location: LCCOMB_X16_Y24_N22
\X|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~22_combout\ = (\X|data_out\(11) & ((\Y|Equal7~0_combout\ & (!\X|Add0~21\)) # (!\Y|Equal7~0_combout\ & (\X|Add0~21\ & VCC)))) # (!\X|data_out\(11) & ((\Y|Equal7~0_combout\ & ((\X|Add0~21\) # (GND))) # (!\Y|Equal7~0_combout\ & (!\X|Add0~21\))))
-- \X|Add0~23\ = CARRY((\X|data_out\(11) & (\Y|Equal7~0_combout\ & !\X|Add0~21\)) # (!\X|data_out\(11) & ((\Y|Equal7~0_combout\) # (!\X|Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(11),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \X|Add0~21\,
	combout => \X|Add0~22_combout\,
	cout => \X|Add0~23\);

-- Location: LCCOMB_X16_Y24_N24
\X|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~24_combout\ = ((\X|data_out\(12) $ (\Y|Equal7~0_combout\ $ (\X|Add0~23\)))) # (GND)
-- \X|Add0~25\ = CARRY((\X|data_out\(12) & ((!\X|Add0~23\) # (!\Y|Equal7~0_combout\))) # (!\X|data_out\(12) & (!\Y|Equal7~0_combout\ & !\X|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(12),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \X|Add0~23\,
	combout => \X|Add0~24_combout\,
	cout => \X|Add0~25\);

-- Location: LCCOMB_X16_Y24_N26
\X|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~26_combout\ = (\X|data_out\(13) & ((\Y|Equal7~0_combout\ & (!\X|Add0~25\)) # (!\Y|Equal7~0_combout\ & (\X|Add0~25\ & VCC)))) # (!\X|data_out\(13) & ((\Y|Equal7~0_combout\ & ((\X|Add0~25\) # (GND))) # (!\Y|Equal7~0_combout\ & (!\X|Add0~25\))))
-- \X|Add0~27\ = CARRY((\X|data_out\(13) & (\Y|Equal7~0_combout\ & !\X|Add0~25\)) # (!\X|data_out\(13) & ((\Y|Equal7~0_combout\) # (!\X|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(13),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \X|Add0~25\,
	combout => \X|Add0~26_combout\,
	cout => \X|Add0~27\);

-- Location: LCCOMB_X16_Y24_N28
\X|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~28_combout\ = ((\X|data_out\(14) $ (\Y|Equal7~0_combout\ $ (\X|Add0~27\)))) # (GND)
-- \X|Add0~29\ = CARRY((\X|data_out\(14) & ((!\X|Add0~27\) # (!\Y|Equal7~0_combout\))) # (!\X|data_out\(14) & (!\Y|Equal7~0_combout\ & !\X|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(14),
	datab => \Y|Equal7~0_combout\,
	datad => VCC,
	cin => \X|Add0~27\,
	combout => \X|Add0~28_combout\,
	cout => \X|Add0~29\);

-- Location: LCCOMB_X16_Y24_N30
\X|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|Add0~30_combout\ = \X|data_out\(15) $ (\X|Add0~29\ $ (!\Y|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(15),
	datad => \Y|Equal7~0_combout\,
	cin => \X|Add0~29\,
	combout => \X|Add0~30_combout\);

-- Location: LCCOMB_X20_Y23_N14
\X|R15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|R15~0_combout\ = (\X|data_out\(15)) # (!\X|TRI_STATE_C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(15),
	datad => \X|TRI_STATE_C~0_combout\,
	combout => \X|R15~0_combout\);

-- Location: LCCOMB_X20_Y23_N28
\X|data_out~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~8_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[9]~7_combout\) # ((\X|data_out\(14))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[9]~7_combout\ & ((\inst1|Yupa_2[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \X|data_out\(14),
	datad => \inst1|Yupa_2[7]~13_combout\,
	combout => \X|data_out~8_combout\);

-- Location: LCCOMB_X20_Y23_N12
\X|data_out~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~9_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~8_combout\ & ((\X|R15~0_combout\))) # (!\X|data_out~8_combout\ & (\X|Add0~30_combout\)))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|Add0~30_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \X|R15~0_combout\,
	datad => \X|data_out~8_combout\,
	combout => \X|data_out~9_combout\);

-- Location: FF_X20_Y23_N13
\X|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~9_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(15));

-- Location: LCCOMB_X21_Y24_N28
\X|data_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~11_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out\(13)) # ((\X|data_out[9]~7_combout\)))) # (!\X|data_out[9]~0_combout\ & (((\inst1|Yupa_2[6]~19_combout\ & !\X|data_out[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out\(13),
	datac => \inst1|Yupa_2[6]~19_combout\,
	datad => \X|data_out[9]~7_combout\,
	combout => \X|data_out~11_combout\);

-- Location: LCCOMB_X21_Y24_N8
\X|data_out~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~12_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~11_combout\ & ((\X|data_out\(15)))) # (!\X|data_out~11_combout\ & (\X|Add0~28_combout\)))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|Add0~28_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \X|data_out\(15),
	datad => \X|data_out~11_combout\,
	combout => \X|data_out~12_combout\);

-- Location: FF_X21_Y24_N9
\X|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~12_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(14));

-- Location: LCCOMB_X20_Y23_N4
\X|data_out~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~13_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[9]~7_combout\) # ((\X|data_out\(12))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[9]~7_combout\ & (\inst1|Yupa_2[5]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \inst1|Yupa_2[5]~24_combout\,
	datad => \X|data_out\(12),
	combout => \X|data_out~13_combout\);

-- Location: LCCOMB_X20_Y23_N22
\X|data_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~14_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~13_combout\ & (\X|data_out\(14))) # (!\X|data_out~13_combout\ & ((\X|Add0~26_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~7_combout\,
	datab => \X|data_out\(14),
	datac => \X|data_out~13_combout\,
	datad => \X|Add0~26_combout\,
	combout => \X|data_out~14_combout\);

-- Location: FF_X20_Y23_N23
\X|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~14_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(13));

-- Location: LCCOMB_X20_Y23_N30
\X|data_out~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~15_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[9]~7_combout\) # ((\X|data_out\(11))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[9]~7_combout\ & (\inst1|Yupa_2[4]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \inst1|Yupa_2[4]~29_combout\,
	datad => \X|data_out\(11),
	combout => \X|data_out~15_combout\);

-- Location: LCCOMB_X20_Y23_N0
\X|data_out~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~16_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~15_combout\ & (\X|data_out\(13))) # (!\X|data_out~15_combout\ & ((\X|Add0~24_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(13),
	datab => \X|Add0~24_combout\,
	datac => \X|data_out[9]~7_combout\,
	datad => \X|data_out~15_combout\,
	combout => \X|data_out~16_combout\);

-- Location: FF_X20_Y23_N1
\X|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~16_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(12));

-- Location: LCCOMB_X22_Y20_N2
\X|data_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~17_combout\ = (\X|data_out[9]~7_combout\ & (((\X|data_out[9]~0_combout\)))) # (!\X|data_out[9]~7_combout\ & ((\X|data_out[9]~0_combout\ & (\X|data_out\(10))) # (!\X|data_out[9]~0_combout\ & ((\inst1|Yupa_2[3]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~7_combout\,
	datab => \X|data_out\(10),
	datac => \X|data_out[9]~0_combout\,
	datad => \inst1|Yupa_2[3]~34_combout\,
	combout => \X|data_out~17_combout\);

-- Location: LCCOMB_X21_Y23_N24
\X|data_out~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~18_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~17_combout\ & (\X|data_out\(12))) # (!\X|data_out~17_combout\ & ((\X|Add0~22_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(12),
	datab => \X|data_out[9]~7_combout\,
	datac => \X|Add0~22_combout\,
	datad => \X|data_out~17_combout\,
	combout => \X|data_out~18_combout\);

-- Location: FF_X21_Y23_N25
\X|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~18_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(11));

-- Location: LCCOMB_X20_Y23_N16
\X|data_out~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~19_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out\(9)) # ((\X|data_out[9]~7_combout\)))) # (!\X|data_out[9]~0_combout\ & (((!\X|data_out[9]~7_combout\ & \inst1|Yupa_2[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out\(9),
	datac => \X|data_out[9]~7_combout\,
	datad => \inst1|Yupa_2[2]~39_combout\,
	combout => \X|data_out~19_combout\);

-- Location: LCCOMB_X20_Y23_N18
\X|data_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~20_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~19_combout\ & (\X|data_out\(11))) # (!\X|data_out~19_combout\ & ((\X|Add0~20_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~7_combout\,
	datab => \X|data_out\(11),
	datac => \X|Add0~20_combout\,
	datad => \X|data_out~19_combout\,
	combout => \X|data_out~20_combout\);

-- Location: FF_X20_Y23_N19
\X|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~20_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(10));

-- Location: LCCOMB_X24_Y21_N8
\X|data_out~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~21_combout\ = (\X|data_out[9]~7_combout\ & (((\X|data_out[9]~0_combout\)))) # (!\X|data_out[9]~7_combout\ & ((\X|data_out[9]~0_combout\ & (\X|data_out\(8))) # (!\X|data_out[9]~0_combout\ & ((\inst1|Yupa_2[1]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(8),
	datab => \X|data_out[9]~7_combout\,
	datac => \X|data_out[9]~0_combout\,
	datad => \inst1|Yupa_2[1]~44_combout\,
	combout => \X|data_out~21_combout\);

-- Location: LCCOMB_X20_Y23_N24
\X|data_out~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|data_out~22_combout\ = (\X|data_out[9]~7_combout\ & ((\X|data_out~21_combout\ & (\X|data_out\(10))) # (!\X|data_out~21_combout\ & ((\X|Add0~18_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\X|data_out~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(10),
	datab => \X|data_out[9]~7_combout\,
	datac => \X|Add0~18_combout\,
	datad => \X|data_out~21_combout\,
	combout => \X|data_out~22_combout\);

-- Location: FF_X20_Y23_N25
\X|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \X|data_out~22_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \X|data_out[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \X|data_out\(9));

-- Location: LCCOMB_X19_Y23_N26
\inst1|Yupa_2[1]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[1]~42_combout\ = (\X|data_out\(9) & ((\ACCA|data_out\(1)) # ((\ACCA|B[7]~1_combout\)))) # (!\X|data_out\(9) & (!\X|TRI_STATE_C~1_combout\ & ((\ACCA|data_out\(1)) # (\ACCA|B[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(9),
	datab => \ACCA|data_out\(1),
	datac => \ACCA|B[7]~1_combout\,
	datad => \X|TRI_STATE_C~1_combout\,
	combout => \inst1|Yupa_2[1]~42_combout\);

-- Location: FF_X24_Y22_N1
\inst1|Yupa_interno[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux9~2_combout\,
	sload => VCC,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Yupa_interno\(1));

-- Location: LCCOMB_X25_Y24_N12
\inst1|Yupa_2[1]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[1]~43_combout\ = (\inst1|Yupa_interno\(1) & (((\inst6|data[1]~47_combout\) # (!\bufferAlta|PortR~1_combout\)))) # (!\inst1|Yupa_interno\(1) & (!\inst7|inst2|nOEUPA~q\ & ((\inst6|data[1]~47_combout\) # (!\bufferAlta|PortR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_interno\(1),
	datab => \inst7|inst2|nOEUPA~q\,
	datac => \inst6|data[1]~47_combout\,
	datad => \bufferAlta|PortR~1_combout\,
	combout => \inst1|Yupa_2[1]~43_combout\);

-- Location: LCCOMB_X24_Y21_N28
\inst1|Yupa_2[1]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[1]~40_combout\ = (\AUX|TRI_STATE_C~0_combout\ & (\AUX|data_out\(9) & ((\PC|data_out\(9)) # (!\PC|TRI_STATE_C~0_combout\)))) # (!\AUX|TRI_STATE_C~0_combout\ & (((\PC|data_out\(9)) # (!\PC|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|TRI_STATE_C~0_combout\,
	datab => \AUX|data_out\(9),
	datac => \PC|data_out\(9),
	datad => \PC|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa_2[1]~40_combout\);

-- Location: LCCOMB_X21_Y24_N14
\Y|C[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|C[1]~4_combout\ = (\Y|data_out\(9)) # ((!\Y|TRI_STATE_C~0_combout\) # (!\inst7|inst2|nEX1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Y|data_out\(9),
	datac => \inst7|inst2|nEX1~q\,
	datad => \Y|TRI_STATE_C~0_combout\,
	combout => \Y|C[1]~4_combout\);

-- Location: LCCOMB_X24_Y21_N10
\inst1|Yupa_2[1]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[1]~41_combout\ = (\inst1|Yupa_2[1]~40_combout\ & (\Y|C[1]~4_combout\ & ((\ACCB|B[7]~1_combout\) # (\ACCB|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|B[7]~1_combout\,
	datab => \inst1|Yupa_2[1]~40_combout\,
	datac => \ACCB|data_out\(1),
	datad => \Y|C[1]~4_combout\,
	combout => \inst1|Yupa_2[1]~41_combout\);

-- Location: LCCOMB_X24_Y21_N20
\inst1|Yupa_2[1]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[1]~44_combout\ = ((\inst1|Yupa_2[1]~42_combout\ & (\inst1|Yupa_2[1]~43_combout\ & \inst1|Yupa_2[1]~41_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[1]~42_combout\,
	datab => \inst1|Yupa_2[1]~43_combout\,
	datac => \inst1|Yupa_2[7]~12_combout\,
	datad => \inst1|Yupa_2[1]~41_combout\,
	combout => \inst1|Yupa_2[1]~44_combout\);

-- Location: M9K_X33_Y28_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y28_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y24_N12
\inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~29_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	datac => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~29_combout\);

-- Location: M9K_X33_Y29_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y27_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y24_N22
\inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~28_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	datac => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~28_combout\);

-- Location: M9K_X33_Y32_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y31_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a33\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y24_N30
\inst6|data[1]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[1]~44_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (((\inst6|mem_rtl_0|auto_generated|address_reg_b\(1))))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & 
-- (\inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	datac => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	combout => \inst6|data[1]~44_combout\);

-- Location: M9K_X33_Y25_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a41\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y25_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a57\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y24_N28
\inst6|data[1]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[1]~45_combout\ = (\inst6|data[1]~44_combout\ & (((\inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0)))) # (!\inst6|data[1]~44_combout\ & 
-- (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[1]~44_combout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	combout => \inst6|data[1]~45_combout\);

-- Location: LCCOMB_X32_Y24_N14
\inst6|data[1]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[1]~46_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & (((\inst6|data[1]~45_combout\)))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~29_combout\) # 
-- ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~29_combout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[1]~28_combout\,
	datad => \inst6|data[1]~45_combout\,
	combout => \inst6|data[1]~46_combout\);

-- Location: LCCOMB_X32_Y24_N24
\inst6|mem~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~44_combout\ = !\inst6|data[1]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|data[1]~47_combout\,
	combout => \inst6|mem~44_combout\);

-- Location: FF_X32_Y24_N25
\inst6|mem~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	d => \inst6|mem~44_combout\,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~27_q\);

-- Location: LCCOMB_X32_Y24_N18
\inst6|data[1]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[1]~48_combout\ = ((\inst6|mem~25_q\ & (\inst6|data[1]~46_combout\)) # (!\inst6|mem~25_q\ & ((!\inst6|mem~27_q\)))) # (!\inst7|inst2|nAS~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nAS~q\,
	datab => \inst6|mem~25_q\,
	datac => \inst6|data[1]~46_combout\,
	datad => \inst6|mem~27_q\,
	combout => \inst6|data[1]~48_combout\);

-- Location: LCCOMB_X32_Y24_N8
\inst6|data[1]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[1]~49_combout\ = (\inst7|inst2|nRW~q\ & (((\inst1|Yupa_2[1]~44_combout\)) # (!\inst7|inst2|BD~q\))) # (!\inst7|inst2|nRW~q\ & (((\inst6|data[1]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datab => \inst7|inst2|nRW~q\,
	datac => \inst1|Yupa_2[1]~44_combout\,
	datad => \inst6|data[1]~48_combout\,
	combout => \inst6|data[1]~49_combout\);

-- Location: LCCOMB_X32_Y24_N4
\inst6|data[1]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[1]~47_combout\ = ((\inst6|data[1]~49_combout\ & ((\bufferBaja|PortR~0_combout\) # (\inst1|Yupa[1]~37_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferBaja|PortR~0_combout\,
	datab => \inst6|data[0]~17_combout\,
	datac => \inst6|data[1]~49_combout\,
	datad => \inst1|Yupa[1]~37_combout\,
	combout => \inst6|data[1]~47_combout\);

-- Location: LCCOMB_X20_Y19_N2
\inst7|inst2|CV~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst2|CV~feeder_combout\ = \inst7|inst1|mem~567_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst1|mem~567_combout\,
	combout => \inst7|inst2|CV~feeder_combout\);

-- Location: FF_X20_Y19_N3
\inst7|inst2|CV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst2|CV~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|CV~q\);

-- Location: LCCOMB_X21_Y20_N14
\inst1|Mux43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux43~0_combout\ = (\inst1|Mux39~4_combout\ & ((\inst1|Mux39~5_combout\ & ((\ACCB|data_out\(7)))) # (!\inst1|Mux39~5_combout\ & (\ACCA|data_out\(7))))) # (!\inst1|Mux39~4_combout\ & (((\inst1|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(7),
	datab => \inst1|Mux39~4_combout\,
	datac => \ACCB|data_out\(7),
	datad => \inst1|Mux39~5_combout\,
	combout => \inst1|Mux43~0_combout\);

-- Location: LCCOMB_X21_Y20_N6
\inst1|Mux43~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux43~1_combout\ = (\inst1|Mux43~0_combout\ & (((\inst1|Mux39~4_combout\) # (\inst5|inst8[7]~6_combout\)))) # (!\inst1|Mux43~0_combout\ & (\inst1|Q\(7) & (!\inst1|Mux39~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Q\(7),
	datab => \inst1|Mux43~0_combout\,
	datac => \inst1|Mux39~4_combout\,
	datad => \inst5|inst8[7]~6_combout\,
	combout => \inst1|Mux43~1_combout\);

-- Location: LCCOMB_X21_Y20_N16
\inst1|Mux43~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux43~2_combout\ = (\inst1|Mux43~1_combout\ & ((\inst1|Mux36~0_combout\) # ((\inst1|Yupa_2[7]~13_combout\ & \inst1|Mux39~3_combout\)))) # (!\inst1|Mux43~1_combout\ & (((\inst1|Yupa_2[7]~13_combout\ & \inst1|Mux39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux43~1_combout\,
	datab => \inst1|Mux36~0_combout\,
	datac => \inst1|Yupa_2[7]~13_combout\,
	datad => \inst1|Mux39~3_combout\,
	combout => \inst1|Mux43~2_combout\);

-- Location: LCCOMB_X21_Y20_N22
\inst1|R[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|R\(7) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|R\(7))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux43~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|R\(7),
	datab => \inst1|Mux43~2_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|R\(7));

-- Location: LCCOMB_X23_Y20_N8
\inst1|Add0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~1_combout\ = \inst1|R\(7) $ (\inst7|inst2|UPA\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|R\(7),
	datac => \inst7|inst2|UPA\(4),
	combout => \inst1|Add0~1_combout\);

-- Location: LCCOMB_X23_Y22_N26
\inst1|Add0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~34_combout\ = ((\inst1|Add0~2_combout\ $ (\inst1|Add0~1_combout\ $ (!\inst1|Add0~33\)))) # (GND)
-- \inst1|Add0~35\ = CARRY((\inst1|Add0~2_combout\ & ((\inst1|Add0~1_combout\) # (!\inst1|Add0~33\))) # (!\inst1|Add0~2_combout\ & (\inst1|Add0~1_combout\ & !\inst1|Add0~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add0~2_combout\,
	datab => \inst1|Add0~1_combout\,
	datad => VCC,
	cin => \inst1|Add0~33\,
	combout => \inst1|Add0~34_combout\,
	cout => \inst1|Add0~35\);

-- Location: LCCOMB_X23_Y22_N28
\inst1|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~36_combout\ = \inst1|Add0~35\ $ (((\inst7|inst2|UPA\(5)) # (\inst7|inst2|UPA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(5),
	datab => \inst7|inst2|UPA\(4),
	cin => \inst1|Add0~35\,
	combout => \inst1|Add0~36_combout\);

-- Location: LCCOMB_X23_Y23_N14
\inst1|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux2~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst7|inst2|UPA\(4) & (\inst7|inst2|UPA\(5)))) # (!\inst7|inst2|UPA\(6) & (\inst1|Add0~36_combout\ & ((!\inst7|inst2|UPA\(5)) # (!\inst7|inst2|UPA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(4),
	datab => \inst7|inst2|UPA\(5),
	datac => \inst7|inst2|UPA\(6),
	datad => \inst1|Add0~36_combout\,
	combout => \inst1|Mux2~2_combout\);

-- Location: FF_X23_Y23_N15
\inst1|Banderas[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|Mux2~2_combout\,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Banderas\(1));

-- Location: LCCOMB_X16_Y19_N12
\inst7|inst1|mem~555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~555_combout\ = (\inst7|inst1|mem~270_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~270_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~555_combout\);

-- Location: LCCOMB_X16_Y22_N2
\inst7|inst1|mem~556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~556_combout\ = (\inst7|inst1|mem~535_combout\ & ((\inst7|inst1|mem~555_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~535_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~555_combout\,
	datad => \inst7|inst1|mem~209_combout\,
	combout => \inst7|inst1|mem~556_combout\);

-- Location: LCCOMB_X16_Y22_N0
\inst7|inst1|mem~557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~557_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~233_combout\ & (\inst7|inst1|mem~270_combout\ & \inst7|inst1|mem~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~233_combout\,
	datac => \inst7|inst1|mem~270_combout\,
	datad => \inst7|inst1|mem~128_combout\,
	combout => \inst7|inst1|mem~557_combout\);

-- Location: LCCOMB_X16_Y22_N6
\inst7|inst1|mem~558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~558_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst1|mem~556_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & \inst7|inst1|mem~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~556_combout\,
	datac => \inst7|inst1|mem~557_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~558_combout\);

-- Location: LCCOMB_X15_Y22_N8
\inst7|inst1|mem~560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~560_combout\ = (\inst7|inst1|mem~199_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~558_combout\) # (\inst7|inst1|mem~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~558_combout\,
	datab => \inst7|inst1|mem~199_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~559_combout\,
	combout => \inst7|inst1|mem~560_combout\);

-- Location: FF_X15_Y22_N9
\inst7|inst2|B2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~560_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|B2~q\);

-- Location: LCCOMB_X26_Y22_N8
\inst5|inst9|output~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst9|output~0_combout\ = (\inst1|Banderas\(1) & !\inst7|inst2|B2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Banderas\(1),
	datad => \inst7|inst2|B2~q\,
	combout => \inst5|inst9|output~0_combout\);

-- Location: FF_X26_Y22_N9
\inst5|inst1|valor_interno\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_CV~q\,
	d => \inst5|inst9|output~0_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst1|valor_interno~q\);

-- Location: LCCOMB_X26_Y22_N12
\inst1|Yupa[1]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[1]~35_combout\ = (\inst7|inst2|nHB~q\ & (\inst5|inst1|valor_interno~q\ & ((\inst1|Yupa_interno\(1)) # (!\inst7|inst2|nOEUPA~q\)))) # (!\inst7|inst2|nHB~q\ & ((\inst1|Yupa_interno\(1)) # ((!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nHB~q\,
	datab => \inst1|Yupa_interno\(1),
	datac => \inst5|inst1|valor_interno~q\,
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa[1]~35_combout\);

-- Location: LCCOMB_X19_Y23_N20
\ACCA|A[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|A[1]~3_combout\ = ((\inst7|inst2|nWA~q\) # ((\ACCA|data_out\(1)) # (\inst7|inst2|EA\(1)))) # (!\inst7|inst2|EA\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|nWA~q\,
	datac => \ACCA|data_out\(1),
	datad => \inst7|inst2|EA\(1),
	combout => \ACCA|A[1]~3_combout\);

-- Location: LCCOMB_X26_Y22_N2
\inst1|Yupa[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[1]~34_combout\ = (\ACCA|A[1]~3_combout\ & (((\X|data_out\(1)) # (!\X|TRI_STATE_C~0_combout\)) # (!\inst7|inst2|nEX0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEX0~q\,
	datab => \X|data_out\(1),
	datac => \ACCA|A[1]~3_combout\,
	datad => \X|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa[1]~34_combout\);

-- Location: LCCOMB_X26_Y22_N30
\inst1|Yupa[1]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[1]~36_combout\ = (\inst1|Yupa[1]~35_combout\ & (\inst1|Yupa[1]~34_combout\ & ((\inst6|data[1]~47_combout\) # (!\bufferAlta|PortR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferAlta|PortR~0_combout\,
	datab => \inst6|data[1]~47_combout\,
	datac => \inst1|Yupa[1]~35_combout\,
	datad => \inst1|Yupa[1]~34_combout\,
	combout => \inst1|Yupa[1]~36_combout\);

-- Location: LCCOMB_X21_Y22_N20
\ACCB|A[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[1]~7_combout\ = (\inst7|inst2|EB\(1)) # (((\inst7|inst2|nWB~q\) # (\ACCB|data_out\(1))) # (!\inst7|inst2|EB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(1),
	datab => \inst7|inst2|EB\(0),
	datac => \inst7|inst2|nWB~q\,
	datad => \ACCB|data_out\(1),
	combout => \ACCB|A[1]~7_combout\);

-- Location: LCCOMB_X22_Y21_N22
\inst1|Yupa[1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[1]~32_combout\ = (\AUX|TRI_STATE_D~0_combout\ & (\AUX|data_out\(1) & ((\PC|data_out\(1)) # (!\PC|TRI_STATE_D~0_combout\)))) # (!\AUX|TRI_STATE_D~0_combout\ & ((\PC|data_out\(1)) # ((!\PC|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|TRI_STATE_D~0_combout\,
	datab => \PC|data_out\(1),
	datac => \AUX|data_out\(1),
	datad => \PC|TRI_STATE_D~0_combout\,
	combout => \inst1|Yupa[1]~32_combout\);

-- Location: LCCOMB_X18_Y21_N22
\inst1|Yupa[1]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[1]~33_combout\ = (\ACCB|A[1]~7_combout\ & (\inst1|Yupa[1]~32_combout\ & ((\Y|data_out\(1)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(1),
	datab => \ACCB|A[1]~7_combout\,
	datac => \inst1|Yupa[1]~32_combout\,
	datad => \Y|TRI_STATE_D~0_combout\,
	combout => \inst1|Yupa[1]~33_combout\);

-- Location: LCCOMB_X26_Y22_N22
\AP|data_out~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~45_combout\ = (\inst7|inst2|AP\(0) & ((\AP|data_out~25_combout\) # ((\inst1|Yupa[1]~36_combout\ & \inst1|Yupa[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AP|data_out~25_combout\,
	datac => \inst1|Yupa[1]~36_combout\,
	datad => \inst1|Yupa[1]~33_combout\,
	combout => \AP|data_out~45_combout\);

-- Location: LCCOMB_X26_Y22_N4
\AP|data_out~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~46_combout\ = (\AP|data_out[10]~6_combout\ & (((\AP|data_out~45_combout\)))) # (!\AP|data_out[10]~6_combout\ & ((\AP|data_out~45_combout\ & (\AP|data_out\(2))) # (!\AP|data_out~45_combout\ & ((\AP|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out[10]~6_combout\,
	datab => \AP|data_out\(2),
	datac => \AP|data_out~45_combout\,
	datad => \AP|data_out\(1),
	combout => \AP|data_out~46_combout\);

-- Location: LCCOMB_X26_Y22_N16
\AP|data_out~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~47_combout\ = (\inst7|inst2|AP\(1) & ((\inst7|inst2|AP\(0) & ((\AP|data_out~46_combout\))) # (!\inst7|inst2|AP\(0) & (\AP|Add0~2_combout\)))) # (!\inst7|inst2|AP\(1) & (((\AP|data_out~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|Add0~2_combout\,
	datab => \inst7|inst2|AP\(1),
	datac => \AP|data_out~46_combout\,
	datad => \inst7|inst2|AP\(0),
	combout => \AP|data_out~47_combout\);

-- Location: FF_X26_Y22_N17
\AP|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~47_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(1));

-- Location: LCCOMB_X14_Y21_N12
\inst7|inst4|valor_interno[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[6]~21_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst4|valor_interno[5]~20\)) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst4|valor_interno[5]~20\) # 
-- (GND)))
-- \inst7|inst4|valor_interno[6]~22\ = CARRY((!\inst7|inst4|valor_interno[5]~20\) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[5]~20\,
	combout => \inst7|inst4|valor_interno[6]~21_combout\,
	cout => \inst7|inst4|valor_interno[6]~22\);

-- Location: FF_X14_Y21_N13
\inst7|inst4|valor_interno[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[6]~21_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(6));

-- Location: LCCOMB_X16_Y23_N24
\inst7|inst1|mem~577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~577_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst3|Mux0~3_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\))) # (!\inst7|inst3|Mux0~3_combout\ & 
-- (\inst7|inst4|valor_interno\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(6),
	datab => \inst7|inst3|Mux0~3_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~577_combout\);

-- Location: LCCOMB_X16_Y23_N6
\inst7|inst1|mem~578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~578_combout\ = (\inst7|inst1|mem~577_combout\ & ((\inst7|inst1|mem~557_combout\) # ((\inst7|inst1|mem~209_combout\ & \inst7|inst1|mem~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~577_combout\,
	datab => \inst7|inst1|mem~209_combout\,
	datac => \inst7|inst1|mem~535_combout\,
	datad => \inst7|inst1|mem~557_combout\,
	combout => \inst7|inst1|mem~578_combout\);

-- Location: LCCOMB_X17_Y22_N26
\inst7|inst1|mem~574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~574_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & 
-- \inst7|inst1|mem~750_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~750_combout\,
	combout => \inst7|inst1|mem~574_combout\);

-- Location: LCCOMB_X19_Y18_N10
\inst7|inst1|mem~575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~575_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~575_combout\);

-- Location: LCCOMB_X19_Y18_N0
\inst7|inst1|mem~576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~576_combout\ = (\inst7|inst1|mem~575_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~142_combout\ & \inst7|inst1|mem~492_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~575_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~142_combout\,
	datad => \inst7|inst1|mem~492_combout\,
	combout => \inst7|inst1|mem~576_combout\);

-- Location: LCCOMB_X16_Y23_N8
\inst7|inst1|mem~579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~579_combout\ = (\inst7|inst1|mem~574_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~578_combout\) # (\inst7|inst1|mem~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~578_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~574_combout\,
	datad => \inst7|inst1|mem~576_combout\,
	combout => \inst7|inst1|mem~579_combout\);

-- Location: LCCOMB_X16_Y23_N30
\inst7|inst1|mem~580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~580_combout\ = (\inst7|inst1|mem~561_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ $ (((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))))) # (!\inst7|inst1|mem~561_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~579_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~561_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~579_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~580_combout\);

-- Location: FF_X16_Y23_N31
\inst7|inst2|CZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~580_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|CZ~q\);

-- Location: LCCOMB_X16_Y21_N2
\inst7|inst1|mem~568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~568_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~350_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst1|mem~237_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~350_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~237_combout\,
	combout => \inst7|inst1|mem~568_combout\);

-- Location: LCCOMB_X16_Y21_N20
\inst7|inst1|mem~569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~569_combout\ = (\inst7|inst1|mem~568_combout\) # ((\inst10|Equal0~1_combout\ & (\inst7|inst1|mem~223_combout\ & \inst7|inst1|mem~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~1_combout\,
	datab => \inst7|inst1|mem~568_combout\,
	datac => \inst7|inst1|mem~223_combout\,
	datad => \inst7|inst1|mem~142_combout\,
	combout => \inst7|inst1|mem~569_combout\);

-- Location: LCCOMB_X16_Y21_N8
\inst7|inst1|mem~570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~570_combout\ = (\inst7|inst1|mem~139_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~569_combout\ & \inst10|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~139_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~569_combout\,
	datad => \inst10|Equal0~2_combout\,
	combout => \inst7|inst1|mem~570_combout\);

-- Location: FF_X16_Y21_N9
\inst7|inst2|B4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~570_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|B4~q\);

-- Location: LCCOMB_X18_Y23_N26
\inst7|inst1|mem~571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~571_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~518_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst1|mem~518_combout\,
	combout => \inst7|inst1|mem~571_combout\);

-- Location: LCCOMB_X16_Y21_N22
\inst7|inst1|mem~572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~572_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst10|Equal0~1_combout\ & \inst7|inst1|mem~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst10|Equal0~1_combout\,
	datad => \inst7|inst1|mem~200_combout\,
	combout => \inst7|inst1|mem~572_combout\);

-- Location: LCCOMB_X20_Y24_N22
\inst7|inst1|mem~573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~573_combout\ = (\inst7|inst1|mem~571_combout\ & (\inst7|inst1|mem~572_combout\ & ((\inst7|inst1|mem~250_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~250_combout\,
	datab => \inst7|inst1|mem~571_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~572_combout\,
	combout => \inst7|inst1|mem~573_combout\);

-- Location: FF_X20_Y24_N23
\inst7|inst2|B3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~573_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|B3~q\);

-- Location: LCCOMB_X20_Y24_N28
\ACCA|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|WideOr0~0_combout\ = (\ACCA|data_out\(3)) # ((\ACCA|data_out\(2)) # ((\ACCA|data_out\(1)) # (\ACCA|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(3),
	datab => \ACCA|data_out\(2),
	datac => \ACCA|data_out\(1),
	datad => \ACCA|data_out\(0),
	combout => \ACCA|WideOr0~0_combout\);

-- Location: LCCOMB_X19_Y24_N0
\ACCA|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|WideOr0~1_combout\ = (\ACCA|data_out\(7)) # ((\ACCA|data_out\(5)) # ((\ACCA|data_out\(4)) # (\ACCA|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(7),
	datab => \ACCA|data_out\(5),
	datac => \ACCA|data_out\(4),
	datad => \ACCA|data_out\(6),
	combout => \ACCA|WideOr0~1_combout\);

-- Location: LCCOMB_X21_Y22_N2
\ACCB|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|WideOr0~0_combout\ = (\ACCB|data_out\(0)) # ((\ACCB|data_out\(2)) # ((\ACCB|data_out\(3)) # (\ACCB|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|data_out\(0),
	datab => \ACCB|data_out\(2),
	datac => \ACCB|data_out\(3),
	datad => \ACCB|data_out\(1),
	combout => \ACCB|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y22_N10
\inst1|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|WideOr0~0_combout\ = (\inst1|Mux6~2_combout\) # ((\inst7|inst2|UPA\(6) & (\inst1|Mux5~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(6),
	datab => \inst1|Mux5~0_combout\,
	datac => \inst1|Mux5~1_combout\,
	datad => \inst1|Mux6~2_combout\,
	combout => \inst1|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y22_N24
\inst1|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|WideOr0~1_combout\ = (\inst1|Mux7~2_combout\) # ((\inst1|Mux8~2_combout\) # ((\inst1|Mux9~2_combout\) # (\inst1|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux7~2_combout\,
	datab => \inst1|Mux8~2_combout\,
	datac => \inst1|Mux9~2_combout\,
	datad => \inst1|Mux10~2_combout\,
	combout => \inst1|WideOr0~1_combout\);

-- Location: LCCOMB_X24_Y22_N14
\inst1|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|WideOr0~2_combout\ = (!\inst1|WideOr0~0_combout\ & (!\inst1|Mux3~2_combout\ & (!\inst1|Mux4~2_combout\ & !\inst1|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|WideOr0~0_combout\,
	datab => \inst1|Mux3~2_combout\,
	datac => \inst1|Mux4~2_combout\,
	datad => \inst1|WideOr0~1_combout\,
	combout => \inst1|WideOr0~2_combout\);

-- Location: FF_X24_Y22_N15
\inst1|Banderas[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|WideOr0~2_combout\,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Banderas\(0));

-- Location: LCCOMB_X21_Y21_N24
\ACCB|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|WideOr0~1_combout\ = (\ACCB|data_out\(6)) # ((\ACCB|data_out\(7)) # ((\ACCB|data_out\(5)) # (\ACCB|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|data_out\(6),
	datab => \ACCB|data_out\(7),
	datac => \ACCB|data_out\(5),
	datad => \ACCB|data_out\(4),
	combout => \ACCB|WideOr0~1_combout\);

-- Location: LCCOMB_X20_Y24_N10
\inst5|inst10|output~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst10|output~0_combout\ = (\inst7|inst2|B4~q\ & ((\ACCB|WideOr0~0_combout\) # ((\ACCB|WideOr0~1_combout\)))) # (!\inst7|inst2|B4~q\ & (((\inst1|Banderas\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|B4~q\,
	datab => \ACCB|WideOr0~0_combout\,
	datac => \inst1|Banderas\(0),
	datad => \ACCB|WideOr0~1_combout\,
	combout => \inst5|inst10|output~0_combout\);

-- Location: LCCOMB_X20_Y24_N30
\inst5|inst10|output~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst10|output~1_combout\ = (\inst7|inst2|B3~q\ & ((\ACCA|WideOr0~0_combout\) # ((\ACCA|WideOr0~1_combout\)))) # (!\inst7|inst2|B3~q\ & (((\inst5|inst10|output~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|B3~q\,
	datab => \ACCA|WideOr0~0_combout\,
	datac => \ACCA|WideOr0~1_combout\,
	datad => \inst5|inst10|output~0_combout\,
	combout => \inst5|inst10|output~1_combout\);

-- Location: LCCOMB_X21_Y24_N2
\ZX_ZY~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~2_combout\ = (!\Y|data_out\(10) & (!\Y|data_out\(9) & (!\Y|data_out\(8) & !\Y|data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(10),
	datab => \Y|data_out\(9),
	datac => \Y|data_out\(8),
	datad => \Y|data_out\(11),
	combout => \ZX_ZY~2_combout\);

-- Location: LCCOMB_X21_Y24_N16
\ZX_ZY~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~3_combout\ = (!\Y|data_out\(13) & (!\Y|data_out\(12) & (!\Y|data_out\(14) & !\Y|data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(13),
	datab => \Y|data_out\(12),
	datac => \Y|data_out\(14),
	datad => \Y|data_out\(15),
	combout => \ZX_ZY~3_combout\);

-- Location: LCCOMB_X19_Y21_N26
\ZX_ZY~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~0_combout\ = (!\Y|data_out\(2) & (!\Y|data_out\(0) & (!\Y|data_out\(3) & !\Y|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(2),
	datab => \Y|data_out\(0),
	datac => \Y|data_out\(3),
	datad => \Y|data_out\(1),
	combout => \ZX_ZY~0_combout\);

-- Location: LCCOMB_X22_Y24_N16
\ZX_ZY~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~1_combout\ = (!\Y|data_out\(7) & (!\Y|data_out\(5) & (!\Y|data_out\(4) & !\Y|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(7),
	datab => \Y|data_out\(5),
	datac => \Y|data_out\(4),
	datad => \Y|data_out\(6),
	combout => \ZX_ZY~1_combout\);

-- Location: LCCOMB_X20_Y24_N8
\ZX_ZY~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~4_combout\ = (\ZX_ZY~2_combout\ & (\ZX_ZY~3_combout\ & (\ZX_ZY~0_combout\ & \ZX_ZY~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ZX_ZY~2_combout\,
	datab => \ZX_ZY~3_combout\,
	datac => \ZX_ZY~0_combout\,
	datad => \ZX_ZY~1_combout\,
	combout => \ZX_ZY~4_combout\);

-- Location: LCCOMB_X20_Y24_N26
\ZX_ZY~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~5_combout\ = (!\X|data_out\(1) & (!\X|data_out\(12) & (!\X|data_out\(10) & !\X|data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(1),
	datab => \X|data_out\(12),
	datac => \X|data_out\(10),
	datad => \X|data_out\(8),
	combout => \ZX_ZY~5_combout\);

-- Location: LCCOMB_X20_Y24_N20
\ZX_ZY~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~6_combout\ = (!\X|data_out\(3) & (!\X|data_out\(6) & (!\X|data_out\(5) & !\X|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(3),
	datab => \X|data_out\(6),
	datac => \X|data_out\(5),
	datad => \X|data_out\(4),
	combout => \ZX_ZY~6_combout\);

-- Location: LCCOMB_X20_Y24_N16
\ZX_ZY~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~7_combout\ = (!\X|data_out\(15) & (!\X|data_out\(0) & (!\X|data_out\(2) & \ZX_ZY~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(15),
	datab => \X|data_out\(0),
	datac => \X|data_out\(2),
	datad => \ZX_ZY~6_combout\,
	combout => \ZX_ZY~7_combout\);

-- Location: LCCOMB_X20_Y24_N12
\ZX_ZY~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~8_combout\ = (!\X|data_out\(13) & (!\X|data_out\(7) & (\ZX_ZY~5_combout\ & \ZX_ZY~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(13),
	datab => \X|data_out\(7),
	datac => \ZX_ZY~5_combout\,
	datad => \ZX_ZY~7_combout\,
	combout => \ZX_ZY~8_combout\);

-- Location: LCCOMB_X20_Y24_N24
\ZX_ZY~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~9_combout\ = (!\X|data_out\(9) & (!\X|data_out\(14) & \ZX_ZY~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \X|data_out\(9),
	datac => \X|data_out\(14),
	datad => \ZX_ZY~8_combout\,
	combout => \ZX_ZY~9_combout\);

-- Location: LCCOMB_X20_Y24_N18
\ZX_ZY~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZX_ZY~10_combout\ = (\inst10|data_out~combout\ & (((\ZX_ZY~4_combout\)))) # (!\inst10|data_out~combout\ & (!\X|data_out\(11) & ((\ZX_ZY~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(11),
	datab => \ZX_ZY~4_combout\,
	datac => \inst10|data_out~combout\,
	datad => \ZX_ZY~9_combout\,
	combout => \ZX_ZY~10_combout\);

-- Location: LCCOMB_X20_Y24_N14
\inst5|inst10|output~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst10|output~2_combout\ = (\inst7|inst2|B4~q\ & ((\inst7|inst2|B3~q\ & ((\ZX_ZY~10_combout\))) # (!\inst7|inst2|B3~q\ & (!\inst5|inst10|output~1_combout\)))) # (!\inst7|inst2|B4~q\ & (\inst7|inst2|B3~q\ $ ((\inst5|inst10|output~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|B4~q\,
	datab => \inst7|inst2|B3~q\,
	datac => \inst5|inst10|output~1_combout\,
	datad => \ZX_ZY~10_combout\,
	combout => \inst5|inst10|output~2_combout\);

-- Location: FF_X20_Y24_N15
\inst5|inst2|valor_interno\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_CZ~q\,
	d => \inst5|inst10|output~2_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst2|valor_interno~q\);

-- Location: FF_X24_Y22_N31
\inst1|Yupa_interno[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst1|Mux8~2_combout\,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Yupa_interno\(2));

-- Location: M9K_X33_Y14_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A5",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y38_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y24_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y12_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y20_N28
\inst6|data[2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~36_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\))))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & (((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	datac => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	combout => \inst6|data[2]~36_combout\);

-- Location: LCCOMB_X32_Y20_N26
\inst6|data[2]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~37_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & (((\inst6|data[2]~36_combout\)))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|data[2]~36_combout\ & 
-- ((\inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\))) # (!\inst6|data[2]~36_combout\ & (\inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datad => \inst6|data[2]~36_combout\,
	combout => \inst6|data[2]~37_combout\);

-- Location: M9K_X33_Y17_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a58\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y8_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a50\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y22_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a42\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y19_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a34\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y20_N20
\inst6|data[2]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~38_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & (\inst6|mem_rtl_0|auto_generated|address_reg_b\(0))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\)) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	combout => \inst6|data[2]~38_combout\);

-- Location: LCCOMB_X32_Y20_N2
\inst6|data[2]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~39_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|data[2]~38_combout\ & (\inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\)) # (!\inst6|data[2]~38_combout\ & 
-- ((\inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\))))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & (((\inst6|data[2]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	datad => \inst6|data[2]~38_combout\,
	combout => \inst6|data[2]~39_combout\);

-- Location: LCCOMB_X32_Y20_N4
\inst6|data[2]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~40_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|data[2]~39_combout\))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & (\inst6|data[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|data[2]~37_combout\,
	datad => \inst6|data[2]~39_combout\,
	combout => \inst6|data[2]~40_combout\);

-- Location: LCCOMB_X32_Y20_N16
\inst6|mem~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~43_combout\ = !\inst6|data[2]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|data[2]~43_combout\,
	combout => \inst6|mem~43_combout\);

-- Location: FF_X32_Y20_N17
\inst6|mem~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	d => \inst6|mem~43_combout\,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~28_q\);

-- Location: LCCOMB_X32_Y20_N10
\inst6|data[2]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~41_combout\ = (\inst6|MEM_READ~0_combout\ & ((\inst6|mem~25_q\ & (!\inst6|data[2]~40_combout\)) # (!\inst6|mem~25_q\ & ((\inst6|mem~28_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|MEM_READ~0_combout\,
	datab => \inst6|mem~25_q\,
	datac => \inst6|data[2]~40_combout\,
	datad => \inst6|mem~28_q\,
	combout => \inst6|data[2]~41_combout\);

-- Location: LCCOMB_X32_Y20_N24
\inst6|data[2]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~42_combout\ = (!\inst6|data[2]~41_combout\ & (((\inst1|Yupa_2[2]~39_combout\) # (!\inst7|inst2|nRW~q\)) # (!\inst7|inst2|BD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datab => \inst7|inst2|nRW~q\,
	datac => \inst1|Yupa_2[2]~39_combout\,
	datad => \inst6|data[2]~41_combout\,
	combout => \inst6|data[2]~42_combout\);

-- Location: LCCOMB_X32_Y20_N14
\inst6|data[2]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[2]~43_combout\ = ((\inst6|data[2]~42_combout\ & ((\inst1|Yupa[2]~31_combout\) # (\bufferBaja|PortR~0_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[0]~17_combout\,
	datab => \inst6|data[2]~42_combout\,
	datac => \inst1|Yupa[2]~31_combout\,
	datad => \bufferBaja|PortR~0_combout\,
	combout => \inst6|data[2]~43_combout\);

-- Location: LCCOMB_X22_Y23_N10
\inst1|Yupa[2]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[2]~27_combout\ = (\inst1|Yupa_interno\(2) & ((\inst6|data[2]~43_combout\) # ((!\bufferAlta|PortR~0_combout\)))) # (!\inst1|Yupa_interno\(2) & (!\inst7|inst2|nOEUPA~q\ & ((\inst6|data[2]~43_combout\) # (!\bufferAlta|PortR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_interno\(2),
	datab => \inst6|data[2]~43_combout\,
	datac => \bufferAlta|PortR~0_combout\,
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa[2]~27_combout\);

-- Location: LCCOMB_X19_Y23_N30
\inst1|Yupa[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[2]~28_combout\ = (\ACCA|data_out\(2)) # ((\inst7|inst2|EA\(1)) # ((\inst7|inst2|nWA~q\) # (!\inst7|inst2|EA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(2),
	datab => \inst7|inst2|EA\(1),
	datac => \inst7|inst2|nWA~q\,
	datad => \inst7|inst2|EA\(0),
	combout => \inst1|Yupa[2]~28_combout\);

-- Location: LCCOMB_X26_Y22_N10
\inst1|Yupa[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[2]~29_combout\ = (\inst1|Yupa[2]~28_combout\ & (((\X|data_out\(2)) # (!\X|TRI_STATE_C~0_combout\)) # (!\inst7|inst2|nEX0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEX0~q\,
	datab => \X|data_out\(2),
	datac => \inst1|Yupa[2]~28_combout\,
	datad => \X|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa[2]~29_combout\);

-- Location: LCCOMB_X26_Y22_N20
\inst1|Yupa[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[2]~30_combout\ = (\inst1|Yupa[2]~27_combout\ & (\inst1|Yupa[2]~29_combout\ & ((\inst5|inst2|valor_interno~q\) # (!\inst7|inst2|nHB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nHB~q\,
	datab => \inst5|inst2|valor_interno~q\,
	datac => \inst1|Yupa[2]~27_combout\,
	datad => \inst1|Yupa[2]~29_combout\,
	combout => \inst1|Yupa[2]~30_combout\);

-- Location: LCCOMB_X26_Y22_N28
\AP|data_out~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~41_combout\ = (\inst1|Yupa[0]~10_combout\ & (((!\inst1|Yupa[2]~30_combout\) # (!\inst1|Yupa[2]~26_combout\)))) # (!\inst1|Yupa[0]~10_combout\ & (\inst1|Yupa[0]~7_combout\ & ((!\inst1|Yupa[2]~30_combout\) # (!\inst1|Yupa[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~10_combout\,
	datab => \inst1|Yupa[0]~7_combout\,
	datac => \inst1|Yupa[2]~26_combout\,
	datad => \inst1|Yupa[2]~30_combout\,
	combout => \AP|data_out~41_combout\);

-- Location: LCCOMB_X26_Y22_N6
\AP|data_out~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~42_combout\ = (\inst7|inst2|AP\(0) & (((\inst7|inst2|AP\(1)) # (!\AP|data_out~41_combout\)))) # (!\inst7|inst2|AP\(0) & (\AP|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AP|data_out\(2),
	datac => \inst7|inst2|AP\(1),
	datad => \AP|data_out~41_combout\,
	combout => \AP|data_out~42_combout\);

-- Location: LCCOMB_X26_Y22_N0
\AP|data_out~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~43_combout\ = (\AP|data_out[10]~10_combout\ & ((\AP|data_out~42_combout\ & (\AP|data_out\(3))) # (!\AP|data_out~42_combout\ & ((\AP|data_out\(1)))))) # (!\AP|data_out[10]~10_combout\ & (((\AP|data_out~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AP|data_out\(3),
	datab => \AP|data_out\(1),
	datac => \AP|data_out[10]~10_combout\,
	datad => \AP|data_out~42_combout\,
	combout => \AP|data_out~43_combout\);

-- Location: LCCOMB_X26_Y22_N18
\AP|data_out~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AP|data_out~44_combout\ = (\inst7|inst2|AP\(0) & (((\AP|data_out~43_combout\)))) # (!\inst7|inst2|AP\(0) & ((\inst7|inst2|AP\(1) & (\AP|Add0~4_combout\)) # (!\inst7|inst2|AP\(1) & ((\AP|data_out~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \AP|Add0~4_combout\,
	datad => \AP|data_out~43_combout\,
	combout => \AP|data_out~44_combout\);

-- Location: FF_X26_Y22_N19
\AP|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AP|data_out~44_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AP|data_out\(2));

-- Location: LCCOMB_X26_Y22_N24
\ENTRADA~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~16_combout\ = (!\inst7|inst2|AP\(0) & (\AP|data_out\(2) & (!\inst7|inst2|AP\(1) & \inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \AP|data_out\(2),
	datac => \inst7|inst2|AP\(1),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~16_combout\);

-- Location: LCCOMB_X26_Y22_N26
\ENTRADA~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~15_combout\ = (\AUX|data_out\(2) & ((\inst7|inst2|AP\(0)) # ((\inst7|inst2|AP\(1)) # (!\inst7|inst2|nEAP2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(0),
	datab => \inst7|inst2|AP\(1),
	datac => \AUX|data_out\(2),
	datad => \inst7|inst2|nEAP2~q\,
	combout => \ENTRADA~15_combout\);

-- Location: LCCOMB_X26_Y22_N14
\ENTRADA~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~17_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(2))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~16_combout\) # (\ENTRADA~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(2),
	datab => \ENTRADA~16_combout\,
	datac => \ENTRADA~15_combout\,
	datad => \PC|TRI_STATE_E~0_combout\,
	combout => \ENTRADA~17_combout\);

-- Location: LCCOMB_X34_Y20_N22
\inst|valor_interno[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst|valor_interno[2]~feeder_combout\ = \ENTRADA~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ENTRADA~17_combout\,
	combout => \inst|valor_interno[2]~feeder_combout\);

-- Location: FF_X34_Y20_N23
\inst|valor_interno[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	d => \inst|valor_interno[2]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|valor_interno\(2));

-- Location: LCCOMB_X34_Y20_N28
\inst6|mem~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~38_combout\ = (!\inst|valor_interno\(4) & !\inst|valor_interno\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|valor_interno\(4),
	datad => \inst|valor_interno\(3),
	combout => \inst6|mem~38_combout\);

-- Location: LCCOMB_X34_Y20_N26
\inst6|mem~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~39_combout\ = (!\inst|valor_interno\(2) & (\inst6|mem~38_combout\ & (!\inst|valor_interno\(0) & !\inst|valor_interno\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|valor_interno\(2),
	datab => \inst6|mem~38_combout\,
	datac => \inst|valor_interno\(0),
	datad => \inst|valor_interno\(1),
	combout => \inst6|mem~39_combout\);

-- Location: LCCOMB_X29_Y21_N0
\inst6|mem~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~37_combout\ = (!\inst|valor_interno\(5) & (!\inst|valor_interno\(7) & (!\inst|valor_interno\(8) & !\inst|valor_interno\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|valor_interno\(5),
	datab => \inst|valor_interno\(7),
	datac => \inst|valor_interno\(8),
	datad => \inst|valor_interno\(6),
	combout => \inst6|mem~37_combout\);

-- Location: LCCOMB_X29_Y21_N22
\inst6|mem~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~36_combout\ = (!\inst|valor_interno\(11) & (!\inst|valor_interno\(10) & (!\inst|valor_interno\(12) & !\inst|valor_interno\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|valor_interno\(11),
	datab => \inst|valor_interno\(10),
	datac => \inst|valor_interno\(12),
	datad => \inst|valor_interno\(9),
	combout => \inst6|mem~36_combout\);

-- Location: LCCOMB_X29_Y21_N26
\inst6|mem~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~40_combout\ = (\inst6|mem~39_combout\ & (\inst6|mem~37_combout\ & (\inst6|mem~36_combout\ & \inst6|mem~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem~39_combout\,
	datab => \inst6|mem~37_combout\,
	datac => \inst6|mem~36_combout\,
	datad => \inst6|mem~35_combout\,
	combout => \inst6|mem~40_combout\);

-- Location: FF_X25_Y26_N7
\inst6|mem~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	asdata => \inst6|data[4]~31_combout\,
	sload => VCC,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~30_q\);

-- Location: M9K_X33_Y26_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M9K_X5_Y29_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a52\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y26_N30
\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\);

-- Location: M9K_X5_Y31_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a44\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M9K_X5_Y30_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a36\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y26_N4
\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~23_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~23_combout\);

-- Location: M9K_X5_Y28_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y30_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y26_N22
\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~20_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~20_combout\);

-- Location: M9K_X5_Y26_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y37_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y26_N24
\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~21_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~21_combout\);

-- Location: LCCOMB_X25_Y26_N10
\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~22_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~20_combout\) # 
-- (\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~20_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~21_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~22_combout\);

-- Location: LCCOMB_X25_Y26_N20
\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ = (\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~22_combout\) # ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\) 
-- # (\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~23_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~22_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\);

-- Location: LCCOMB_X25_Y26_N6
\inst6|data[4]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[4]~29_combout\ = ((\inst6|mem~25_q\ & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\))) # (!\inst6|mem~25_q\ & (\inst6|mem~30_q\))) # (!\inst6|MEM_READ~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|MEM_READ~0_combout\,
	datab => \inst6|mem~25_q\,
	datac => \inst6|mem~30_q\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout\,
	combout => \inst6|data[4]~29_combout\);

-- Location: LCCOMB_X25_Y26_N16
\inst6|data[4]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[4]~30_combout\ = (\inst6|data[4]~29_combout\ & (((\inst1|Yupa_2[4]~29_combout\) # (!\inst7|inst2|nRW~q\)) # (!\inst7|inst2|BD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datab => \inst7|inst2|nRW~q\,
	datac => \inst1|Yupa_2[4]~29_combout\,
	datad => \inst6|data[4]~29_combout\,
	combout => \inst6|data[4]~30_combout\);

-- Location: LCCOMB_X25_Y26_N18
\inst6|data[4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[4]~31_combout\ = ((\inst6|data[4]~30_combout\ & ((\inst5|inst8[4]~18_combout\) # (\bufferBaja|PortR~0_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst8[4]~18_combout\,
	datab => \bufferBaja|PortR~0_combout\,
	datac => \inst6|data[0]~17_combout\,
	datad => \inst6|data[4]~30_combout\,
	combout => \inst6|data[4]~31_combout\);

-- Location: LCCOMB_X23_Y25_N12
\inst1|Yupa_2[4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[4]~28_combout\ = (\inst1|Banderas\(4) & (((\inst6|data[4]~31_combout\)) # (!\bufferAlta|PortR~1_combout\))) # (!\inst1|Banderas\(4) & (!\inst7|inst2|nOEUPA~q\ & ((\inst6|data[4]~31_combout\) # (!\bufferAlta|PortR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Banderas\(4),
	datab => \bufferAlta|PortR~1_combout\,
	datac => \inst6|data[4]~31_combout\,
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa_2[4]~28_combout\);

-- Location: LCCOMB_X20_Y21_N22
\Y|C[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|C[4]~1_combout\ = ((\Y|data_out\(12)) # (!\inst7|inst2|nEX1~q\)) # (!\Y|TRI_STATE_C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|TRI_STATE_C~0_combout\,
	datac => \inst7|inst2|nEX1~q\,
	datad => \Y|data_out\(12),
	combout => \Y|C[4]~1_combout\);

-- Location: LCCOMB_X21_Y19_N12
\inst1|Yupa_2[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[4]~25_combout\ = (\PC|data_out\(12) & (((\AUX|data_out\(12))) # (!\AUX|TRI_STATE_C~0_combout\))) # (!\PC|data_out\(12) & (!\PC|TRI_STATE_C~0_combout\ & ((\AUX|data_out\(12)) # (!\AUX|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(12),
	datab => \AUX|TRI_STATE_C~0_combout\,
	datac => \AUX|data_out\(12),
	datad => \PC|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa_2[4]~25_combout\);

-- Location: LCCOMB_X20_Y21_N4
\inst1|Yupa_2[4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[4]~26_combout\ = (\Y|C[4]~1_combout\ & (\inst1|Yupa_2[4]~25_combout\ & ((\ACCB|B[7]~1_combout\) # (\ACCB|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|C[4]~1_combout\,
	datab => \ACCB|B[7]~1_combout\,
	datac => \inst1|Yupa_2[4]~25_combout\,
	datad => \ACCB|data_out\(4),
	combout => \inst1|Yupa_2[4]~26_combout\);

-- Location: LCCOMB_X20_Y21_N30
\inst1|Yupa_2[4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[4]~27_combout\ = (\ACCA|data_out\(4) & ((\X|data_out\(12)) # ((!\X|TRI_STATE_C~1_combout\)))) # (!\ACCA|data_out\(4) & (\ACCA|B[7]~1_combout\ & ((\X|data_out\(12)) # (!\X|TRI_STATE_C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(4),
	datab => \X|data_out\(12),
	datac => \X|TRI_STATE_C~1_combout\,
	datad => \ACCA|B[7]~1_combout\,
	combout => \inst1|Yupa_2[4]~27_combout\);

-- Location: LCCOMB_X20_Y21_N20
\inst1|Yupa_2[4]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[4]~29_combout\ = ((\inst1|Yupa_2[4]~28_combout\ & (\inst1|Yupa_2[4]~26_combout\ & \inst1|Yupa_2[4]~27_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[4]~28_combout\,
	datab => \inst1|Yupa_2[4]~26_combout\,
	datac => \inst1|Yupa_2[4]~27_combout\,
	datad => \inst1|Yupa_2[7]~12_combout\,
	combout => \inst1|Yupa_2[4]~29_combout\);

-- Location: LCCOMB_X19_Y24_N4
\ACCA|data_out[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[4]~4_combout\ = (\inst7|inst2|EA\(0) & (((\inst5|inst8[4]~18_combout\)))) # (!\inst7|inst2|EA\(0) & ((\inst7|inst2|EA\(1) & (\inst1|Yupa_2[4]~29_combout\)) # (!\inst7|inst2|EA\(1) & ((\inst5|inst8[4]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \inst1|Yupa_2[4]~29_combout\,
	datad => \inst5|inst8[4]~18_combout\,
	combout => \ACCA|data_out[4]~4_combout\);

-- Location: FF_X19_Y24_N5
\ACCA|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[4]~4_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(4));

-- Location: LCCOMB_X20_Y23_N10
\inst1|Mux32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux32~0_combout\ = (\ACCA|data_out\(4) & ((\inst1|Mux33~0_combout\) # ((\inst1|Q\(4) & \inst1|Mux35~0_combout\)))) # (!\ACCA|data_out\(4) & (((\inst1|Q\(4) & \inst1|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(4),
	datab => \inst1|Mux33~0_combout\,
	datac => \inst1|Q\(4),
	datad => \inst1|Mux35~0_combout\,
	combout => \inst1|Mux32~0_combout\);

-- Location: LCCOMB_X20_Y22_N28
\inst1|Mux32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux32~1_combout\ = (\inst1|Mux33~1_combout\ & (\ACCB|data_out\(4))) # (!\inst1|Mux33~1_combout\ & ((\inst1|Mux32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mux33~1_combout\,
	datac => \ACCB|data_out\(4),
	datad => \inst1|Mux32~0_combout\,
	combout => \inst1|Mux32~1_combout\);

-- Location: LCCOMB_X20_Y22_N10
\inst1|S[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(4) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|S\(4))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(4),
	datac => \inst1|Mux32~1_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(4));

-- Location: LCCOMB_X24_Y22_N18
\inst1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = (\inst1|S\(4) & (\inst7|inst2|UPA\(5) $ (\inst1|R\(4) $ (\inst7|inst2|UPA\(4))))) # (!\inst1|S\(4) & (\inst7|inst2|UPA\(5) & (\inst1|R\(4) $ (\inst7|inst2|UPA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(4),
	datab => \inst7|inst2|UPA\(5),
	datac => \inst1|R\(4),
	datad => \inst7|inst2|UPA\(4),
	combout => \inst1|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y22_N12
\inst1|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux6~1_combout\ = (\inst1|Add0~0_combout\ & ((\inst1|S\(4)) # ((\inst1|R\(4))))) # (!\inst1|Add0~0_combout\ & (((\inst1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|S\(4),
	datab => \inst1|Add0~0_combout\,
	datac => \inst1|R\(4),
	datad => \inst1|Add0~28_combout\,
	combout => \inst1|Mux6~1_combout\);

-- Location: LCCOMB_X24_Y22_N0
\inst1|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux6~2_combout\ = (\inst7|inst2|UPA\(6) & (\inst1|Mux6~0_combout\)) # (!\inst7|inst2|UPA\(6) & ((\inst1|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(6),
	datab => \inst1|Mux6~0_combout\,
	datad => \inst1|Mux6~1_combout\,
	combout => \inst1|Mux6~2_combout\);

-- Location: FF_X24_Y22_N17
\inst1|Banderas[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \inst1|Mux6~2_combout\,
	sload => VCC,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Banderas\(4));

-- Location: LCCOMB_X22_Y23_N30
\inst5|inst8[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[4]~16_combout\ = (!\inst7|inst2|nHB~q\ & ((\inst7|inst2|BD~q\) # ((\inst7|inst2|nRW~q\) # (\inst6|data[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datab => \inst7|inst2|nRW~q\,
	datac => \inst7|inst2|nHB~q\,
	datad => \inst6|data[4]~31_combout\,
	combout => \inst5|inst8[4]~16_combout\);

-- Location: LCCOMB_X19_Y24_N2
\ACCA|A[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|A[4]~2_combout\ = (\ACCA|data_out\(4)) # ((\inst7|inst2|EA\(1)) # ((\inst7|inst2|nWA~q\) # (!\inst7|inst2|EA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(4),
	datab => \inst7|inst2|EA\(1),
	datac => \inst7|inst2|nWA~q\,
	datad => \inst7|inst2|EA\(0),
	combout => \ACCA|A[4]~2_combout\);

-- Location: LCCOMB_X19_Y24_N8
\inst5|inst8[4]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[4]~15_combout\ = (\ACCA|A[4]~2_combout\ & ((\X|data_out\(4)) # ((!\X|TRI_STATE_C~0_combout\) # (!\inst7|inst2|nEX0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(4),
	datab => \inst7|inst2|nEX0~q\,
	datac => \X|TRI_STATE_C~0_combout\,
	datad => \ACCA|A[4]~2_combout\,
	combout => \inst5|inst8[4]~15_combout\);

-- Location: LCCOMB_X18_Y22_N10
\inst5|inst8[4]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[4]~17_combout\ = (\inst5|inst8[4]~16_combout\ & (\inst5|inst8[4]~15_combout\ & ((\inst1|Banderas\(4)) # (!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Banderas\(4),
	datab => \inst5|inst8[4]~16_combout\,
	datac => \inst7|inst2|nOEUPA~q\,
	datad => \inst5|inst8[4]~15_combout\,
	combout => \inst5|inst8[4]~17_combout\);

-- Location: LCCOMB_X19_Y21_N14
\inst5|inst8[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[4]~18_combout\ = (\inst1|Yupa[0]~7_combout\ & (\inst5|inst8[4]~17_combout\ & (\inst5|inst8[4]~14_combout\))) # (!\inst1|Yupa[0]~7_combout\ & (((\inst5|inst8[4]~17_combout\ & \inst5|inst8[4]~14_combout\)) # (!\inst1|Yupa[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~7_combout\,
	datab => \inst5|inst8[4]~17_combout\,
	datac => \inst5|inst8[4]~14_combout\,
	datad => \inst1|Yupa[0]~10_combout\,
	combout => \inst5|inst8[4]~18_combout\);

-- Location: LCCOMB_X21_Y21_N4
\ACCB|data_out[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[4]~4_combout\ = (\inst7|inst2|EB\(0) & (((\inst5|inst8[4]~18_combout\)))) # (!\inst7|inst2|EB\(0) & ((\inst7|inst2|EB\(1) & ((\inst1|Yupa_2[4]~29_combout\))) # (!\inst7|inst2|EB\(1) & (\inst5|inst8[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datab => \inst7|inst2|EB\(1),
	datac => \inst5|inst8[4]~18_combout\,
	datad => \inst1|Yupa_2[4]~29_combout\,
	combout => \ACCB|data_out[4]~4_combout\);

-- Location: FF_X21_Y21_N5
\ACCB|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[4]~4_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(4));

-- Location: LCCOMB_X21_Y21_N12
\ACCB|A[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[4]~4_combout\ = ((\ACCB|data_out\(4)) # ((\inst7|inst2|nWB~q\) # (\inst7|inst2|EB\(1)))) # (!\inst7|inst2|EB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datab => \ACCB|data_out\(4),
	datac => \inst7|inst2|nWB~q\,
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|A[4]~4_combout\);

-- Location: LCCOMB_X21_Y21_N26
\inst5|inst8[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[4]~13_combout\ = (\AUX|data_out\(4) & ((\PC|data_out\(4)) # ((!\PC|TRI_STATE_D~0_combout\)))) # (!\AUX|data_out\(4) & (!\AUX|TRI_STATE_D~0_combout\ & ((\PC|data_out\(4)) # (!\PC|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(4),
	datab => \PC|data_out\(4),
	datac => \AUX|TRI_STATE_D~0_combout\,
	datad => \PC|TRI_STATE_D~0_combout\,
	combout => \inst5|inst8[4]~13_combout\);

-- Location: LCCOMB_X21_Y21_N16
\inst5|inst8[4]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[4]~14_combout\ = (\ACCB|A[4]~4_combout\ & (\inst5|inst8[4]~13_combout\ & ((\Y|data_out\(4)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|A[4]~4_combout\,
	datab => \Y|data_out\(4),
	datac => \inst5|inst8[4]~13_combout\,
	datad => \Y|TRI_STATE_D~0_combout\,
	combout => \inst5|inst8[4]~14_combout\);

-- Location: LCCOMB_X18_Y22_N28
\PC|data_out~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~33_combout\ = (\inst1|Yupa[0]~10_combout\ & (((!\inst5|inst8[4]~17_combout\) # (!\inst5|inst8[4]~14_combout\)))) # (!\inst1|Yupa[0]~10_combout\ & (\inst1|Yupa[0]~7_combout\ & ((!\inst5|inst8[4]~17_combout\) # (!\inst5|inst8[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~10_combout\,
	datab => \inst1|Yupa[0]~7_combout\,
	datac => \inst5|inst8[4]~14_combout\,
	datad => \inst5|inst8[4]~17_combout\,
	combout => \PC|data_out~33_combout\);

-- Location: LCCOMB_X18_Y22_N2
\PC|data_out~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~34_combout\ = (\PC|data_out[13]~1_combout\ & ((\PC|data_out\(3)) # ((\PC|data_out[7]~0_combout\)))) # (!\PC|data_out[13]~1_combout\ & (((!\PC|data_out[7]~0_combout\ & !\PC|data_out~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(3),
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out[7]~0_combout\,
	datad => \PC|data_out~33_combout\,
	combout => \PC|data_out~34_combout\);

-- Location: LCCOMB_X26_Y21_N16
\PC|data_out~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~35_combout\ = (\PC|data_out[7]~0_combout\ & ((\PC|data_out~34_combout\ & ((\PC|data_out\(5)))) # (!\PC|data_out~34_combout\ & (\PC|data_out\(4))))) # (!\PC|data_out[7]~0_combout\ & (((\PC|data_out~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[7]~0_combout\,
	datab => \PC|data_out\(4),
	datac => \PC|data_out\(5),
	datad => \PC|data_out~34_combout\,
	combout => \PC|data_out~35_combout\);

-- Location: LCCOMB_X26_Y21_N28
\PC|data_out~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~36_combout\ = (\PC|data_out~4_combout\ & (\PC|Add0~8_combout\)) # (!\PC|data_out~4_combout\ & ((\PC|data_out~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out~4_combout\,
	datac => \PC|Add0~8_combout\,
	datad => \PC|data_out~35_combout\,
	combout => \PC|data_out~36_combout\);

-- Location: FF_X26_Y21_N29
\PC|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~36_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(4));

-- Location: LCCOMB_X26_Y19_N10
\PC|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~10_combout\ = (\PC|data_out\(5) & ((\PC|Equal7~0_combout\ & (!\PC|Add0~9\)) # (!\PC|Equal7~0_combout\ & (\PC|Add0~9\ & VCC)))) # (!\PC|data_out\(5) & ((\PC|Equal7~0_combout\ & ((\PC|Add0~9\) # (GND))) # (!\PC|Equal7~0_combout\ & (!\PC|Add0~9\))))
-- \PC|Add0~11\ = CARRY((\PC|data_out\(5) & (\PC|Equal7~0_combout\ & !\PC|Add0~9\)) # (!\PC|data_out\(5) & ((\PC|Equal7~0_combout\) # (!\PC|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(5),
	datab => \PC|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|Add0~9\,
	combout => \PC|Add0~10_combout\,
	cout => \PC|Add0~11\);

-- Location: LCCOMB_X27_Y21_N16
\PC|data_out~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~30_combout\ = (\PC|data_out[13]~1_combout\ & ((\PC|data_out\(4)) # ((\PC|data_out[7]~0_combout\)))) # (!\PC|data_out[13]~1_combout\ & (((!\PC|data_out[7]~0_combout\ & \inst1|Yupa[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~1_combout\,
	datab => \PC|data_out\(4),
	datac => \PC|data_out[7]~0_combout\,
	datad => \inst1|Yupa[5]~17_combout\,
	combout => \PC|data_out~30_combout\);

-- Location: LCCOMB_X27_Y21_N18
\PC|data_out~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~31_combout\ = (\PC|data_out[7]~0_combout\ & ((\PC|data_out~30_combout\ & ((\PC|data_out\(6)))) # (!\PC|data_out~30_combout\ & (\PC|data_out\(5))))) # (!\PC|data_out[7]~0_combout\ & (((\PC|data_out~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[7]~0_combout\,
	datab => \PC|data_out\(5),
	datac => \PC|data_out\(6),
	datad => \PC|data_out~30_combout\,
	combout => \PC|data_out~31_combout\);

-- Location: LCCOMB_X27_Y21_N24
\PC|data_out~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~32_combout\ = (\PC|data_out~4_combout\ & (\PC|Add0~10_combout\)) # (!\PC|data_out~4_combout\ & ((\PC|data_out~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out~4_combout\,
	datac => \PC|Add0~10_combout\,
	datad => \PC|data_out~31_combout\,
	combout => \PC|data_out~32_combout\);

-- Location: FF_X27_Y21_N25
\PC|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~32_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(5));

-- Location: LCCOMB_X26_Y19_N12
\PC|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~12_combout\ = ((\PC|Equal7~0_combout\ $ (\PC|data_out\(6) $ (\PC|Add0~11\)))) # (GND)
-- \PC|Add0~13\ = CARRY((\PC|Equal7~0_combout\ & (\PC|data_out\(6) & !\PC|Add0~11\)) # (!\PC|Equal7~0_combout\ & ((\PC|data_out\(6)) # (!\PC|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Equal7~0_combout\,
	datab => \PC|data_out\(6),
	datad => VCC,
	cin => \PC|Add0~11\,
	combout => \PC|Add0~12_combout\,
	cout => \PC|Add0~13\);

-- Location: LCCOMB_X23_Y21_N12
\PC|data_out~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~27_combout\ = (\PC|data_out[13]~1_combout\ & ((\PC|data_out\(5)) # ((\PC|data_out[7]~0_combout\)))) # (!\PC|data_out[13]~1_combout\ & (((\inst5|inst8[6]~12_combout\ & !\PC|data_out[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(5),
	datab => \PC|data_out[13]~1_combout\,
	datac => \inst5|inst8[6]~12_combout\,
	datad => \PC|data_out[7]~0_combout\,
	combout => \PC|data_out~27_combout\);

-- Location: LCCOMB_X23_Y21_N6
\PC|data_out~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~28_combout\ = (\PC|data_out[7]~0_combout\ & ((\PC|data_out~27_combout\ & ((\PC|data_out\(7)))) # (!\PC|data_out~27_combout\ & (\PC|data_out\(6))))) # (!\PC|data_out[7]~0_combout\ & (((\PC|data_out~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[7]~0_combout\,
	datab => \PC|data_out\(6),
	datac => \PC|data_out\(7),
	datad => \PC|data_out~27_combout\,
	combout => \PC|data_out~28_combout\);

-- Location: LCCOMB_X27_Y21_N30
\PC|data_out~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~29_combout\ = (\PC|data_out~4_combout\ & (\PC|Add0~12_combout\)) # (!\PC|data_out~4_combout\ & ((\PC|data_out~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out~4_combout\,
	datac => \PC|Add0~12_combout\,
	datad => \PC|data_out~28_combout\,
	combout => \PC|data_out~29_combout\);

-- Location: FF_X27_Y21_N31
\PC|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~29_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(6));

-- Location: LCCOMB_X26_Y19_N14
\PC|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~14_combout\ = (\PC|Equal7~0_combout\ & ((\PC|data_out\(7) & (!\PC|Add0~13\)) # (!\PC|data_out\(7) & ((\PC|Add0~13\) # (GND))))) # (!\PC|Equal7~0_combout\ & ((\PC|data_out\(7) & (\PC|Add0~13\ & VCC)) # (!\PC|data_out\(7) & (!\PC|Add0~13\))))
-- \PC|Add0~15\ = CARRY((\PC|Equal7~0_combout\ & ((!\PC|Add0~13\) # (!\PC|data_out\(7)))) # (!\PC|Equal7~0_combout\ & (!\PC|data_out\(7) & !\PC|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Equal7~0_combout\,
	datab => \PC|data_out\(7),
	datad => VCC,
	cin => \PC|Add0~13\,
	combout => \PC|Add0~14_combout\,
	cout => \PC|Add0~15\);

-- Location: LCCOMB_X27_Y21_N12
\PC|data_out~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~24_combout\ = (\PC|data_out[13]~1_combout\ & ((\PC|data_out[7]~0_combout\) # ((\PC|data_out\(6))))) # (!\PC|data_out[13]~1_combout\ & (!\PC|data_out[7]~0_combout\ & ((\inst5|inst8[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~1_combout\,
	datab => \PC|data_out[7]~0_combout\,
	datac => \PC|data_out\(6),
	datad => \inst5|inst8[7]~6_combout\,
	combout => \PC|data_out~24_combout\);

-- Location: LCCOMB_X27_Y21_N2
\PC|data_out~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~25_combout\ = (\PC|data_out[7]~0_combout\ & ((\PC|data_out~24_combout\ & (\PC|data_out\(8))) # (!\PC|data_out~24_combout\ & ((\PC|data_out\(7)))))) # (!\PC|data_out[7]~0_combout\ & (((\PC|data_out~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(8),
	datab => \PC|data_out\(7),
	datac => \PC|data_out[7]~0_combout\,
	datad => \PC|data_out~24_combout\,
	combout => \PC|data_out~25_combout\);

-- Location: LCCOMB_X27_Y21_N20
\PC|data_out~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~26_combout\ = (\PC|data_out~4_combout\ & (\PC|Add0~14_combout\)) # (!\PC|data_out~4_combout\ & ((\PC|data_out~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|data_out~4_combout\,
	datac => \PC|Add0~14_combout\,
	datad => \PC|data_out~25_combout\,
	combout => \PC|data_out~26_combout\);

-- Location: FF_X27_Y21_N21
\PC|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~26_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(7));

-- Location: LCCOMB_X26_Y19_N16
\PC|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~16_combout\ = ((\PC|data_out\(8) $ (\PC|Equal7~0_combout\ $ (\PC|Add0~15\)))) # (GND)
-- \PC|Add0~17\ = CARRY((\PC|data_out\(8) & ((!\PC|Add0~15\) # (!\PC|Equal7~0_combout\))) # (!\PC|data_out\(8) & (!\PC|Equal7~0_combout\ & !\PC|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(8),
	datab => \PC|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|Add0~15\,
	combout => \PC|Add0~16_combout\,
	cout => \PC|Add0~17\);

-- Location: LCCOMB_X24_Y19_N10
\PC|data_out~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~22_combout\ = (\PC|data_out[13]~1_combout\ & ((\PC|data_out\(7)) # ((\PC|data_out[13]~6_combout\)))) # (!\PC|data_out[13]~1_combout\ & (((!\PC|data_out[13]~6_combout\ & \inst1|Yupa_2[0]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(7),
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out[13]~6_combout\,
	datad => \inst1|Yupa_2[0]~49_combout\,
	combout => \PC|data_out~22_combout\);

-- Location: LCCOMB_X25_Y19_N26
\PC|data_out~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~23_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~22_combout\ & ((\PC|data_out\(9)))) # (!\PC|data_out~22_combout\ & (\PC|Add0~16_combout\)))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|Add0~16_combout\,
	datac => \PC|data_out\(9),
	datad => \PC|data_out~22_combout\,
	combout => \PC|data_out~23_combout\);

-- Location: FF_X25_Y19_N27
\PC|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~23_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(8));

-- Location: LCCOMB_X26_Y19_N18
\PC|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~18_combout\ = (\PC|Equal7~0_combout\ & ((\PC|data_out\(9) & (!\PC|Add0~17\)) # (!\PC|data_out\(9) & ((\PC|Add0~17\) # (GND))))) # (!\PC|Equal7~0_combout\ & ((\PC|data_out\(9) & (\PC|Add0~17\ & VCC)) # (!\PC|data_out\(9) & (!\PC|Add0~17\))))
-- \PC|Add0~19\ = CARRY((\PC|Equal7~0_combout\ & ((!\PC|Add0~17\) # (!\PC|data_out\(9)))) # (!\PC|Equal7~0_combout\ & (!\PC|data_out\(9) & !\PC|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Equal7~0_combout\,
	datab => \PC|data_out\(9),
	datad => VCC,
	cin => \PC|Add0~17\,
	combout => \PC|Add0~18_combout\,
	cout => \PC|Add0~19\);

-- Location: LCCOMB_X25_Y19_N10
\PC|data_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~20_combout\ = (\PC|data_out[13]~6_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[13]~6_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|data_out\(8))) # (!\PC|data_out[13]~1_combout\ & ((\inst1|Yupa_2[1]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out\(8),
	datad => \inst1|Yupa_2[1]~44_combout\,
	combout => \PC|data_out~20_combout\);

-- Location: LCCOMB_X25_Y19_N4
\PC|data_out~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~21_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~20_combout\ & ((\PC|data_out\(10)))) # (!\PC|data_out~20_combout\ & (\PC|Add0~18_combout\)))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|Add0~18_combout\,
	datac => \PC|data_out\(10),
	datad => \PC|data_out~20_combout\,
	combout => \PC|data_out~21_combout\);

-- Location: FF_X25_Y19_N5
\PC|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~21_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(9));

-- Location: LCCOMB_X26_Y19_N20
\PC|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~20_combout\ = ((\PC|Equal7~0_combout\ $ (\PC|data_out\(10) $ (\PC|Add0~19\)))) # (GND)
-- \PC|Add0~21\ = CARRY((\PC|Equal7~0_combout\ & (\PC|data_out\(10) & !\PC|Add0~19\)) # (!\PC|Equal7~0_combout\ & ((\PC|data_out\(10)) # (!\PC|Add0~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Equal7~0_combout\,
	datab => \PC|data_out\(10),
	datad => VCC,
	cin => \PC|Add0~19\,
	combout => \PC|Add0~20_combout\,
	cout => \PC|Add0~21\);

-- Location: LCCOMB_X25_Y19_N20
\PC|data_out~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~18_combout\ = (\PC|data_out[13]~6_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[13]~6_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|data_out\(9))) # (!\PC|data_out[13]~1_combout\ & ((\inst1|Yupa_2[2]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out\(9),
	datad => \inst1|Yupa_2[2]~39_combout\,
	combout => \PC|data_out~18_combout\);

-- Location: LCCOMB_X25_Y19_N22
\PC|data_out~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~19_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~18_combout\ & (\PC|data_out\(11))) # (!\PC|data_out~18_combout\ & ((\PC|Add0~20_combout\))))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out\(11),
	datac => \PC|Add0~20_combout\,
	datad => \PC|data_out~18_combout\,
	combout => \PC|data_out~19_combout\);

-- Location: FF_X25_Y19_N23
\PC|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~19_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(10));

-- Location: LCCOMB_X25_Y19_N30
\PC|data_out~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~16_combout\ = (\PC|data_out[13]~6_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[13]~6_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|data_out\(10))) # (!\PC|data_out[13]~1_combout\ & ((\inst1|Yupa_2[3]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out\(10),
	datad => \inst1|Yupa_2[3]~34_combout\,
	combout => \PC|data_out~16_combout\);

-- Location: LCCOMB_X26_Y19_N22
\PC|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~22_combout\ = (\PC|data_out\(11) & ((\PC|Equal7~0_combout\ & (!\PC|Add0~21\)) # (!\PC|Equal7~0_combout\ & (\PC|Add0~21\ & VCC)))) # (!\PC|data_out\(11) & ((\PC|Equal7~0_combout\ & ((\PC|Add0~21\) # (GND))) # (!\PC|Equal7~0_combout\ & 
-- (!\PC|Add0~21\))))
-- \PC|Add0~23\ = CARRY((\PC|data_out\(11) & (\PC|Equal7~0_combout\ & !\PC|Add0~21\)) # (!\PC|data_out\(11) & ((\PC|Equal7~0_combout\) # (!\PC|Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(11),
	datab => \PC|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|Add0~21\,
	combout => \PC|Add0~22_combout\,
	cout => \PC|Add0~23\);

-- Location: LCCOMB_X25_Y19_N8
\PC|data_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~17_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~16_combout\ & (\PC|data_out\(12))) # (!\PC|data_out~16_combout\ & ((\PC|Add0~22_combout\))))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out\(12),
	datac => \PC|data_out~16_combout\,
	datad => \PC|Add0~22_combout\,
	combout => \PC|data_out~17_combout\);

-- Location: FF_X25_Y19_N9
\PC|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~17_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(11));

-- Location: LCCOMB_X26_Y19_N24
\PC|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Add0~24_combout\ = ((\PC|data_out\(12) $ (\PC|Equal7~0_combout\ $ (\PC|Add0~23\)))) # (GND)
-- \PC|Add0~25\ = CARRY((\PC|data_out\(12) & ((!\PC|Add0~23\) # (!\PC|Equal7~0_combout\))) # (!\PC|data_out\(12) & (!\PC|Equal7~0_combout\ & !\PC|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(12),
	datab => \PC|Equal7~0_combout\,
	datad => VCC,
	cin => \PC|Add0~23\,
	combout => \PC|Add0~24_combout\,
	cout => \PC|Add0~25\);

-- Location: LCCOMB_X25_Y19_N0
\PC|data_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~14_combout\ = (\PC|data_out[13]~6_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[13]~6_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|data_out\(11))) # (!\PC|data_out[13]~1_combout\ & ((\inst1|Yupa_2[4]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out\(11),
	datad => \inst1|Yupa_2[4]~29_combout\,
	combout => \PC|data_out~14_combout\);

-- Location: LCCOMB_X25_Y19_N14
\PC|data_out~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~15_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~14_combout\ & ((\PC|data_out\(13)))) # (!\PC|data_out~14_combout\ & (\PC|Add0~24_combout\)))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|Add0~24_combout\,
	datac => \PC|data_out\(13),
	datad => \PC|data_out~14_combout\,
	combout => \PC|data_out~15_combout\);

-- Location: FF_X25_Y19_N15
\PC|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~15_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(12));

-- Location: LCCOMB_X25_Y19_N6
\PC|data_out~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~12_combout\ = (\PC|data_out[13]~6_combout\ & (\PC|data_out[13]~1_combout\)) # (!\PC|data_out[13]~6_combout\ & ((\PC|data_out[13]~1_combout\ & (\PC|data_out\(12))) # (!\PC|data_out[13]~1_combout\ & ((\inst1|Yupa_2[5]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out\(12),
	datad => \inst1|Yupa_2[5]~24_combout\,
	combout => \PC|data_out~12_combout\);

-- Location: LCCOMB_X25_Y19_N16
\PC|data_out~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~13_combout\ = (\PC|data_out[13]~6_combout\ & ((\PC|data_out~12_combout\ & ((\PC|data_out\(14)))) # (!\PC|data_out~12_combout\ & (\PC|Add0~26_combout\)))) # (!\PC|data_out[13]~6_combout\ & (((\PC|data_out~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~6_combout\,
	datab => \PC|Add0~26_combout\,
	datac => \PC|data_out\(14),
	datad => \PC|data_out~12_combout\,
	combout => \PC|data_out~13_combout\);

-- Location: FF_X25_Y19_N17
\PC|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~13_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \PC|data_out[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(13));

-- Location: LCCOMB_X26_Y20_N4
\ENTRADA~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~1_combout\ = (!\inst7|inst2|AP\(1) & (\inst7|inst2|nEAP2~q\ & (!\inst7|inst2|AP\(0) & \AP|data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|AP\(1),
	datab => \inst7|inst2|nEAP2~q\,
	datac => \inst7|inst2|AP\(0),
	datad => \AP|data_out\(13),
	combout => \ENTRADA~1_combout\);

-- Location: LCCOMB_X27_Y20_N4
\ENTRADA~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~0_combout\ = (\AUX|data_out\(13) & (((\inst7|inst2|AP\(1)) # (\inst7|inst2|AP\(0))) # (!\inst7|inst2|nEAP2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEAP2~q\,
	datab => \inst7|inst2|AP\(1),
	datac => \AUX|data_out\(13),
	datad => \inst7|inst2|AP\(0),
	combout => \ENTRADA~0_combout\);

-- Location: LCCOMB_X26_Y20_N18
\ENTRADA~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ENTRADA~2_combout\ = (\PC|TRI_STATE_E~0_combout\ & (\PC|data_out\(13))) # (!\PC|TRI_STATE_E~0_combout\ & (((\ENTRADA~1_combout\) # (\ENTRADA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(13),
	datab => \ENTRADA~1_combout\,
	datac => \PC|TRI_STATE_E~0_combout\,
	datad => \ENTRADA~0_combout\,
	combout => \ENTRADA~2_combout\);

-- Location: FF_X32_Y20_N29
\inst6|mem_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	asdata => \ENTRADA~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0));

-- Location: M9K_X33_Y11_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a63\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode655w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y35_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a55\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N12
\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~10_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~10_combout\);

-- Location: M9K_X53_Y26_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a47\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y24_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a39\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode625w[3]~1_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N22
\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~9_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\)) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~9_combout\);

-- Location: M9K_X33_Y34_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem~35_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem~35_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w\(3),
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y23_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N8
\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~6_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\))) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~6_combout\);

-- Location: M9K_X53_Y17_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y33_N0
\inst6|mem_rtl_0|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem_content.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram:inst6|altsyncram:mem_rtl_0|altsyncram_j7f1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|inst2|nCBD~clkctrl_outclk\,
	clk1 => \inst7|inst2|ALT_INV_nCBD~clkctrl_outclk\,
	ena0 => \inst6|mem_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout\,
	portadatain => \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N18
\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~7_combout\ = (\inst6|mem_rtl_0|auto_generated|address_reg_b\(1) & ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & ((\inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\))) # 
-- (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(0) & (\inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(0),
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(1),
	datac => \inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	datad => \inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~7_combout\);

-- Location: LCCOMB_X31_Y20_N20
\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~8_combout\ = (!\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~6_combout\) # (\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~6_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~7_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~8_combout\);

-- Location: LCCOMB_X31_Y20_N30
\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~11_combout\ = (\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~8_combout\) # ((\inst6|mem_rtl_0|auto_generated|address_reg_b\(2) & ((\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~10_combout\) # 
-- (\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~10_combout\,
	datab => \inst6|mem_rtl_0|auto_generated|address_reg_b\(2),
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~9_combout\,
	datad => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~8_combout\,
	combout => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~11_combout\);

-- Location: LCCOMB_X31_Y20_N28
\inst6|mem~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|mem~41_combout\ = !\inst6|data[7]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|data[7]~21_combout\,
	combout => \inst6|mem~41_combout\);

-- Location: FF_X31_Y20_N29
\inst6|mem~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|nCBD~clkctrl_outclk\,
	d => \inst6|mem~41_combout\,
	ena => \inst6|mem~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mem~33_q\);

-- Location: LCCOMB_X31_Y20_N0
\inst6|data[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[7]~19_combout\ = ((\inst6|mem~25_q\ & (\inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~11_combout\)) # (!\inst6|mem~25_q\ & ((!\inst6|mem~33_q\)))) # (!\inst6|MEM_READ~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|MEM_READ~0_combout\,
	datab => \inst6|mem~25_q\,
	datac => \inst6|mem_rtl_0|auto_generated|mux3|result_node[7]~11_combout\,
	datad => \inst6|mem~33_q\,
	combout => \inst6|data[7]~19_combout\);

-- Location: LCCOMB_X31_Y20_N2
\inst6|data[7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[7]~20_combout\ = (\inst6|data[7]~19_combout\ & (((\inst1|Yupa_2[7]~13_combout\) # (!\inst7|inst2|nRW~q\)) # (!\inst7|inst2|BD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|BD~q\,
	datab => \inst1|Yupa_2[7]~13_combout\,
	datac => \inst7|inst2|nRW~q\,
	datad => \inst6|data[7]~19_combout\,
	combout => \inst6|data[7]~20_combout\);

-- Location: LCCOMB_X32_Y24_N26
\inst6|data[7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst6|data[7]~21_combout\ = ((\inst6|data[7]~20_combout\ & ((\bufferBaja|PortR~0_combout\) # (\inst5|inst8[7]~6_combout\)))) # (!\inst6|data[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bufferBaja|PortR~0_combout\,
	datab => \inst5|inst8[7]~6_combout\,
	datac => \inst6|data[7]~20_combout\,
	datad => \inst6|data[0]~17_combout\,
	combout => \inst6|data[7]~21_combout\);

-- Location: LCCOMB_X22_Y23_N22
\inst5|inst8[7]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[7]~4_combout\ = (!\inst7|inst2|nHB~q\ & ((\inst6|data[7]~21_combout\) # ((\inst7|inst2|nRW~q\) # (\inst7|inst2|BD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[7]~21_combout\,
	datab => \inst7|inst2|nHB~q\,
	datac => \inst7|inst2|nRW~q\,
	datad => \inst7|inst2|BD~q\,
	combout => \inst5|inst8[7]~4_combout\);

-- Location: LCCOMB_X29_Y20_N10
\ACCA|A[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|A[7]~0_combout\ = (\inst7|inst2|nWA~q\) # ((\ACCA|data_out\(7)) # ((\inst7|inst2|EA\(1)) # (!\inst7|inst2|EA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nWA~q\,
	datab => \ACCA|data_out\(7),
	datac => \inst7|inst2|EA\(0),
	datad => \inst7|inst2|EA\(1),
	combout => \ACCA|A[7]~0_combout\);

-- Location: LCCOMB_X29_Y20_N24
\inst5|inst8[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[7]~3_combout\ = (\ACCA|A[7]~0_combout\ & (((\X|data_out\(7)) # (!\X|TRI_STATE_C~0_combout\)) # (!\inst7|inst2|nEX0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nEX0~q\,
	datab => \X|data_out\(7),
	datac => \X|TRI_STATE_C~0_combout\,
	datad => \ACCA|A[7]~0_combout\,
	combout => \inst5|inst8[7]~3_combout\);

-- Location: LCCOMB_X29_Y20_N6
\inst5|inst8[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[7]~5_combout\ = (\inst5|inst8[7]~4_combout\ & (\inst5|inst8[7]~3_combout\ & ((\inst1|Banderas\(2)) # (!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nOEUPA~q\,
	datab => \inst1|Banderas\(2),
	datac => \inst5|inst8[7]~4_combout\,
	datad => \inst5|inst8[7]~3_combout\,
	combout => \inst5|inst8[7]~5_combout\);

-- Location: LCCOMB_X21_Y20_N0
\inst5|inst8[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst8[7]~6_combout\ = (\inst5|inst8[7]~5_combout\ & ((\inst5|inst8[7]~2_combout\) # ((!\inst1|Yupa[0]~10_combout\ & !\inst1|Yupa[0]~7_combout\)))) # (!\inst5|inst8[7]~5_combout\ & (!\inst1|Yupa[0]~10_combout\ & (!\inst1|Yupa[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst8[7]~5_combout\,
	datab => \inst1|Yupa[0]~10_combout\,
	datac => \inst1|Yupa[0]~7_combout\,
	datad => \inst5|inst8[7]~2_combout\,
	combout => \inst5|inst8[7]~6_combout\);

-- Location: LCCOMB_X21_Y21_N28
\ACCB|data_out[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|data_out[7]~0_combout\ = (\inst7|inst2|EB\(0) & (\inst5|inst8[7]~6_combout\ & ((\inst1|Yupa_2[7]~13_combout\) # (!\inst7|inst2|EB\(1))))) # (!\inst7|inst2|EB\(0) & (\inst1|Yupa_2[7]~13_combout\ & ((\inst5|inst8[7]~6_combout\) # 
-- (\inst7|inst2|EB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datab => \inst5|inst8[7]~6_combout\,
	datac => \inst1|Yupa_2[7]~13_combout\,
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|data_out[7]~0_combout\);

-- Location: FF_X21_Y21_N29
\ACCB|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCB|data_out[7]~0_combout\,
	ena => \ACCB|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCB|data_out\(7));

-- Location: LCCOMB_X20_Y19_N22
\inst5|inst11|output~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst11|output~0_combout\ = (\inst7|inst2|B7~q\ & ((\inst7|inst2|B6~q\) # ((\ACCB|data_out\(7))))) # (!\inst7|inst2|B7~q\ & (!\inst7|inst2|B6~q\ & (\inst1|Banderas\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|B7~q\,
	datab => \inst7|inst2|B6~q\,
	datac => \inst1|Banderas\(2),
	datad => \ACCB|data_out\(7),
	combout => \inst5|inst11|output~0_combout\);

-- Location: LCCOMB_X20_Y23_N6
\NX_NY~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \NX_NY~0_combout\ = (\inst10|data_out~combout\ & (\Y|data_out\(15))) # (!\inst10|data_out~combout\ & ((\X|data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Y|data_out\(15),
	datac => \inst10|data_out~combout\,
	datad => \X|data_out\(15),
	combout => \NX_NY~0_combout\);

-- Location: LCCOMB_X20_Y19_N20
\inst5|inst11|output~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst11|output~1_combout\ = (\inst7|inst2|B6~q\ & ((\inst5|inst11|output~0_combout\ & ((\NX_NY~0_combout\))) # (!\inst5|inst11|output~0_combout\ & (\ACCA|data_out\(7))))) # (!\inst7|inst2|B6~q\ & (((\inst5|inst11|output~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(7),
	datab => \inst7|inst2|B6~q\,
	datac => \inst5|inst11|output~0_combout\,
	datad => \NX_NY~0_combout\,
	combout => \inst5|inst11|output~1_combout\);

-- Location: FF_X20_Y19_N21
\inst5|inst3|valor_interno\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_CN~q\,
	d => \inst5|inst11|output~1_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst3|valor_interno~q\);

-- Location: LCCOMB_X22_Y23_N20
\inst1|Yupa[3]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[3]~20_combout\ = (\inst1|Yupa_interno\(3) & ((\inst6|data[3]~35_combout\) # ((!\bufferAlta|PortR~0_combout\)))) # (!\inst1|Yupa_interno\(3) & (!\inst7|inst2|nOEUPA~q\ & ((\inst6|data[3]~35_combout\) # (!\bufferAlta|PortR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_interno\(3),
	datab => \inst6|data[3]~35_combout\,
	datac => \bufferAlta|PortR~0_combout\,
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa[3]~20_combout\);

-- Location: LCCOMB_X19_Y23_N8
\inst1|Yupa[3]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[3]~21_combout\ = ((\inst7|inst2|EA\(1)) # ((\inst7|inst2|nWA~q\) # (\ACCA|data_out\(3)))) # (!\inst7|inst2|EA\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \inst7|inst2|nWA~q\,
	datad => \ACCA|data_out\(3),
	combout => \inst1|Yupa[3]~21_combout\);

-- Location: LCCOMB_X19_Y23_N18
\inst1|Yupa[3]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[3]~22_combout\ = (\inst1|Yupa[3]~21_combout\ & ((\X|data_out\(3)) # ((!\inst7|inst2|nEX0~q\) # (!\X|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(3),
	datab => \X|TRI_STATE_C~0_combout\,
	datac => \inst1|Yupa[3]~21_combout\,
	datad => \inst7|inst2|nEX0~q\,
	combout => \inst1|Yupa[3]~22_combout\);

-- Location: LCCOMB_X19_Y23_N16
\inst1|Yupa[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[3]~23_combout\ = (\inst1|Yupa[3]~20_combout\ & (\inst1|Yupa[3]~22_combout\ & ((\inst5|inst3|valor_interno~q\) # (!\inst7|inst2|nHB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nHB~q\,
	datab => \inst5|inst3|valor_interno~q\,
	datac => \inst1|Yupa[3]~20_combout\,
	datad => \inst1|Yupa[3]~22_combout\,
	combout => \inst1|Yupa[3]~23_combout\);

-- Location: LCCOMB_X21_Y21_N2
\ACCB|A[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[3]~5_combout\ = ((\inst7|inst2|nWB~q\) # ((\ACCB|data_out\(3)) # (\inst7|inst2|EB\(1)))) # (!\inst7|inst2|EB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EB\(0),
	datab => \inst7|inst2|nWB~q\,
	datac => \ACCB|data_out\(3),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|A[3]~5_combout\);

-- Location: LCCOMB_X22_Y19_N0
\inst1|Yupa[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[3]~18_combout\ = (\AUX|data_out\(3) & ((\PC|data_out\(3)) # ((!\PC|TRI_STATE_D~0_combout\)))) # (!\AUX|data_out\(3) & (!\AUX|TRI_STATE_D~0_combout\ & ((\PC|data_out\(3)) # (!\PC|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(3),
	datab => \PC|data_out\(3),
	datac => \PC|TRI_STATE_D~0_combout\,
	datad => \AUX|TRI_STATE_D~0_combout\,
	combout => \inst1|Yupa[3]~18_combout\);

-- Location: LCCOMB_X18_Y22_N20
\inst1|Yupa[3]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[3]~19_combout\ = (\ACCB|A[3]~5_combout\ & (\inst1|Yupa[3]~18_combout\ & ((\Y|data_out\(3)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|A[3]~5_combout\,
	datab => \Y|data_out\(3),
	datac => \Y|TRI_STATE_D~0_combout\,
	datad => \inst1|Yupa[3]~18_combout\,
	combout => \inst1|Yupa[3]~19_combout\);

-- Location: LCCOMB_X18_Y22_N30
\inst1|Yupa[3]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[3]~24_combout\ = (\inst1|Yupa[0]~10_combout\ & (((\inst1|Yupa[3]~23_combout\ & \inst1|Yupa[3]~19_combout\)))) # (!\inst1|Yupa[0]~10_combout\ & (((\inst1|Yupa[3]~23_combout\ & \inst1|Yupa[3]~19_combout\)) # (!\inst1|Yupa[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~10_combout\,
	datab => \inst1|Yupa[0]~7_combout\,
	datac => \inst1|Yupa[3]~23_combout\,
	datad => \inst1|Yupa[3]~19_combout\,
	combout => \inst1|Yupa[3]~24_combout\);

-- Location: LCCOMB_X18_Y22_N26
\PC|data_out~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~37_combout\ = (\PC|data_out[13]~1_combout\ & (((\PC|data_out[7]~0_combout\) # (\PC|data_out\(2))))) # (!\PC|data_out[13]~1_combout\ & (\inst1|Yupa[3]~24_combout\ & (!\PC|data_out[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[3]~24_combout\,
	datab => \PC|data_out[13]~1_combout\,
	datac => \PC|data_out[7]~0_combout\,
	datad => \PC|data_out\(2),
	combout => \PC|data_out~37_combout\);

-- Location: LCCOMB_X18_Y22_N22
\PC|data_out~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~38_combout\ = (\PC|data_out~37_combout\ & ((\PC|data_out\(4)) # ((!\PC|data_out[7]~0_combout\)))) # (!\PC|data_out~37_combout\ & (((\PC|data_out[7]~0_combout\ & \PC|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out~37_combout\,
	datab => \PC|data_out\(4),
	datac => \PC|data_out[7]~0_combout\,
	datad => \PC|data_out\(3),
	combout => \PC|data_out~38_combout\);

-- Location: LCCOMB_X18_Y22_N12
\PC|data_out~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~39_combout\ = (\PC|data_out~4_combout\ & ((\PC|Add0~6_combout\))) # (!\PC|data_out~4_combout\ & (\PC|data_out~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out~38_combout\,
	datac => \PC|data_out~4_combout\,
	datad => \PC|Add0~6_combout\,
	combout => \PC|data_out~39_combout\);

-- Location: FF_X18_Y22_N13
\PC|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~39_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(3));

-- Location: LCCOMB_X22_Y21_N20
\PC|data_out~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~40_combout\ = (\PC|data_out[13]~1_combout\ & ((\PC|data_out\(1)) # ((\PC|data_out[7]~0_combout\)))) # (!\PC|data_out[13]~1_combout\ & (((!\PC|data_out[7]~0_combout\ & \inst1|Yupa[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[13]~1_combout\,
	datab => \PC|data_out\(1),
	datac => \PC|data_out[7]~0_combout\,
	datad => \inst1|Yupa[2]~31_combout\,
	combout => \PC|data_out~40_combout\);

-- Location: LCCOMB_X22_Y21_N14
\PC|data_out~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~41_combout\ = (\PC|data_out[7]~0_combout\ & ((\PC|data_out~40_combout\ & ((\PC|data_out\(3)))) # (!\PC|data_out~40_combout\ & (\PC|data_out\(2))))) # (!\PC|data_out[7]~0_combout\ & (((\PC|data_out~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out[7]~0_combout\,
	datab => \PC|data_out\(2),
	datac => \PC|data_out\(3),
	datad => \PC|data_out~40_combout\,
	combout => \PC|data_out~41_combout\);

-- Location: LCCOMB_X22_Y21_N18
\PC|data_out~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|data_out~42_combout\ = (\PC|data_out~4_combout\ & (\PC|Add0~4_combout\)) # (!\PC|data_out~4_combout\ & ((\PC|data_out~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|Add0~4_combout\,
	datac => \PC|data_out~41_combout\,
	datad => \PC|data_out~4_combout\,
	combout => \PC|data_out~42_combout\);

-- Location: FF_X22_Y21_N19
\PC|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|data_out~42_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|data_out\(2));

-- Location: LCCOMB_X22_Y21_N12
\inst1|Yupa[2]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[2]~25_combout\ = (\AUX|TRI_STATE_D~0_combout\ & (\AUX|data_out\(2) & ((\PC|data_out\(2)) # (!\PC|TRI_STATE_D~0_combout\)))) # (!\AUX|TRI_STATE_D~0_combout\ & (((\PC|data_out\(2))) # (!\PC|TRI_STATE_D~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|TRI_STATE_D~0_combout\,
	datab => \PC|TRI_STATE_D~0_combout\,
	datac => \AUX|data_out\(2),
	datad => \PC|data_out\(2),
	combout => \inst1|Yupa[2]~25_combout\);

-- Location: LCCOMB_X21_Y22_N14
\ACCB|A[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[2]~6_combout\ = (\inst7|inst2|nWB~q\) # ((\ACCB|data_out\(2)) # ((\inst7|inst2|EB\(1)) # (!\inst7|inst2|EB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nWB~q\,
	datab => \ACCB|data_out\(2),
	datac => \inst7|inst2|EB\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|A[2]~6_combout\);

-- Location: LCCOMB_X22_Y21_N6
\inst1|Yupa[2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[2]~26_combout\ = (\inst1|Yupa[2]~25_combout\ & (\ACCB|A[2]~6_combout\ & ((\Y|data_out\(2)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[2]~25_combout\,
	datab => \Y|data_out\(2),
	datac => \Y|TRI_STATE_D~0_combout\,
	datad => \ACCB|A[2]~6_combout\,
	combout => \inst1|Yupa[2]~26_combout\);

-- Location: LCCOMB_X22_Y21_N16
\inst1|Yupa[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[2]~31_combout\ = (\inst1|Yupa[2]~26_combout\ & ((\inst1|Yupa[2]~30_combout\) # ((!\inst1|Yupa[0]~10_combout\ & !\inst1|Yupa[0]~7_combout\)))) # (!\inst1|Yupa[2]~26_combout\ & (!\inst1|Yupa[0]~10_combout\ & ((!\inst1|Yupa[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[2]~26_combout\,
	datab => \inst1|Yupa[0]~10_combout\,
	datac => \inst1|Yupa[2]~30_combout\,
	datad => \inst1|Yupa[0]~7_combout\,
	combout => \inst1|Yupa[2]~31_combout\);

-- Location: LCCOMB_X19_Y24_N30
\ACCA|data_out[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[2]~6_combout\ = (\inst7|inst2|EA\(0) & (\inst1|Yupa[2]~31_combout\)) # (!\inst7|inst2|EA\(0) & ((\inst7|inst2|EA\(1) & ((\inst1|Yupa_2[2]~39_combout\))) # (!\inst7|inst2|EA\(1) & (\inst1|Yupa[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst1|Yupa[2]~31_combout\,
	datac => \inst7|inst2|EA\(1),
	datad => \inst1|Yupa_2[2]~39_combout\,
	combout => \ACCA|data_out[2]~6_combout\);

-- Location: FF_X19_Y24_N31
\ACCA|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[2]~6_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(2));

-- Location: LCCOMB_X20_Y22_N30
\inst1|Yupa_2[2]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[2]~37_combout\ = (\ACCA|data_out\(2) & (((\X|data_out\(10)) # (!\X|TRI_STATE_C~1_combout\)))) # (!\ACCA|data_out\(2) & (\ACCA|B[7]~1_combout\ & ((\X|data_out\(10)) # (!\X|TRI_STATE_C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(2),
	datab => \ACCA|B[7]~1_combout\,
	datac => \X|data_out\(10),
	datad => \X|TRI_STATE_C~1_combout\,
	combout => \inst1|Yupa_2[2]~37_combout\);

-- Location: LCCOMB_X22_Y23_N16
\inst1|Yupa_2[2]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[2]~38_combout\ = (\inst6|data[2]~43_combout\ & (((\inst1|Yupa_interno\(2)) # (!\inst7|inst2|nOEUPA~q\)))) # (!\inst6|data[2]~43_combout\ & (!\bufferAlta|PortR~1_combout\ & ((\inst1|Yupa_interno\(2)) # (!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[2]~43_combout\,
	datab => \bufferAlta|PortR~1_combout\,
	datac => \inst1|Yupa_interno\(2),
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa_2[2]~38_combout\);

-- Location: LCCOMB_X20_Y22_N4
\Y|C[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|C[2]~3_combout\ = ((\Y|data_out\(10)) # (!\Y|TRI_STATE_C~0_combout\)) # (!\inst7|inst2|nEX1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|nEX1~q\,
	datac => \Y|TRI_STATE_C~0_combout\,
	datad => \Y|data_out\(10),
	combout => \Y|C[2]~3_combout\);

-- Location: LCCOMB_X20_Y22_N18
\inst1|Yupa_2[2]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[2]~35_combout\ = (\AUX|data_out\(10) & (((\PC|data_out\(10)) # (!\PC|TRI_STATE_C~0_combout\)))) # (!\AUX|data_out\(10) & (!\AUX|TRI_STATE_C~0_combout\ & ((\PC|data_out\(10)) # (!\PC|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(10),
	datab => \AUX|TRI_STATE_C~0_combout\,
	datac => \PC|data_out\(10),
	datad => \PC|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa_2[2]~35_combout\);

-- Location: LCCOMB_X20_Y22_N8
\inst1|Yupa_2[2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[2]~36_combout\ = (\Y|C[2]~3_combout\ & (\inst1|Yupa_2[2]~35_combout\ & ((\ACCB|data_out\(2)) # (\ACCB|B[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCB|data_out\(2),
	datab => \ACCB|B[7]~1_combout\,
	datac => \Y|C[2]~3_combout\,
	datad => \inst1|Yupa_2[2]~35_combout\,
	combout => \inst1|Yupa_2[2]~36_combout\);

-- Location: LCCOMB_X20_Y22_N16
\inst1|Yupa_2[2]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[2]~39_combout\ = ((\inst1|Yupa_2[2]~37_combout\ & (\inst1|Yupa_2[2]~38_combout\ & \inst1|Yupa_2[2]~36_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[2]~37_combout\,
	datab => \inst1|Yupa_2[2]~38_combout\,
	datac => \inst1|Yupa_2[2]~36_combout\,
	datad => \inst1|Yupa_2[7]~12_combout\,
	combout => \inst1|Yupa_2[2]~39_combout\);

-- Location: LCCOMB_X21_Y24_N26
\Y|data_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~17_combout\ = (\X|data_out[9]~0_combout\ & ((\Y|data_out\(9)) # ((\X|data_out[9]~7_combout\)))) # (!\X|data_out[9]~0_combout\ & (((!\X|data_out[9]~7_combout\ & \inst1|Yupa_2[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(9),
	datab => \X|data_out[9]~0_combout\,
	datac => \X|data_out[9]~7_combout\,
	datad => \inst1|Yupa_2[2]~39_combout\,
	combout => \Y|data_out~17_combout\);

-- Location: LCCOMB_X21_Y24_N6
\Y|data_out~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~18_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~17_combout\ & ((\Y|data_out\(11)))) # (!\Y|data_out~17_combout\ & (\Y|Add0~20_combout\)))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Add0~20_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \Y|data_out~17_combout\,
	datad => \Y|data_out\(11),
	combout => \Y|data_out~18_combout\);

-- Location: FF_X21_Y24_N7
\Y|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~18_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(10));

-- Location: LCCOMB_X24_Y21_N30
\Y|data_out~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~19_combout\ = (\X|data_out[9]~7_combout\ & (((\X|data_out[9]~0_combout\)))) # (!\X|data_out[9]~7_combout\ & ((\X|data_out[9]~0_combout\ & (\Y|data_out\(8))) # (!\X|data_out[9]~0_combout\ & ((\inst1|Yupa_2[1]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(8),
	datab => \X|data_out[9]~7_combout\,
	datac => \X|data_out[9]~0_combout\,
	datad => \inst1|Yupa_2[1]~44_combout\,
	combout => \Y|data_out~19_combout\);

-- Location: LCCOMB_X21_Y24_N20
\Y|data_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~20_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~19_combout\ & (\Y|data_out\(10))) # (!\Y|data_out~19_combout\ & ((\Y|Add0~18_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(10),
	datab => \X|data_out[9]~7_combout\,
	datac => \Y|Add0~18_combout\,
	datad => \Y|data_out~19_combout\,
	combout => \Y|data_out~20_combout\);

-- Location: FF_X21_Y24_N21
\Y|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~20_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(9));

-- Location: LCCOMB_X22_Y24_N26
\Y|data_out~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~21_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[9]~7_combout\) # ((\Y|data_out\(7))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[9]~7_combout\ & ((\inst1|Yupa_2[0]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[9]~7_combout\,
	datac => \Y|data_out\(7),
	datad => \inst1|Yupa_2[0]~49_combout\,
	combout => \Y|data_out~21_combout\);

-- Location: LCCOMB_X22_Y24_N8
\Y|data_out~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out~22_combout\ = (\X|data_out[9]~7_combout\ & ((\Y|data_out~21_combout\ & (\Y|data_out\(9))) # (!\Y|data_out~21_combout\ & ((\Y|Add0~16_combout\))))) # (!\X|data_out[9]~7_combout\ & (((\Y|data_out~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(9),
	datab => \X|data_out[9]~7_combout\,
	datac => \Y|data_out~21_combout\,
	datad => \Y|Add0~16_combout\,
	combout => \Y|data_out~22_combout\);

-- Location: FF_X22_Y24_N9
\Y|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out~22_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(8));

-- Location: LCCOMB_X22_Y24_N12
\Y|data_out[7]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[7]~23_combout\ = (\X|data_out[9]~0_combout\ & ((\Y|data_out\(6)) # ((\X|data_out[7]~1_combout\)))) # (!\X|data_out[9]~0_combout\ & (((\inst5|inst8[7]~6_combout\ & !\X|data_out[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \Y|data_out\(6),
	datac => \inst5|inst8[7]~6_combout\,
	datad => \X|data_out[7]~1_combout\,
	combout => \Y|data_out[7]~23_combout\);

-- Location: LCCOMB_X22_Y24_N18
\Y|data_out[7]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[7]~24_combout\ = (\X|data_out[7]~1_combout\ & ((\Y|data_out[7]~23_combout\ & (\Y|data_out\(8))) # (!\Y|data_out[7]~23_combout\ & ((\Y|Add0~14_combout\))))) # (!\X|data_out[7]~1_combout\ & (((\Y|data_out[7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(8),
	datab => \X|data_out[7]~1_combout\,
	datac => \Y|Add0~14_combout\,
	datad => \Y|data_out[7]~23_combout\,
	combout => \Y|data_out[7]~24_combout\);

-- Location: LCCOMB_X22_Y24_N22
\Y|data_out[7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[7]~25_combout\ = (\X|data_out~2_combout\ & (\Y|Add0~14_combout\)) # (!\X|data_out~2_combout\ & ((\Y|data_out[7]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Y|Add0~14_combout\,
	datac => \X|data_out~2_combout\,
	datad => \Y|data_out[7]~24_combout\,
	combout => \Y|data_out[7]~25_combout\);

-- Location: LCCOMB_X18_Y24_N12
\Y|data_out[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[0]~5_combout\ = (\inst10|data_out~combout\ & ((\inst7|inst2|X\(1)) # (\inst7|inst2|X\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst10|data_out~combout\,
	datac => \inst7|inst2|X\(1),
	datad => \inst7|inst2|X\(0),
	combout => \Y|data_out[0]~5_combout\);

-- Location: FF_X22_Y24_N23
\Y|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out[7]~25_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(7));

-- Location: LCCOMB_X22_Y24_N24
\Y|data_out[6]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[6]~26_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[7]~1_combout\) # ((\Y|data_out\(5))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[7]~1_combout\ & ((\inst5|inst8[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[7]~1_combout\,
	datac => \Y|data_out\(5),
	datad => \inst5|inst8[6]~12_combout\,
	combout => \Y|data_out[6]~26_combout\);

-- Location: LCCOMB_X22_Y24_N10
\Y|data_out[6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[6]~27_combout\ = (\X|data_out[7]~1_combout\ & ((\Y|data_out[6]~26_combout\ & ((\Y|data_out\(7)))) # (!\Y|data_out[6]~26_combout\ & (\Y|Add0~12_combout\)))) # (!\X|data_out[7]~1_combout\ & (((\Y|data_out[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Add0~12_combout\,
	datab => \X|data_out[7]~1_combout\,
	datac => \Y|data_out\(7),
	datad => \Y|data_out[6]~26_combout\,
	combout => \Y|data_out[6]~27_combout\);

-- Location: LCCOMB_X22_Y24_N20
\Y|data_out[6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[6]~28_combout\ = (\X|data_out~2_combout\ & (\Y|Add0~12_combout\)) # (!\X|data_out~2_combout\ & ((\Y|data_out[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Add0~12_combout\,
	datac => \X|data_out~2_combout\,
	datad => \Y|data_out[6]~27_combout\,
	combout => \Y|data_out[6]~28_combout\);

-- Location: FF_X22_Y24_N21
\Y|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out[6]~28_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(6));

-- Location: LCCOMB_X22_Y24_N28
\Y|data_out[5]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[5]~29_combout\ = (\X|data_out[9]~0_combout\ & ((\X|data_out[7]~1_combout\) # ((\Y|data_out\(4))))) # (!\X|data_out[9]~0_combout\ & (!\X|data_out[7]~1_combout\ & ((\inst1|Yupa[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \X|data_out[7]~1_combout\,
	datac => \Y|data_out\(4),
	datad => \inst1|Yupa[5]~17_combout\,
	combout => \Y|data_out[5]~29_combout\);

-- Location: LCCOMB_X22_Y24_N6
\Y|data_out[5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[5]~30_combout\ = (\X|data_out[7]~1_combout\ & ((\Y|data_out[5]~29_combout\ & (\Y|data_out\(6))) # (!\Y|data_out[5]~29_combout\ & ((\Y|Add0~10_combout\))))) # (!\X|data_out[7]~1_combout\ & (((\Y|data_out[5]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(6),
	datab => \X|data_out[7]~1_combout\,
	datac => \Y|Add0~10_combout\,
	datad => \Y|data_out[5]~29_combout\,
	combout => \Y|data_out[5]~30_combout\);

-- Location: LCCOMB_X22_Y24_N14
\Y|data_out[5]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[5]~31_combout\ = (\X|data_out~2_combout\ & (\Y|Add0~10_combout\)) # (!\X|data_out~2_combout\ & ((\Y|data_out[5]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Add0~10_combout\,
	datac => \X|data_out~2_combout\,
	datad => \Y|data_out[5]~30_combout\,
	combout => \Y|data_out[5]~31_combout\);

-- Location: FF_X22_Y24_N15
\Y|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out[5]~31_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(5));

-- Location: LCCOMB_X19_Y21_N28
\Y|data_out[4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[4]~32_combout\ = (\X|data_out[9]~0_combout\ & (((\Y|data_out\(3)) # (\X|data_out[7]~1_combout\)))) # (!\X|data_out[9]~0_combout\ & (\inst5|inst8[4]~18_combout\ & ((!\X|data_out[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[9]~0_combout\,
	datab => \inst5|inst8[4]~18_combout\,
	datac => \Y|data_out\(3),
	datad => \X|data_out[7]~1_combout\,
	combout => \Y|data_out[4]~32_combout\);

-- Location: LCCOMB_X19_Y21_N16
\Y|data_out[4]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[4]~33_combout\ = (\X|data_out[7]~1_combout\ & ((\Y|data_out[4]~32_combout\ & (\Y|data_out\(5))) # (!\Y|data_out[4]~32_combout\ & ((\Y|Add0~8_combout\))))) # (!\X|data_out[7]~1_combout\ & (((\Y|data_out[4]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~1_combout\,
	datab => \Y|data_out\(5),
	datac => \Y|Add0~8_combout\,
	datad => \Y|data_out[4]~32_combout\,
	combout => \Y|data_out[4]~33_combout\);

-- Location: LCCOMB_X19_Y21_N18
\Y|data_out[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[4]~34_combout\ = (\X|data_out~2_combout\ & (\Y|Add0~8_combout\)) # (!\X|data_out~2_combout\ & ((\Y|data_out[4]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \X|data_out~2_combout\,
	datac => \Y|Add0~8_combout\,
	datad => \Y|data_out[4]~33_combout\,
	combout => \Y|data_out[4]~34_combout\);

-- Location: FF_X19_Y21_N19
\Y|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out[4]~34_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(4));

-- Location: LCCOMB_X19_Y21_N6
\Y|data_out[3]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[3]~35_combout\ = (\X|data_out[7]~1_combout\ & ((\Y|data_out\(4)))) # (!\X|data_out[7]~1_combout\ & (\Y|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~1_combout\,
	datab => \Y|data_out\(2),
	datad => \Y|data_out\(4),
	combout => \Y|data_out[3]~35_combout\);

-- Location: LCCOMB_X19_Y21_N22
\Y|data_out[3]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[3]~36_combout\ = (\inst1|Yupa[0]~7_combout\ & (((!\inst1|Yupa[3]~23_combout\) # (!\inst1|Yupa[3]~19_combout\)))) # (!\inst1|Yupa[0]~7_combout\ & (\inst1|Yupa[0]~10_combout\ & ((!\inst1|Yupa[3]~23_combout\) # (!\inst1|Yupa[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~7_combout\,
	datab => \inst1|Yupa[0]~10_combout\,
	datac => \inst1|Yupa[3]~19_combout\,
	datad => \inst1|Yupa[3]~23_combout\,
	combout => \Y|data_out[3]~36_combout\);

-- Location: LCCOMB_X19_Y21_N8
\Y|data_out[3]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[3]~37_combout\ = (\X|data_out~2_combout\ & (((\Y|Add0~6_combout\)))) # (!\X|data_out~2_combout\ & ((\X|data_out[7]~1_combout\ & ((!\Y|Add0~6_combout\))) # (!\X|data_out[7]~1_combout\ & (\Y|data_out[3]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~1_combout\,
	datab => \X|data_out~2_combout\,
	datac => \Y|data_out[3]~36_combout\,
	datad => \Y|Add0~6_combout\,
	combout => \Y|data_out[3]~37_combout\);

-- Location: LCCOMB_X19_Y21_N4
\Y|data_out[3]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[3]~38_combout\ = (\X|data_out~2_combout\ & (((\Y|data_out[3]~37_combout\)))) # (!\X|data_out~2_combout\ & ((\X|data_out[9]~0_combout\ & (\Y|data_out[3]~35_combout\)) # (!\X|data_out[9]~0_combout\ & ((!\Y|data_out[3]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out~2_combout\,
	datab => \Y|data_out[3]~35_combout\,
	datac => \Y|data_out[3]~37_combout\,
	datad => \X|data_out[9]~0_combout\,
	combout => \Y|data_out[3]~38_combout\);

-- Location: FF_X19_Y21_N5
\Y|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out[3]~38_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(3));

-- Location: LCCOMB_X19_Y21_N2
\Y|data_out[2]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[2]~39_combout\ = (\X|data_out[7]~1_combout\ & (((\X|data_out[9]~0_combout\)))) # (!\X|data_out[7]~1_combout\ & ((\X|data_out[9]~0_combout\ & (\Y|data_out\(1))) # (!\X|data_out[9]~0_combout\ & ((\inst1|Yupa[2]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(1),
	datab => \X|data_out[7]~1_combout\,
	datac => \X|data_out[9]~0_combout\,
	datad => \inst1|Yupa[2]~31_combout\,
	combout => \Y|data_out[2]~39_combout\);

-- Location: LCCOMB_X19_Y21_N12
\Y|data_out[2]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[2]~40_combout\ = (\X|data_out[7]~1_combout\ & ((\Y|data_out[2]~39_combout\ & (\Y|data_out\(3))) # (!\Y|data_out[2]~39_combout\ & ((\Y|Add0~4_combout\))))) # (!\X|data_out[7]~1_combout\ & (((\Y|data_out[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(3),
	datab => \Y|Add0~4_combout\,
	datac => \X|data_out[7]~1_combout\,
	datad => \Y|data_out[2]~39_combout\,
	combout => \Y|data_out[2]~40_combout\);

-- Location: LCCOMB_X19_Y21_N24
\Y|data_out[2]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[2]~41_combout\ = (\X|data_out~2_combout\ & (\Y|Add0~4_combout\)) # (!\X|data_out~2_combout\ & ((\Y|data_out[2]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \X|data_out~2_combout\,
	datac => \Y|Add0~4_combout\,
	datad => \Y|data_out[2]~40_combout\,
	combout => \Y|data_out[2]~41_combout\);

-- Location: FF_X19_Y21_N25
\Y|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out[2]~41_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(2));

-- Location: LCCOMB_X18_Y21_N24
\Y|data_out[1]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[1]~42_combout\ = (\X|data_out[7]~1_combout\ & (((\X|data_out[9]~0_combout\)))) # (!\X|data_out[7]~1_combout\ & ((\X|data_out[9]~0_combout\ & (\Y|data_out\(0))) # (!\X|data_out[9]~0_combout\ & ((\inst1|Yupa[1]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(0),
	datab => \X|data_out[7]~1_combout\,
	datac => \inst1|Yupa[1]~37_combout\,
	datad => \X|data_out[9]~0_combout\,
	combout => \Y|data_out[1]~42_combout\);

-- Location: LCCOMB_X18_Y21_N6
\Y|data_out[1]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[1]~43_combout\ = (\X|data_out[7]~1_combout\ & ((\Y|data_out[1]~42_combout\ & ((\Y|data_out\(2)))) # (!\Y|data_out[1]~42_combout\ & (\Y|Add0~2_combout\)))) # (!\X|data_out[7]~1_combout\ & (((\Y|data_out[1]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Add0~2_combout\,
	datab => \X|data_out[7]~1_combout\,
	datac => \Y|data_out\(2),
	datad => \Y|data_out[1]~42_combout\,
	combout => \Y|data_out[1]~43_combout\);

-- Location: LCCOMB_X19_Y21_N10
\Y|data_out[1]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[1]~44_combout\ = (\X|data_out~2_combout\ & (\Y|Add0~2_combout\)) # (!\X|data_out~2_combout\ & ((\Y|data_out[1]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|Add0~2_combout\,
	datab => \X|data_out~2_combout\,
	datac => \Y|data_out[1]~43_combout\,
	combout => \Y|data_out[1]~44_combout\);

-- Location: FF_X19_Y21_N11
\Y|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Y|data_out[1]~44_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(1));

-- Location: LCCOMB_X19_Y21_N0
\Y|data_out[0]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[0]~45_combout\ = (\X|data_out[7]~1_combout\ & (((\Y|data_out\(1))))) # (!\X|data_out[7]~1_combout\ & (((\Y|data_out\(0))) # (!\Y|TRI_STATE_C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|TRI_STATE_C~0_combout\,
	datab => \Y|data_out\(0),
	datac => \X|data_out[7]~1_combout\,
	datad => \Y|data_out\(1),
	combout => \Y|data_out[0]~45_combout\);

-- Location: LCCOMB_X22_Y23_N12
\inst1|Yupa[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~3_combout\ = (\inst1|Yupa_interno\(0) & ((\inst6|data[0]~18_combout\) # ((!\bufferAlta|PortR~0_combout\)))) # (!\inst1|Yupa_interno\(0) & (!\inst7|inst2|nOEUPA~q\ & ((\inst6|data[0]~18_combout\) # (!\bufferAlta|PortR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_interno\(0),
	datab => \inst6|data[0]~18_combout\,
	datac => \bufferAlta|PortR~0_combout\,
	datad => \inst7|inst2|nOEUPA~q\,
	combout => \inst1|Yupa[0]~3_combout\);

-- Location: LCCOMB_X19_Y22_N0
\inst1|Yupa[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~4_combout\ = ((\inst7|inst2|EA\(1)) # ((\ACCA|data_out\(0)) # (\inst7|inst2|nWA~q\))) # (!\inst7|inst2|EA\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \ACCA|data_out\(0),
	datad => \inst7|inst2|nWA~q\,
	combout => \inst1|Yupa[0]~4_combout\);

-- Location: LCCOMB_X19_Y22_N10
\inst1|Yupa[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~5_combout\ = (\inst1|Yupa[0]~4_combout\ & (((\X|data_out\(0)) # (!\inst7|inst2|nEX0~q\)) # (!\X|TRI_STATE_C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|TRI_STATE_C~0_combout\,
	datab => \inst7|inst2|nEX0~q\,
	datac => \X|data_out\(0),
	datad => \inst1|Yupa[0]~4_combout\,
	combout => \inst1|Yupa[0]~5_combout\);

-- Location: LCCOMB_X19_Y20_N20
\inst1|Yupa[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~6_combout\ = (\inst1|Yupa[0]~3_combout\ & (\inst1|Yupa[0]~5_combout\ & ((\inst5|inst|valor_interno~q\) # (!\inst7|inst2|nHB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nHB~q\,
	datab => \inst1|Yupa[0]~3_combout\,
	datac => \inst5|inst|valor_interno~q\,
	datad => \inst1|Yupa[0]~5_combout\,
	combout => \inst1|Yupa[0]~6_combout\);

-- Location: LCCOMB_X19_Y20_N12
\Y|data_out[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[0]~2_combout\ = (\inst1|Yupa[0]~2_combout\ & (!\inst1|Yupa[0]~6_combout\ & ((\inst1|Yupa[0]~7_combout\) # (\inst1|Yupa[0]~10_combout\)))) # (!\inst1|Yupa[0]~2_combout\ & ((\inst1|Yupa[0]~7_combout\) # ((\inst1|Yupa[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~2_combout\,
	datab => \inst1|Yupa[0]~7_combout\,
	datac => \inst1|Yupa[0]~10_combout\,
	datad => \inst1|Yupa[0]~6_combout\,
	combout => \Y|data_out[0]~2_combout\);

-- Location: LCCOMB_X19_Y20_N8
\Y|data_out[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[0]~3_combout\ = (\X|data_out~2_combout\ & (((\Y|Add0~0_combout\)))) # (!\X|data_out~2_combout\ & ((\X|data_out[7]~1_combout\ & (!\Y|Add0~0_combout\)) # (!\X|data_out[7]~1_combout\ & ((\Y|data_out[0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out[7]~1_combout\,
	datab => \Y|Add0~0_combout\,
	datac => \X|data_out~2_combout\,
	datad => \Y|data_out[0]~2_combout\,
	combout => \Y|data_out[0]~3_combout\);

-- Location: LCCOMB_X19_Y20_N2
\Y|data_out[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|data_out[0]~4_combout\ = (\X|data_out~2_combout\ & (((\Y|data_out[0]~3_combout\)))) # (!\X|data_out~2_combout\ & ((\X|data_out[9]~0_combout\ & (\Y|data_out[0]~45_combout\)) # (!\X|data_out[9]~0_combout\ & ((!\Y|data_out[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out[0]~45_combout\,
	datab => \X|data_out~2_combout\,
	datac => \Y|data_out[0]~3_combout\,
	datad => \X|data_out[9]~0_combout\,
	combout => \Y|data_out[0]~4_combout\);

-- Location: FF_X19_Y20_N3
\Y|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \Y|data_out[0]~4_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \Y|data_out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Y|data_out\(0));

-- Location: LCCOMB_X20_Y20_N30
\ACCB|A[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|A[0]~0_combout\ = (\inst7|inst2|nWB~q\) # (((\ACCB|data_out\(0)) # (\inst7|inst2|EB\(1))) # (!\inst7|inst2|EB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nWB~q\,
	datab => \inst7|inst2|EB\(0),
	datac => \ACCB|data_out\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|A[0]~0_combout\);

-- Location: LCCOMB_X21_Y21_N10
\inst1|Yupa[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~1_combout\ = (\PC|data_out\(0) & ((\AUX|data_out\(0)) # ((!\AUX|TRI_STATE_D~0_combout\)))) # (!\PC|data_out\(0) & (!\PC|TRI_STATE_D~0_combout\ & ((\AUX|data_out\(0)) # (!\AUX|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|data_out\(0),
	datab => \AUX|data_out\(0),
	datac => \AUX|TRI_STATE_D~0_combout\,
	datad => \PC|TRI_STATE_D~0_combout\,
	combout => \inst1|Yupa[0]~1_combout\);

-- Location: LCCOMB_X20_Y20_N16
\inst1|Yupa[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~2_combout\ = (\ACCB|A[0]~0_combout\ & (\inst1|Yupa[0]~1_combout\ & ((\Y|data_out\(0)) # (!\Y|TRI_STATE_D~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|data_out\(0),
	datab => \Y|TRI_STATE_D~0_combout\,
	datac => \ACCB|A[0]~0_combout\,
	datad => \inst1|Yupa[0]~1_combout\,
	combout => \inst1|Yupa[0]~2_combout\);

-- Location: LCCOMB_X20_Y20_N12
\inst5|inst13|output~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst13|output~0_combout\ = (\inst1|Yupa[0]~10_combout\ & (\inst1|Yupa[0]~2_combout\ & ((\inst1|Yupa[0]~6_combout\)))) # (!\inst1|Yupa[0]~10_combout\ & (((\inst1|Yupa[0]~2_combout\ & \inst1|Yupa[0]~6_combout\)) # (!\inst1|Yupa[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~10_combout\,
	datab => \inst1|Yupa[0]~2_combout\,
	datac => \inst1|Yupa[0]~7_combout\,
	datad => \inst1|Yupa[0]~6_combout\,
	combout => \inst5|inst13|output~0_combout\);

-- Location: LCCOMB_X25_Y21_N18
\AUX|data_out~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~42_combout\ = (\AUX|data_out[7]~19_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[7]~19_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|R0~0_combout\)) # (!\AUX|data_out[15]~1_combout\ & 
-- ((\inst5|inst13|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|R0~0_combout\,
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst5|inst13|output~0_combout\,
	combout => \AUX|data_out~42_combout\);

-- Location: LCCOMB_X25_Y21_N20
\AUX|data_out~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~43_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~42_combout\ & ((\AUX|data_out\(1)))) # (!\AUX|data_out~42_combout\ & (\AUX|data_out\(0))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(0),
	datac => \AUX|data_out\(1),
	datad => \AUX|data_out~42_combout\,
	combout => \AUX|data_out~43_combout\);

-- Location: LCCOMB_X25_Y21_N24
\AUX|data_out~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~44_combout\ = (\AUX|data_out~22_combout\ & (\AUX|Add0~0_combout\)) # (!\AUX|data_out~22_combout\ & ((\AUX|data_out~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUX|data_out~22_combout\,
	datac => \AUX|Add0~0_combout\,
	datad => \AUX|data_out~43_combout\,
	combout => \AUX|data_out~44_combout\);

-- Location: FF_X25_Y21_N25
\AUX|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~44_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(0));

-- Location: LCCOMB_X30_Y21_N2
\AUX|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~2_combout\ = (\AUX|Equal7~0_combout\ & ((\AUX|data_out\(1) & (!\AUX|Add0~1\)) # (!\AUX|data_out\(1) & ((\AUX|Add0~1\) # (GND))))) # (!\AUX|Equal7~0_combout\ & ((\AUX|data_out\(1) & (\AUX|Add0~1\ & VCC)) # (!\AUX|data_out\(1) & (!\AUX|Add0~1\))))
-- \AUX|Add0~3\ = CARRY((\AUX|Equal7~0_combout\ & ((!\AUX|Add0~1\) # (!\AUX|data_out\(1)))) # (!\AUX|Equal7~0_combout\ & (!\AUX|data_out\(1) & !\AUX|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Equal7~0_combout\,
	datab => \AUX|data_out\(1),
	datad => VCC,
	cin => \AUX|Add0~1\,
	combout => \AUX|Add0~2_combout\,
	cout => \AUX|Add0~3\);

-- Location: LCCOMB_X18_Y21_N10
\AUX|data_out~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~39_combout\ = (\AUX|data_out[7]~19_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[7]~19_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(0))) # (!\AUX|data_out[15]~1_combout\ & ((\inst1|Yupa[1]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(0),
	datab => \AUX|data_out[7]~19_combout\,
	datac => \inst1|Yupa[1]~37_combout\,
	datad => \AUX|data_out[15]~1_combout\,
	combout => \AUX|data_out~39_combout\);

-- Location: LCCOMB_X18_Y21_N14
\AUX|data_out~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~40_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~39_combout\ & ((\AUX|data_out\(2)))) # (!\AUX|data_out~39_combout\ & (\AUX|data_out\(1))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(1),
	datab => \AUX|data_out[7]~19_combout\,
	datac => \AUX|data_out\(2),
	datad => \AUX|data_out~39_combout\,
	combout => \AUX|data_out~40_combout\);

-- Location: LCCOMB_X18_Y21_N20
\AUX|data_out~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~41_combout\ = (\AUX|data_out~22_combout\ & (\AUX|Add0~2_combout\)) # (!\AUX|data_out~22_combout\ & ((\AUX|data_out~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out~22_combout\,
	datab => \AUX|Add0~2_combout\,
	datac => \AUX|data_out~40_combout\,
	combout => \AUX|data_out~41_combout\);

-- Location: FF_X18_Y21_N21
\AUX|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~41_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(1));

-- Location: LCCOMB_X22_Y21_N28
\AUX|data_out~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~36_combout\ = (\AUX|data_out[7]~19_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[7]~19_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(1))) # (!\AUX|data_out[15]~1_combout\ & ((\inst1|Yupa[2]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(1),
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst1|Yupa[2]~31_combout\,
	combout => \AUX|data_out~36_combout\);

-- Location: LCCOMB_X22_Y21_N30
\AUX|data_out~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~37_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~36_combout\ & (\AUX|data_out\(3))) # (!\AUX|data_out~36_combout\ & ((\AUX|data_out\(2)))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(3),
	datab => \AUX|data_out\(2),
	datac => \AUX|data_out[7]~19_combout\,
	datad => \AUX|data_out~36_combout\,
	combout => \AUX|data_out~37_combout\);

-- Location: LCCOMB_X30_Y21_N4
\AUX|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~4_combout\ = ((\AUX|Equal7~0_combout\ $ (\AUX|data_out\(2) $ (\AUX|Add0~3\)))) # (GND)
-- \AUX|Add0~5\ = CARRY((\AUX|Equal7~0_combout\ & (\AUX|data_out\(2) & !\AUX|Add0~3\)) # (!\AUX|Equal7~0_combout\ & ((\AUX|data_out\(2)) # (!\AUX|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Equal7~0_combout\,
	datab => \AUX|data_out\(2),
	datad => VCC,
	cin => \AUX|Add0~3\,
	combout => \AUX|Add0~4_combout\,
	cout => \AUX|Add0~5\);

-- Location: LCCOMB_X22_Y21_N0
\AUX|data_out~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~38_combout\ = (\AUX|data_out~22_combout\ & ((\AUX|Add0~4_combout\))) # (!\AUX|data_out~22_combout\ & (\AUX|data_out~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUX|data_out~22_combout\,
	datac => \AUX|data_out~37_combout\,
	datad => \AUX|Add0~4_combout\,
	combout => \AUX|data_out~38_combout\);

-- Location: FF_X22_Y21_N1
\AUX|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~38_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(2));

-- Location: LCCOMB_X25_Y21_N10
\AUX|data_out~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~33_combout\ = (\AUX|data_out[15]~1_combout\ & ((\AUX|data_out\(2)) # ((\AUX|data_out[7]~19_combout\)))) # (!\AUX|data_out[15]~1_combout\ & (((\inst1|Yupa[3]~24_combout\ & !\AUX|data_out[7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[15]~1_combout\,
	datab => \AUX|data_out\(2),
	datac => \inst1|Yupa[3]~24_combout\,
	datad => \AUX|data_out[7]~19_combout\,
	combout => \AUX|data_out~33_combout\);

-- Location: LCCOMB_X25_Y21_N8
\AUX|data_out~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~34_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~33_combout\ & (\AUX|data_out\(4))) # (!\AUX|data_out~33_combout\ & ((\AUX|data_out\(3)))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(4),
	datac => \AUX|data_out\(3),
	datad => \AUX|data_out~33_combout\,
	combout => \AUX|data_out~34_combout\);

-- Location: LCCOMB_X30_Y21_N6
\AUX|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~6_combout\ = (\AUX|Equal7~0_combout\ & ((\AUX|data_out\(3) & (!\AUX|Add0~5\)) # (!\AUX|data_out\(3) & ((\AUX|Add0~5\) # (GND))))) # (!\AUX|Equal7~0_combout\ & ((\AUX|data_out\(3) & (\AUX|Add0~5\ & VCC)) # (!\AUX|data_out\(3) & (!\AUX|Add0~5\))))
-- \AUX|Add0~7\ = CARRY((\AUX|Equal7~0_combout\ & ((!\AUX|Add0~5\) # (!\AUX|data_out\(3)))) # (!\AUX|Equal7~0_combout\ & (!\AUX|data_out\(3) & !\AUX|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Equal7~0_combout\,
	datab => \AUX|data_out\(3),
	datad => VCC,
	cin => \AUX|Add0~5\,
	combout => \AUX|Add0~6_combout\,
	cout => \AUX|Add0~7\);

-- Location: LCCOMB_X25_Y21_N22
\AUX|data_out~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~35_combout\ = (\AUX|data_out~22_combout\ & ((\AUX|Add0~6_combout\))) # (!\AUX|data_out~22_combout\ & (\AUX|data_out~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUX|data_out~22_combout\,
	datac => \AUX|data_out~34_combout\,
	datad => \AUX|Add0~6_combout\,
	combout => \AUX|data_out~35_combout\);

-- Location: FF_X25_Y21_N23
\AUX|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~35_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(3));

-- Location: LCCOMB_X30_Y21_N8
\AUX|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~8_combout\ = ((\AUX|Equal7~0_combout\ $ (\AUX|data_out\(4) $ (\AUX|Add0~7\)))) # (GND)
-- \AUX|Add0~9\ = CARRY((\AUX|Equal7~0_combout\ & (\AUX|data_out\(4) & !\AUX|Add0~7\)) # (!\AUX|Equal7~0_combout\ & ((\AUX|data_out\(4)) # (!\AUX|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Equal7~0_combout\,
	datab => \AUX|data_out\(4),
	datad => VCC,
	cin => \AUX|Add0~7\,
	combout => \AUX|Add0~8_combout\,
	cout => \AUX|Add0~9\);

-- Location: LCCOMB_X25_Y21_N6
\AUX|data_out~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~30_combout\ = (\AUX|data_out[7]~19_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[7]~19_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(3))) # (!\AUX|data_out[15]~1_combout\ & ((\inst5|inst8[4]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(3),
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst5|inst8[4]~18_combout\,
	combout => \AUX|data_out~30_combout\);

-- Location: LCCOMB_X25_Y21_N0
\AUX|data_out~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~31_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~30_combout\ & ((\AUX|data_out\(5)))) # (!\AUX|data_out~30_combout\ & (\AUX|data_out\(4))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(4),
	datac => \AUX|data_out\(5),
	datad => \AUX|data_out~30_combout\,
	combout => \AUX|data_out~31_combout\);

-- Location: LCCOMB_X25_Y21_N16
\AUX|data_out~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~32_combout\ = (\AUX|data_out~22_combout\ & (\AUX|Add0~8_combout\)) # (!\AUX|data_out~22_combout\ & ((\AUX|data_out~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Add0~8_combout\,
	datab => \AUX|data_out~22_combout\,
	datad => \AUX|data_out~31_combout\,
	combout => \AUX|data_out~32_combout\);

-- Location: FF_X25_Y21_N17
\AUX|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~32_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(4));

-- Location: LCCOMB_X30_Y21_N10
\AUX|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~10_combout\ = (\AUX|Equal7~0_combout\ & ((\AUX|data_out\(5) & (!\AUX|Add0~9\)) # (!\AUX|data_out\(5) & ((\AUX|Add0~9\) # (GND))))) # (!\AUX|Equal7~0_combout\ & ((\AUX|data_out\(5) & (\AUX|Add0~9\ & VCC)) # (!\AUX|data_out\(5) & 
-- (!\AUX|Add0~9\))))
-- \AUX|Add0~11\ = CARRY((\AUX|Equal7~0_combout\ & ((!\AUX|Add0~9\) # (!\AUX|data_out\(5)))) # (!\AUX|Equal7~0_combout\ & (!\AUX|data_out\(5) & !\AUX|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Equal7~0_combout\,
	datab => \AUX|data_out\(5),
	datad => VCC,
	cin => \AUX|Add0~9\,
	combout => \AUX|Add0~10_combout\,
	cout => \AUX|Add0~11\);

-- Location: LCCOMB_X25_Y21_N2
\AUX|data_out~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~27_combout\ = (\AUX|data_out[7]~19_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[7]~19_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(4))) # (!\AUX|data_out[15]~1_combout\ & ((\inst1|Yupa[5]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(4),
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst1|Yupa[5]~17_combout\,
	combout => \AUX|data_out~27_combout\);

-- Location: LCCOMB_X25_Y21_N28
\AUX|data_out~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~28_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~27_combout\ & (\AUX|data_out\(6))) # (!\AUX|data_out~27_combout\ & ((\AUX|data_out\(5)))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(6),
	datac => \AUX|data_out\(5),
	datad => \AUX|data_out~27_combout\,
	combout => \AUX|data_out~28_combout\);

-- Location: LCCOMB_X25_Y21_N26
\AUX|data_out~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~29_combout\ = (\AUX|data_out~22_combout\ & (\AUX|Add0~10_combout\)) # (!\AUX|data_out~22_combout\ & ((\AUX|data_out~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Add0~10_combout\,
	datab => \AUX|data_out~22_combout\,
	datad => \AUX|data_out~28_combout\,
	combout => \AUX|data_out~29_combout\);

-- Location: FF_X25_Y21_N27
\AUX|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~29_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(5));

-- Location: LCCOMB_X30_Y21_N12
\AUX|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~12_combout\ = ((\AUX|Equal7~0_combout\ $ (\AUX|data_out\(6) $ (\AUX|Add0~11\)))) # (GND)
-- \AUX|Add0~13\ = CARRY((\AUX|Equal7~0_combout\ & (\AUX|data_out\(6) & !\AUX|Add0~11\)) # (!\AUX|Equal7~0_combout\ & ((\AUX|data_out\(6)) # (!\AUX|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Equal7~0_combout\,
	datab => \AUX|data_out\(6),
	datad => VCC,
	cin => \AUX|Add0~11\,
	combout => \AUX|Add0~12_combout\,
	cout => \AUX|Add0~13\);

-- Location: LCCOMB_X23_Y21_N20
\AUX|data_out~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~24_combout\ = (\AUX|data_out[7]~19_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[7]~19_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(5))) # (!\AUX|data_out[15]~1_combout\ & ((\inst5|inst8[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(5),
	datac => \inst5|inst8[6]~12_combout\,
	datad => \AUX|data_out[15]~1_combout\,
	combout => \AUX|data_out~24_combout\);

-- Location: LCCOMB_X23_Y21_N2
\AUX|data_out~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~25_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~24_combout\ & (\AUX|data_out\(7))) # (!\AUX|data_out~24_combout\ & ((\AUX|data_out\(6)))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(7),
	datac => \AUX|data_out\(6),
	datad => \AUX|data_out~24_combout\,
	combout => \AUX|data_out~25_combout\);

-- Location: LCCOMB_X25_Y21_N12
\AUX|data_out~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~26_combout\ = (\AUX|data_out~22_combout\ & (\AUX|Add0~12_combout\)) # (!\AUX|data_out~22_combout\ & ((\AUX|data_out~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUX|data_out~22_combout\,
	datac => \AUX|Add0~12_combout\,
	datad => \AUX|data_out~25_combout\,
	combout => \AUX|data_out~26_combout\);

-- Location: FF_X25_Y21_N13
\AUX|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~26_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(6));

-- Location: LCCOMB_X30_Y21_N14
\AUX|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~14_combout\ = (\AUX|data_out\(7) & ((\AUX|Equal7~0_combout\ & (!\AUX|Add0~13\)) # (!\AUX|Equal7~0_combout\ & (\AUX|Add0~13\ & VCC)))) # (!\AUX|data_out\(7) & ((\AUX|Equal7~0_combout\ & ((\AUX|Add0~13\) # (GND))) # (!\AUX|Equal7~0_combout\ & 
-- (!\AUX|Add0~13\))))
-- \AUX|Add0~15\ = CARRY((\AUX|data_out\(7) & (\AUX|Equal7~0_combout\ & !\AUX|Add0~13\)) # (!\AUX|data_out\(7) & ((\AUX|Equal7~0_combout\) # (!\AUX|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(7),
	datab => \AUX|Equal7~0_combout\,
	datad => VCC,
	cin => \AUX|Add0~13\,
	combout => \AUX|Add0~14_combout\,
	cout => \AUX|Add0~15\);

-- Location: LCCOMB_X21_Y20_N28
\AUX|data_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~20_combout\ = (\AUX|data_out[7]~19_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[7]~19_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(6))) # (!\AUX|data_out[15]~1_combout\ & ((\inst5|inst8[7]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(6),
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst5|inst8[7]~6_combout\,
	combout => \AUX|data_out~20_combout\);

-- Location: LCCOMB_X21_Y20_N20
\AUX|data_out~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~21_combout\ = (\AUX|data_out[7]~19_combout\ & ((\AUX|data_out~20_combout\ & (\AUX|data_out\(8))) # (!\AUX|data_out~20_combout\ & ((\AUX|data_out\(7)))))) # (!\AUX|data_out[7]~19_combout\ & (((\AUX|data_out~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[7]~19_combout\,
	datab => \AUX|data_out\(8),
	datac => \AUX|data_out\(7),
	datad => \AUX|data_out~20_combout\,
	combout => \AUX|data_out~21_combout\);

-- Location: LCCOMB_X29_Y20_N0
\AUX|data_out~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~23_combout\ = (\AUX|data_out~22_combout\ & (\AUX|Add0~14_combout\)) # (!\AUX|data_out~22_combout\ & ((\AUX|data_out~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AUX|Add0~14_combout\,
	datac => \AUX|data_out~22_combout\,
	datad => \AUX|data_out~21_combout\,
	combout => \AUX|data_out~23_combout\);

-- Location: FF_X29_Y20_N1
\AUX|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~23_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(7));

-- Location: LCCOMB_X30_Y21_N16
\AUX|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~16_combout\ = ((\AUX|data_out\(8) $ (\AUX|Equal7~0_combout\ $ (\AUX|Add0~15\)))) # (GND)
-- \AUX|Add0~17\ = CARRY((\AUX|data_out\(8) & ((!\AUX|Add0~15\) # (!\AUX|Equal7~0_combout\))) # (!\AUX|data_out\(8) & (!\AUX|Equal7~0_combout\ & !\AUX|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(8),
	datab => \AUX|Equal7~0_combout\,
	datad => VCC,
	cin => \AUX|Add0~15\,
	combout => \AUX|Add0~16_combout\,
	cout => \AUX|Add0~17\);

-- Location: LCCOMB_X21_Y20_N30
\AUX|data_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~17_combout\ = (\AUX|data_out[15]~1_combout\ & (((\AUX|data_out\(7)) # (\AUX|data_out[15]~0_combout\)))) # (!\AUX|data_out[15]~1_combout\ & (\inst1|Yupa_2[0]~49_combout\ & ((!\AUX|data_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[0]~49_combout\,
	datab => \AUX|data_out\(7),
	datac => \AUX|data_out[15]~1_combout\,
	datad => \AUX|data_out[15]~0_combout\,
	combout => \AUX|data_out~17_combout\);

-- Location: LCCOMB_X23_Y20_N16
\AUX|data_out~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~18_combout\ = (\AUX|data_out[15]~0_combout\ & ((\AUX|data_out~17_combout\ & ((\AUX|data_out\(9)))) # (!\AUX|data_out~17_combout\ & (\AUX|Add0~16_combout\)))) # (!\AUX|data_out[15]~0_combout\ & (((\AUX|data_out~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[15]~0_combout\,
	datab => \AUX|Add0~16_combout\,
	datac => \AUX|data_out\(9),
	datad => \AUX|data_out~17_combout\,
	combout => \AUX|data_out~18_combout\);

-- Location: LCCOMB_X22_Y21_N8
\AUX|data_out[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out[15]~4_combout\ = (\inst7|inst2|RA\(2)) # (\inst7|inst2|RA\(0) $ (\inst7|inst2|RA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|RA\(2),
	datac => \inst7|inst2|RA\(0),
	datad => \inst7|inst2|RA\(1),
	combout => \AUX|data_out[15]~4_combout\);

-- Location: FF_X23_Y20_N17
\AUX|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~18_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(8));

-- Location: LCCOMB_X30_Y21_N18
\AUX|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~18_combout\ = (\AUX|Equal7~0_combout\ & ((\AUX|data_out\(9) & (!\AUX|Add0~17\)) # (!\AUX|data_out\(9) & ((\AUX|Add0~17\) # (GND))))) # (!\AUX|Equal7~0_combout\ & ((\AUX|data_out\(9) & (\AUX|Add0~17\ & VCC)) # (!\AUX|data_out\(9) & 
-- (!\AUX|Add0~17\))))
-- \AUX|Add0~19\ = CARRY((\AUX|Equal7~0_combout\ & ((!\AUX|Add0~17\) # (!\AUX|data_out\(9)))) # (!\AUX|Equal7~0_combout\ & (!\AUX|data_out\(9) & !\AUX|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Equal7~0_combout\,
	datab => \AUX|data_out\(9),
	datad => VCC,
	cin => \AUX|Add0~17\,
	combout => \AUX|Add0~18_combout\,
	cout => \AUX|Add0~19\);

-- Location: LCCOMB_X27_Y21_N8
\AUX|data_out~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~15_combout\ = (\AUX|data_out[15]~1_combout\ & ((\AUX|data_out[15]~0_combout\) # ((\AUX|data_out\(8))))) # (!\AUX|data_out[15]~1_combout\ & (!\AUX|data_out[15]~0_combout\ & (\inst1|Yupa_2[1]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[15]~1_combout\,
	datab => \AUX|data_out[15]~0_combout\,
	datac => \inst1|Yupa_2[1]~44_combout\,
	datad => \AUX|data_out\(8),
	combout => \AUX|data_out~15_combout\);

-- Location: LCCOMB_X27_Y21_N26
\AUX|data_out~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~16_combout\ = (\AUX|data_out[15]~0_combout\ & ((\AUX|data_out~15_combout\ & ((\AUX|data_out\(10)))) # (!\AUX|data_out~15_combout\ & (\AUX|Add0~18_combout\)))) # (!\AUX|data_out[15]~0_combout\ & (((\AUX|data_out~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Add0~18_combout\,
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|data_out~15_combout\,
	datad => \AUX|data_out\(10),
	combout => \AUX|data_out~16_combout\);

-- Location: FF_X27_Y21_N27
\AUX|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~16_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(9));

-- Location: LCCOMB_X30_Y21_N20
\AUX|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~20_combout\ = ((\AUX|data_out\(10) $ (\AUX|Equal7~0_combout\ $ (\AUX|Add0~19\)))) # (GND)
-- \AUX|Add0~21\ = CARRY((\AUX|data_out\(10) & ((!\AUX|Add0~19\) # (!\AUX|Equal7~0_combout\))) # (!\AUX|data_out\(10) & (!\AUX|Equal7~0_combout\ & !\AUX|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(10),
	datab => \AUX|Equal7~0_combout\,
	datad => VCC,
	cin => \AUX|Add0~19\,
	combout => \AUX|Add0~20_combout\,
	cout => \AUX|Add0~21\);

-- Location: LCCOMB_X27_Y21_N10
\AUX|data_out~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~13_combout\ = (\AUX|data_out[15]~1_combout\ & ((\AUX|data_out[15]~0_combout\) # ((\AUX|data_out\(9))))) # (!\AUX|data_out[15]~1_combout\ & (!\AUX|data_out[15]~0_combout\ & ((\inst1|Yupa_2[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[15]~1_combout\,
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|data_out\(9),
	datad => \inst1|Yupa_2[2]~39_combout\,
	combout => \AUX|data_out~13_combout\);

-- Location: LCCOMB_X27_Y21_N0
\AUX|data_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~14_combout\ = (\AUX|data_out[15]~0_combout\ & ((\AUX|data_out~13_combout\ & (\AUX|data_out\(11))) # (!\AUX|data_out~13_combout\ & ((\AUX|Add0~20_combout\))))) # (!\AUX|data_out[15]~0_combout\ & (((\AUX|data_out~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(11),
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|Add0~20_combout\,
	datad => \AUX|data_out~13_combout\,
	combout => \AUX|data_out~14_combout\);

-- Location: FF_X27_Y21_N1
\AUX|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~14_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(10));

-- Location: LCCOMB_X30_Y21_N22
\AUX|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~22_combout\ = (\AUX|data_out\(11) & ((\AUX|Equal7~0_combout\ & (!\AUX|Add0~21\)) # (!\AUX|Equal7~0_combout\ & (\AUX|Add0~21\ & VCC)))) # (!\AUX|data_out\(11) & ((\AUX|Equal7~0_combout\ & ((\AUX|Add0~21\) # (GND))) # (!\AUX|Equal7~0_combout\ & 
-- (!\AUX|Add0~21\))))
-- \AUX|Add0~23\ = CARRY((\AUX|data_out\(11) & (\AUX|Equal7~0_combout\ & !\AUX|Add0~21\)) # (!\AUX|data_out\(11) & ((\AUX|Equal7~0_combout\) # (!\AUX|Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(11),
	datab => \AUX|Equal7~0_combout\,
	datad => VCC,
	cin => \AUX|Add0~21\,
	combout => \AUX|Add0~22_combout\,
	cout => \AUX|Add0~23\);

-- Location: LCCOMB_X22_Y20_N0
\AUX|data_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~11_combout\ = (\AUX|data_out[15]~1_combout\ & (((\AUX|data_out\(10)) # (\AUX|data_out[15]~0_combout\)))) # (!\AUX|data_out[15]~1_combout\ & (\inst1|Yupa_2[3]~34_combout\ & ((!\AUX|data_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out[15]~1_combout\,
	datab => \inst1|Yupa_2[3]~34_combout\,
	datac => \AUX|data_out\(10),
	datad => \AUX|data_out[15]~0_combout\,
	combout => \AUX|data_out~11_combout\);

-- Location: LCCOMB_X22_Y20_N10
\AUX|data_out~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~12_combout\ = (\AUX|data_out~11_combout\ & (((\AUX|data_out\(12)) # (!\AUX|data_out[15]~0_combout\)))) # (!\AUX|data_out~11_combout\ & (\AUX|Add0~22_combout\ & ((\AUX|data_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Add0~22_combout\,
	datab => \AUX|data_out~11_combout\,
	datac => \AUX|data_out\(12),
	datad => \AUX|data_out[15]~0_combout\,
	combout => \AUX|data_out~12_combout\);

-- Location: FF_X22_Y20_N11
\AUX|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~12_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(11));

-- Location: LCCOMB_X30_Y21_N24
\AUX|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~24_combout\ = ((\AUX|data_out\(12) $ (\AUX|Equal7~0_combout\ $ (\AUX|Add0~23\)))) # (GND)
-- \AUX|Add0~25\ = CARRY((\AUX|data_out\(12) & ((!\AUX|Add0~23\) # (!\AUX|Equal7~0_combout\))) # (!\AUX|data_out\(12) & (!\AUX|Equal7~0_combout\ & !\AUX|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(12),
	datab => \AUX|Equal7~0_combout\,
	datad => VCC,
	cin => \AUX|Add0~23\,
	combout => \AUX|Add0~24_combout\,
	cout => \AUX|Add0~25\);

-- Location: LCCOMB_X27_Y20_N18
\AUX|data_out~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~9_combout\ = (\AUX|data_out[15]~0_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[15]~0_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(11))) # (!\AUX|data_out[15]~1_combout\ & ((\inst1|Yupa_2[4]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(11),
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst1|Yupa_2[4]~29_combout\,
	combout => \AUX|data_out~9_combout\);

-- Location: LCCOMB_X27_Y20_N12
\AUX|data_out~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~10_combout\ = (\AUX|data_out[15]~0_combout\ & ((\AUX|data_out~9_combout\ & (\AUX|data_out\(13))) # (!\AUX|data_out~9_combout\ & ((\AUX|Add0~24_combout\))))) # (!\AUX|data_out[15]~0_combout\ & (((\AUX|data_out~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(13),
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|Add0~24_combout\,
	datad => \AUX|data_out~9_combout\,
	combout => \AUX|data_out~10_combout\);

-- Location: FF_X27_Y20_N13
\AUX|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~10_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(12));

-- Location: LCCOMB_X30_Y21_N26
\AUX|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~26_combout\ = (\AUX|data_out\(13) & ((\AUX|Equal7~0_combout\ & (!\AUX|Add0~25\)) # (!\AUX|Equal7~0_combout\ & (\AUX|Add0~25\ & VCC)))) # (!\AUX|data_out\(13) & ((\AUX|Equal7~0_combout\ & ((\AUX|Add0~25\) # (GND))) # (!\AUX|Equal7~0_combout\ & 
-- (!\AUX|Add0~25\))))
-- \AUX|Add0~27\ = CARRY((\AUX|data_out\(13) & (\AUX|Equal7~0_combout\ & !\AUX|Add0~25\)) # (!\AUX|data_out\(13) & ((\AUX|Equal7~0_combout\) # (!\AUX|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(13),
	datab => \AUX|Equal7~0_combout\,
	datad => VCC,
	cin => \AUX|Add0~25\,
	combout => \AUX|Add0~26_combout\,
	cout => \AUX|Add0~27\);

-- Location: LCCOMB_X27_Y20_N0
\AUX|data_out~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~7_combout\ = (\AUX|data_out[15]~0_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[15]~0_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(12))) # (!\AUX|data_out[15]~1_combout\ & ((\inst1|Yupa_2[5]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(12),
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst1|Yupa_2[5]~24_combout\,
	combout => \AUX|data_out~7_combout\);

-- Location: LCCOMB_X27_Y20_N26
\AUX|data_out~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~8_combout\ = (\AUX|data_out[15]~0_combout\ & ((\AUX|data_out~7_combout\ & (\AUX|data_out\(14))) # (!\AUX|data_out~7_combout\ & ((\AUX|Add0~26_combout\))))) # (!\AUX|data_out[15]~0_combout\ & (((\AUX|data_out~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(14),
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|Add0~26_combout\,
	datad => \AUX|data_out~7_combout\,
	combout => \AUX|data_out~8_combout\);

-- Location: FF_X27_Y20_N27
\AUX|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~8_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(13));

-- Location: LCCOMB_X30_Y21_N28
\AUX|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~28_combout\ = ((\AUX|data_out\(14) $ (\AUX|Equal7~0_combout\ $ (\AUX|Add0~27\)))) # (GND)
-- \AUX|Add0~29\ = CARRY((\AUX|data_out\(14) & ((!\AUX|Add0~27\) # (!\AUX|Equal7~0_combout\))) # (!\AUX|data_out\(14) & (!\AUX|Equal7~0_combout\ & !\AUX|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(14),
	datab => \AUX|Equal7~0_combout\,
	datad => VCC,
	cin => \AUX|Add0~27\,
	combout => \AUX|Add0~28_combout\,
	cout => \AUX|Add0~29\);

-- Location: LCCOMB_X27_Y20_N6
\AUX|data_out~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~5_combout\ = (\AUX|data_out[15]~0_combout\ & (((\AUX|data_out[15]~1_combout\)))) # (!\AUX|data_out[15]~0_combout\ & ((\AUX|data_out[15]~1_combout\ & (\AUX|data_out\(13))) # (!\AUX|data_out[15]~1_combout\ & ((\inst1|Yupa_2[6]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(13),
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|data_out[15]~1_combout\,
	datad => \inst1|Yupa_2[6]~19_combout\,
	combout => \AUX|data_out~5_combout\);

-- Location: LCCOMB_X27_Y20_N16
\AUX|data_out~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~6_combout\ = (\AUX|data_out[15]~0_combout\ & ((\AUX|data_out~5_combout\ & ((\AUX|data_out\(15)))) # (!\AUX|data_out~5_combout\ & (\AUX|Add0~28_combout\)))) # (!\AUX|data_out[15]~0_combout\ & (((\AUX|data_out~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|Add0~28_combout\,
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|data_out\(15),
	datad => \AUX|data_out~5_combout\,
	combout => \AUX|data_out~6_combout\);

-- Location: FF_X27_Y20_N17
\AUX|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \AUX|data_out~6_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(14));

-- Location: LCCOMB_X30_Y21_N30
\AUX|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|Add0~30_combout\ = \AUX|data_out\(15) $ (\AUX|Add0~29\ $ (!\AUX|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AUX|data_out\(15),
	datad => \AUX|Equal7~0_combout\,
	cin => \AUX|Add0~29\,
	combout => \AUX|Add0~30_combout\);

-- Location: LCCOMB_X21_Y20_N2
\AUX|data_out~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~2_combout\ = (\AUX|data_out[15]~1_combout\ & ((\AUX|data_out\(14)) # ((\AUX|data_out[15]~0_combout\)))) # (!\AUX|data_out[15]~1_combout\ & (((\inst1|Yupa_2[7]~13_combout\ & !\AUX|data_out[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(14),
	datab => \inst1|Yupa_2[7]~13_combout\,
	datac => \AUX|data_out[15]~1_combout\,
	datad => \AUX|data_out[15]~0_combout\,
	combout => \AUX|data_out~2_combout\);

-- Location: LCCOMB_X21_Y20_N18
\AUX|data_out~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \AUX|data_out~3_combout\ = (\AUX|data_out[15]~0_combout\ & ((\AUX|data_out~2_combout\ & (\AUX|R15~0_combout\)) # (!\AUX|data_out~2_combout\ & ((\AUX|Add0~30_combout\))))) # (!\AUX|data_out[15]~0_combout\ & (((\AUX|data_out~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|R15~0_combout\,
	datab => \AUX|data_out[15]~0_combout\,
	datac => \AUX|Add0~30_combout\,
	datad => \AUX|data_out~2_combout\,
	combout => \AUX|data_out~3_combout\);

-- Location: FF_X21_Y20_N19
\AUX|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \AUX|data_out~3_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	ena => \AUX|data_out[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AUX|data_out\(15));

-- Location: LCCOMB_X21_Y19_N26
\inst1|Yupa_2[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~7_combout\ = (\AUX|data_out\(15) & ((\PC|data_out\(15)) # ((!\PC|TRI_STATE_C~0_combout\)))) # (!\AUX|data_out\(15) & (!\AUX|TRI_STATE_C~0_combout\ & ((\PC|data_out\(15)) # (!\PC|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUX|data_out\(15),
	datab => \PC|data_out\(15),
	datac => \PC|TRI_STATE_C~0_combout\,
	datad => \AUX|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa_2[7]~7_combout\);

-- Location: LCCOMB_X19_Y24_N24
\inst1|Yupa_2[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~8_combout\ = (\inst6|data[7]~21_combout\ & (((\inst1|Banderas\(2))) # (!\inst7|inst2|nOEUPA~q\))) # (!\inst6|data[7]~21_combout\ & (!\bufferAlta|PortR~1_combout\ & ((\inst1|Banderas\(2)) # (!\inst7|inst2|nOEUPA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|data[7]~21_combout\,
	datab => \inst7|inst2|nOEUPA~q\,
	datac => \inst1|Banderas\(2),
	datad => \bufferAlta|PortR~1_combout\,
	combout => \inst1|Yupa_2[7]~8_combout\);

-- Location: LCCOMB_X19_Y24_N22
\ACCA|B[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|B[7]~0_combout\ = (\ACCA|data_out\(7)) # (((\inst7|inst2|nWA~q\) # (\inst7|inst2|EA\(0))) # (!\inst7|inst2|EA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ACCA|data_out\(7),
	datab => \inst7|inst2|EA\(1),
	datac => \inst7|inst2|nWA~q\,
	datad => \inst7|inst2|EA\(0),
	combout => \ACCA|B[7]~0_combout\);

-- Location: LCCOMB_X19_Y24_N10
\inst1|Yupa_2[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~9_combout\ = (\inst1|Yupa_2[7]~8_combout\ & (\ACCA|B[7]~0_combout\ & ((\X|data_out\(15)) # (!\X|TRI_STATE_C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|data_out\(15),
	datab => \inst1|Yupa_2[7]~8_combout\,
	datac => \ACCA|B[7]~0_combout\,
	datad => \X|TRI_STATE_C~1_combout\,
	combout => \inst1|Yupa_2[7]~9_combout\);

-- Location: LCCOMB_X21_Y21_N30
\ACCB|B[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCB|B[7]~0_combout\ = (\inst7|inst2|nWB~q\) # ((\ACCB|data_out\(7)) # ((\inst7|inst2|EB\(0)) # (!\inst7|inst2|EB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|nWB~q\,
	datab => \ACCB|data_out\(7),
	datac => \inst7|inst2|EB\(0),
	datad => \inst7|inst2|EB\(1),
	combout => \ACCB|B[7]~0_combout\);

-- Location: LCCOMB_X21_Y20_N8
\inst1|Yupa_2[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~6_combout\ = (\ACCB|B[7]~0_combout\ & (((\Y|data_out\(15)) # (!\inst7|inst2|nEX1~q\)) # (!\Y|TRI_STATE_C~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Y|TRI_STATE_C~0_combout\,
	datab => \Y|data_out\(15),
	datac => \ACCB|B[7]~0_combout\,
	datad => \inst7|inst2|nEX1~q\,
	combout => \inst1|Yupa_2[7]~6_combout\);

-- Location: LCCOMB_X21_Y20_N4
\inst1|Yupa_2[7]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa_2[7]~13_combout\ = ((\inst1|Yupa_2[7]~7_combout\ & (\inst1|Yupa_2[7]~9_combout\ & \inst1|Yupa_2[7]~6_combout\))) # (!\inst1|Yupa_2[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa_2[7]~7_combout\,
	datab => \inst1|Yupa_2[7]~9_combout\,
	datac => \inst1|Yupa_2[7]~6_combout\,
	datad => \inst1|Yupa_2[7]~12_combout\,
	combout => \inst1|Yupa_2[7]~13_combout\);

-- Location: LCCOMB_X19_Y24_N6
\ACCA|data_out[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ACCA|data_out[7]~0_combout\ = (\inst7|inst2|EA\(0) & (\inst5|inst8[7]~6_combout\ & ((\inst1|Yupa_2[7]~13_combout\) # (!\inst7|inst2|EA\(1))))) # (!\inst7|inst2|EA\(0) & (\inst1|Yupa_2[7]~13_combout\ & ((\inst7|inst2|EA\(1)) # 
-- (\inst5|inst8[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|EA\(0),
	datab => \inst7|inst2|EA\(1),
	datac => \inst1|Yupa_2[7]~13_combout\,
	datad => \inst5|inst8[7]~6_combout\,
	combout => \ACCA|data_out[7]~0_combout\);

-- Location: FF_X19_Y24_N7
\ACCA|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ACCA|data_out[7]~0_combout\,
	ena => \ACCA|data_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ACCA|data_out\(7));

-- Location: LCCOMB_X23_Y23_N10
\inst1|Mux35~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux35~1_combout\ = (\inst1|Q\(7) & ((\inst1|Mux35~0_combout\) # ((\inst1|Mux33~0_combout\ & \ACCA|data_out\(7))))) # (!\inst1|Q\(7) & (\inst1|Mux33~0_combout\ & (\ACCA|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Q\(7),
	datab => \inst1|Mux33~0_combout\,
	datac => \ACCA|data_out\(7),
	datad => \inst1|Mux35~0_combout\,
	combout => \inst1|Mux35~1_combout\);

-- Location: LCCOMB_X23_Y23_N28
\inst1|Mux35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux35~2_combout\ = (\inst1|Mux33~1_combout\ & ((\ACCB|data_out\(7)))) # (!\inst1|Mux33~1_combout\ & (\inst1|Mux35~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux35~1_combout\,
	datab => \inst1|Mux33~1_combout\,
	datad => \ACCB|data_out\(7),
	combout => \inst1|Mux35~2_combout\);

-- Location: LCCOMB_X23_Y23_N16
\inst1|S[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|S\(7) = (GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & (\inst1|S\(7))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk\) & ((\inst1|Mux35~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|S\(7),
	datac => \inst1|Mux35~2_combout\,
	datad => \inst1|Mux28~0clkctrl_outclk\,
	combout => \inst1|S\(7));

-- Location: LCCOMB_X23_Y23_N30
\inst1|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Add0~2_combout\ = \inst7|inst2|UPA\(5) $ (\inst1|S\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(5),
	datad => \inst1|S\(7),
	combout => \inst1|Add0~2_combout\);

-- Location: LCCOMB_X23_Y23_N18
\inst1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = \inst1|R\(7) $ (((\inst7|inst2|UPA\(6) & \inst7|inst2|UPA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|UPA\(6),
	datac => \inst7|inst2|UPA\(4),
	datad => \inst1|R\(7),
	combout => \inst1|Mux3~0_combout\);

-- Location: LCCOMB_X23_Y23_N8
\inst1|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux3~1_combout\ = (\inst1|S\(7) & ((\inst7|inst2|UPA\(5) $ (\inst1|Mux3~0_combout\)) # (!\inst7|inst2|UPA\(6)))) # (!\inst1|S\(7) & (\inst1|Mux3~0_combout\ & ((\inst7|inst2|UPA\(5)) # (!\inst7|inst2|UPA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(5),
	datab => \inst1|S\(7),
	datac => \inst7|inst2|UPA\(6),
	datad => \inst1|Mux3~0_combout\,
	combout => \inst1|Mux3~1_combout\);

-- Location: LCCOMB_X23_Y22_N2
\inst1|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Mux3~2_combout\ = (\inst7|inst2|UPA\(6) & (((\inst1|Mux3~1_combout\)))) # (!\inst7|inst2|UPA\(6) & ((\inst1|Add0~0_combout\ & ((\inst1|Mux3~1_combout\))) # (!\inst1|Add0~0_combout\ & (\inst1|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|UPA\(6),
	datab => \inst1|Add0~0_combout\,
	datac => \inst1|Add0~34_combout\,
	datad => \inst1|Mux3~1_combout\,
	combout => \inst1|Mux3~2_combout\);

-- Location: FF_X19_Y24_N25
\inst1|Banderas[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	asdata => \inst1|Mux3~2_combout\,
	sload => VCC,
	ena => \inst7|inst2|ALT_INV_nDUPA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|Banderas\(2));

-- Location: LCCOMB_X18_Y20_N24
\inst7|inst6|$00001|auto_generated|result_node[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~4_combout\ = (\inst7|inst2|prueba\(1) & ((\inst1|Banderas\(2)) # ((\inst7|inst2|prueba\(3))))) # (!\inst7|inst2|prueba\(1) & (((\inst1|Q\(7) & !\inst7|inst2|prueba\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|prueba\(1),
	datab => \inst1|Banderas\(2),
	datac => \inst1|Q\(7),
	datad => \inst7|inst2|prueba\(3),
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~4_combout\);

-- Location: LCCOMB_X18_Y20_N6
\inst7|inst6|$00001|auto_generated|result_node[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~5_combout\ = (\inst7|inst2|prueba\(3) & ((\inst7|inst6|$00001|auto_generated|result_node[0]~4_combout\ & ((\AP|R15~0_combout\))) # (!\inst7|inst6|$00001|auto_generated|result_node[0]~4_combout\ & 
-- (\AUX|R15~0_combout\)))) # (!\inst7|inst2|prueba\(3) & (\inst7|inst6|$00001|auto_generated|result_node[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|prueba\(3),
	datab => \inst7|inst6|$00001|auto_generated|result_node[0]~4_combout\,
	datac => \AUX|R15~0_combout\,
	datad => \AP|R15~0_combout\,
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~5_combout\);

-- Location: LCCOMB_X16_Y22_N10
\inst7|inst1|mem~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~299_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~299_combout\);

-- Location: LCCOMB_X16_Y22_N20
\inst7|inst1|mem~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~300_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~147_combout\ & \inst7|inst1|mem~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~147_combout\,
	datad => \inst7|inst1|mem~299_combout\,
	combout => \inst7|inst1|mem~300_combout\);

-- Location: LCCOMB_X15_Y20_N28
\inst7|inst1|mem~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~301_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~128_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst1|mem~128_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~165_combout\,
	combout => \inst7|inst1|mem~301_combout\);

-- Location: LCCOMB_X15_Y20_N4
\inst7|inst1|mem~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~308_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~188_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & \inst7|inst1|mem~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst1|mem~188_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst1|mem~165_combout\,
	combout => \inst7|inst1|mem~308_combout\);

-- Location: LCCOMB_X14_Y21_N8
\inst7|inst4|valor_interno[4]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[4]~17_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst4|valor_interno[3]~16\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst4|valor_interno[3]~16\) # 
-- (GND)))
-- \inst7|inst4|valor_interno[4]~18\ = CARRY((!\inst7|inst4|valor_interno[3]~16\) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[3]~16\,
	combout => \inst7|inst4|valor_interno[4]~17_combout\,
	cout => \inst7|inst4|valor_interno[4]~18\);

-- Location: LCCOMB_X14_Y21_N10
\inst7|inst4|valor_interno[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[5]~19_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst4|valor_interno[4]~18\ $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- (!\inst7|inst4|valor_interno[4]~18\ & VCC))
-- \inst7|inst4|valor_interno[5]~20\ = CARRY((\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst4|valor_interno[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[4]~18\,
	combout => \inst7|inst4|valor_interno[5]~19_combout\,
	cout => \inst7|inst4|valor_interno[5]~20\);

-- Location: FF_X14_Y21_N11
\inst7|inst4|valor_interno[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[5]~19_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(5));

-- Location: LCCOMB_X15_Y20_N12
\inst7|inst1|mem~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~302_combout\ = (\inst7|inst3|Mux0~3_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\))) # (!\inst7|inst3|Mux0~3_combout\ & (\inst7|inst4|valor_interno\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(5),
	datac => \inst7|inst3|Mux0~3_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\,
	combout => \inst7|inst1|mem~302_combout\);

-- Location: LCCOMB_X15_Y20_N14
\inst7|inst1|mem~766\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~766_combout\ = ((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & \inst7|inst1|mem~302_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~302_combout\,
	combout => \inst7|inst1|mem~766_combout\);

-- Location: LCCOMB_X15_Y20_N20
\inst7|inst1|mem~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~304_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~304_combout\);

-- Location: LCCOMB_X15_Y20_N24
\inst7|inst1|mem~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~305_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~766_combout\ & \inst7|inst1|mem~304_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~766_combout\,
	datad => \inst7|inst1|mem~304_combout\,
	combout => \inst7|inst1|mem~305_combout\);

-- Location: LCCOMB_X15_Y20_N18
\inst7|inst1|mem~765\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~765_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~302_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~302_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~765_combout\);

-- Location: LCCOMB_X15_Y20_N8
\inst7|inst1|mem~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~303_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & \inst7|inst1|mem~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst1|mem~765_combout\,
	combout => \inst7|inst1|mem~303_combout\);

-- Location: LCCOMB_X15_Y20_N0
\inst7|inst1|mem~767\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~767_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst1|mem~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~188_combout\,
	combout => \inst7|inst1|mem~767_combout\);

-- Location: LCCOMB_X15_Y20_N6
\inst7|inst1|mem~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~307_combout\ = (\inst7|inst1|mem~303_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~305_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- ((\inst7|inst1|mem~767_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst1|mem~305_combout\,
	datac => \inst7|inst1|mem~303_combout\,
	datad => \inst7|inst1|mem~767_combout\,
	combout => \inst7|inst1|mem~307_combout\);

-- Location: LCCOMB_X15_Y20_N22
\inst7|inst1|mem~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~309_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~307_combout\ & ((\inst7|inst1|mem~308_combout\))) # (!\inst7|inst1|mem~307_combout\ & (\inst7|inst1|mem~301_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (((\inst7|inst1|mem~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~301_combout\,
	datac => \inst7|inst1|mem~308_combout\,
	datad => \inst7|inst1|mem~307_combout\,
	combout => \inst7|inst1|mem~309_combout\);

-- Location: LCCOMB_X18_Y16_N28
\inst7|inst1|mem~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~311_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~271_combout\ & \inst7|inst1|mem~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~271_combout\,
	datad => \inst7|inst1|mem~310_combout\,
	combout => \inst7|inst1|mem~311_combout\);

-- Location: LCCOMB_X15_Y20_N30
\inst7|inst1|mem~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~312_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~309_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst1|mem~311_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~309_combout\,
	datad => \inst7|inst1|mem~311_combout\,
	combout => \inst7|inst1|mem~312_combout\);

-- Location: LCCOMB_X16_Y22_N30
\inst7|inst1|mem~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~313_combout\ = (\inst7|inst1|mem~147_combout\ & (\inst7|inst1|mem~233_combout\ & (\inst7|inst1|mem~161_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~147_combout\,
	datab => \inst7|inst1|mem~233_combout\,
	datac => \inst7|inst1|mem~161_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~313_combout\);

-- Location: LCCOMB_X15_Y20_N26
\inst7|inst1|mem~314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~314_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~312_combout\ & ((\inst7|inst1|mem~313_combout\))) # (!\inst7|inst1|mem~312_combout\ & (\inst7|inst1|mem~300_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst1|mem~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~300_combout\,
	datac => \inst7|inst1|mem~312_combout\,
	datad => \inst7|inst1|mem~313_combout\,
	combout => \inst7|inst1|mem~314_combout\);

-- Location: LCCOMB_X15_Y20_N2
\inst7|inst1|mem~315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~315_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # ((\inst7|inst1|mem~145_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~314_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~314_combout\,
	datad => \inst7|inst1|mem~145_combout\,
	combout => \inst7|inst1|mem~315_combout\);

-- Location: LCCOMB_X15_Y20_N10
\inst7|inst1|mem~316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~316_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~315_combout\ & ((\inst7|inst1|mem~168_combout\))) # (!\inst7|inst1|mem~315_combout\ & (\inst7|inst1|mem~208_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst1|mem~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~208_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~168_combout\,
	datad => \inst7|inst1|mem~315_combout\,
	combout => \inst7|inst1|mem~316_combout\);

-- Location: FF_X15_Y20_N11
\inst7|inst2|prueba[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~316_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|prueba\(0));

-- Location: LCCOMB_X16_Y17_N28
\inst7|inst1|mem~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~274_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	combout => \inst7|inst1|mem~274_combout\);

-- Location: LCCOMB_X16_Y17_N16
\inst7|inst1|mem~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~297_combout\ = (\inst10|Equal0~2_combout\ & (\inst7|inst1|mem~758_combout\ & (\inst7|inst1|mem~274_combout\ & \inst7|inst1|mem~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~2_combout\,
	datab => \inst7|inst1|mem~758_combout\,
	datac => \inst7|inst1|mem~274_combout\,
	datad => \inst7|inst1|mem~205_combout\,
	combout => \inst7|inst1|mem~297_combout\);

-- Location: LCCOMB_X17_Y17_N16
\inst7|inst1|mem~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~266_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst1|mem~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~167_combout\,
	combout => \inst7|inst1|mem~266_combout\);

-- Location: LCCOMB_X17_Y17_N20
\inst7|inst1|mem~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~268_combout\ = (\inst7|inst1|mem~266_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & \inst7|inst1|mem~267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~267_combout\,
	datad => \inst7|inst1|mem~266_combout\,
	combout => \inst7|inst1|mem~268_combout\);

-- Location: LCCOMB_X17_Y17_N26
\inst7|inst1|mem~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~269_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~165_combout\ & (\inst10|Equal0~1_combout\ & \inst7|inst1|mem~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst1|mem~165_combout\,
	datac => \inst10|Equal0~1_combout\,
	datad => \inst7|inst1|mem~268_combout\,
	combout => \inst7|inst1|mem~269_combout\);

-- Location: LCCOMB_X17_Y17_N12
\inst7|inst1|mem~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~272_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~271_combout\ & \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~271_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~272_combout\);

-- Location: LCCOMB_X17_Y17_N6
\inst7|inst1|mem~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~273_combout\ = (\inst7|inst1|mem~269_combout\) # ((\inst7|inst1|mem~270_combout\ & (\inst10|Equal0~2_combout\ & \inst7|inst1|mem~272_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~270_combout\,
	datab => \inst10|Equal0~2_combout\,
	datac => \inst7|inst1|mem~269_combout\,
	datad => \inst7|inst1|mem~272_combout\,
	combout => \inst7|inst1|mem~273_combout\);

-- Location: LCCOMB_X16_Y17_N10
\inst7|inst1|mem~763\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~763_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~763_combout\);

-- Location: LCCOMB_X16_Y17_N22
\inst7|inst1|mem~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~275_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~275_combout\);

-- Location: LCCOMB_X16_Y17_N20
\inst7|inst1|mem~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~276_combout\ = (\inst7|inst1|mem~275_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst1|mem~274_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~275_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~274_combout\,
	combout => \inst7|inst1|mem~276_combout\);

-- Location: LCCOMB_X16_Y17_N18
\inst7|inst1|mem~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~277_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- \inst7|inst1|mem~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~165_combout\,
	combout => \inst7|inst1|mem~277_combout\);

-- Location: LCCOMB_X16_Y17_N12
\inst7|inst1|mem~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~278_combout\ = (\inst7|inst1|mem~277_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~140_combout\ & \inst7|inst1|mem~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~140_combout\,
	datac => \inst7|inst1|mem~139_combout\,
	datad => \inst7|inst1|mem~277_combout\,
	combout => \inst7|inst1|mem~278_combout\);

-- Location: LCCOMB_X16_Y17_N6
\inst7|inst1|mem~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~280_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~276_combout\) # ((\inst7|inst1|mem~763_combout\ & \inst7|inst1|mem~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~763_combout\,
	datab => \inst7|inst1|mem~276_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~278_combout\,
	combout => \inst7|inst1|mem~280_combout\);

-- Location: LCCOMB_X19_Y19_N18
\inst7|inst1|mem~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~282_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~282_combout\);

-- Location: LCCOMB_X19_Y16_N0
\inst7|inst1|mem~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~283_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~282_combout\ & \inst7|inst1|mem~281_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~282_combout\,
	datad => \inst7|inst1|mem~281_combout\,
	combout => \inst7|inst1|mem~283_combout\);

-- Location: LCCOMB_X19_Y17_N30
\inst7|inst1|mem~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~285_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~22_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~25_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~285_combout\);

-- Location: LCCOMB_X19_Y17_N24
\inst7|inst1|mem~764\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~764_combout\ = (\inst7|inst1|mem~285_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~285_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~764_combout\);

-- Location: LCCOMB_X20_Y17_N12
\inst7|inst1|mem~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~284_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~188_combout\ & \inst7|inst1|mem~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~188_combout\,
	datad => \inst7|inst1|mem~139_combout\,
	combout => \inst7|inst1|mem~284_combout\);

-- Location: LCCOMB_X19_Y17_N8
\inst7|inst1|mem~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~286_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst1|mem~764_combout\) # (\inst7|inst1|mem~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~764_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~284_combout\,
	combout => \inst7|inst1|mem~286_combout\);

-- Location: LCCOMB_X18_Y17_N28
\inst7|inst1|mem~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~290_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ $ (((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~290_combout\);

-- Location: LCCOMB_X18_Y17_N18
\inst7|inst1|mem~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~291_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~291_combout\);

-- Location: LCCOMB_X18_Y17_N8
\inst7|inst1|mem~806\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~806_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~290_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~291_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst1|mem~290_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~291_combout\,
	combout => \inst7|inst1|mem~806_combout\);

-- Location: LCCOMB_X18_Y17_N14
\inst7|inst1|mem~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~288_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst1|mem~171_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst1|mem~171_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~288_combout\);

-- Location: LCCOMB_X18_Y17_N24
\inst7|inst1|mem~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~287_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~140_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~140_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~187_combout\,
	combout => \inst7|inst1|mem~287_combout\);

-- Location: LCCOMB_X18_Y17_N20
\inst7|inst1|mem~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~289_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst1|mem~287_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & \inst7|inst1|mem~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~288_combout\,
	datad => \inst7|inst1|mem~287_combout\,
	combout => \inst7|inst1|mem~289_combout\);

-- Location: LCCOMB_X18_Y17_N2
\inst7|inst1|mem~807\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~807_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst1|mem~289_combout\) # ((\inst7|inst1|mem~806_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst1|mem~806_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~289_combout\,
	combout => \inst7|inst1|mem~807_combout\);

-- Location: LCCOMB_X19_Y17_N14
\inst7|inst1|mem~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~292_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((\inst7|inst1|mem~286_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst1|mem~807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~286_combout\,
	datad => \inst7|inst1|mem~807_combout\,
	combout => \inst7|inst1|mem~292_combout\);

-- Location: LCCOMB_X22_Y19_N8
\inst7|inst1|mem~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~294_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst10|Equal0~2_combout\ & \inst7|inst1|mem~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst10|Equal0~2_combout\,
	datad => \inst7|inst1|mem~293_combout\,
	combout => \inst7|inst1|mem~294_combout\);

-- Location: LCCOMB_X19_Y17_N2
\inst7|inst1|mem~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~295_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst1|mem~292_combout\ & ((\inst7|inst1|mem~294_combout\))) # (!\inst7|inst1|mem~292_combout\ & (\inst7|inst1|mem~283_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (((\inst7|inst1|mem~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst1|mem~283_combout\,
	datac => \inst7|inst1|mem~292_combout\,
	datad => \inst7|inst1|mem~294_combout\,
	combout => \inst7|inst1|mem~295_combout\);

-- Location: LCCOMB_X19_Y17_N28
\inst7|inst1|mem~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~296_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # ((\inst7|inst1|mem~280_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~280_combout\,
	datad => \inst7|inst1|mem~295_combout\,
	combout => \inst7|inst1|mem~296_combout\);

-- Location: LCCOMB_X19_Y17_N10
\inst7|inst1|mem~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~298_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~296_combout\ & (\inst7|inst1|mem~297_combout\)) # (!\inst7|inst1|mem~296_combout\ & ((\inst7|inst1|mem~273_combout\))))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((\inst7|inst1|mem~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~297_combout\,
	datac => \inst7|inst1|mem~273_combout\,
	datad => \inst7|inst1|mem~296_combout\,
	combout => \inst7|inst1|mem~298_combout\);

-- Location: FF_X19_Y17_N11
\inst7|inst2|prueba[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~298_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|prueba\(4));

-- Location: LCCOMB_X18_Y20_N4
\inst7|inst6|$00001|auto_generated|result_node[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~3_combout\ = (\inst7|inst2|prueba\(0) & (!\inst7|inst2|prueba\(1) & (\inst7|inst2|prueba\(3) $ (\inst7|inst2|prueba\(4))))) # (!\inst7|inst2|prueba\(0) & (((!\inst7|inst2|prueba\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|prueba\(3),
	datab => \inst7|inst2|prueba\(4),
	datac => \inst7|inst2|prueba\(0),
	datad => \inst7|inst2|prueba\(1),
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~3_combout\);

-- Location: LCCOMB_X25_Y20_N4
\inst7|inst6|$00001|auto_generated|result_node[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~6_combout\ = (\inst7|inst2|prueba\(3) & ((\PC|R0~0_combout\))) # (!\inst7|inst2|prueba\(3) & (\inst5|inst5|valor_interno~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|prueba\(3),
	datac => \inst5|inst5|valor_interno~q\,
	datad => \PC|R0~0_combout\,
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~6_combout\);

-- Location: LCCOMB_X18_Y20_N30
\inst7|inst6|$00001|auto_generated|result_node[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~7_combout\ = (\inst7|inst6|$00001|auto_generated|result_node[0]~3_combout\ & ((\inst7|inst2|prueba\(0) & ((\inst7|inst6|$00001|auto_generated|result_node[0]~6_combout\))) # (!\inst7|inst2|prueba\(0) & 
-- (\inst7|inst6|$00001|auto_generated|result_node[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst6|$00001|auto_generated|result_node[0]~5_combout\,
	datab => \inst7|inst2|prueba\(0),
	datac => \inst7|inst6|$00001|auto_generated|result_node[0]~3_combout\,
	datad => \inst7|inst6|$00001|auto_generated|result_node[0]~6_combout\,
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~7_combout\);

-- Location: LCCOMB_X20_Y20_N20
\inst7|inst6|$00001|auto_generated|result_node[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\ = (\inst7|inst2|prueba\(1) & ((\inst5|inst2|valor_interno~q\) # ((!\inst7|inst2|prueba\(4))))) # (!\inst7|inst2|prueba\(1) & (((\inst7|inst2|prueba\(4) & \inst5|inst|valor_interno~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|prueba\(1),
	datab => \inst5|inst2|valor_interno~q\,
	datac => \inst7|inst2|prueba\(4),
	datad => \inst5|inst|valor_interno~q\,
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X19_Y20_N14
\Y|R0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Y|R0~0_combout\ = (\Y|data_out\(0)) # (!\Y|TRI_STATE_C~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Y|TRI_STATE_C~0_combout\,
	datad => \Y|data_out\(0),
	combout => \Y|R0~0_combout\);

-- Location: LCCOMB_X19_Y20_N28
\inst7|inst6|$00001|auto_generated|result_node[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~1_combout\ = (\inst7|inst2|prueba\(0) & (!\inst7|inst2|prueba\(4) & ((\X|R0~0_combout\) # (!\inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\)))) # (!\inst7|inst2|prueba\(0) & 
-- (\inst7|inst2|prueba\(4) & (\inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|prueba\(0),
	datab => \inst7|inst2|prueba\(4),
	datac => \inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\,
	datad => \X|R0~0_combout\,
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~1_combout\);

-- Location: LCCOMB_X18_Y20_N16
\inst7|inst6|$00001|auto_generated|result_node[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst6|$00001|auto_generated|result_node[0]~2_combout\ = (!\inst7|inst2|prueba\(3) & (\inst7|inst6|$00001|auto_generated|result_node[0]~1_combout\ & ((\inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\) # (\Y|R0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|prueba\(3),
	datab => \inst7|inst6|$00001|auto_generated|result_node[0]~0_combout\,
	datac => \Y|R0~0_combout\,
	datad => \inst7|inst6|$00001|auto_generated|result_node[0]~1_combout\,
	combout => \inst7|inst6|$00001|auto_generated|result_node[0]~2_combout\);

-- Location: LCCOMB_X18_Y20_N0
\inst7|inst3|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst3|Mux0~2_combout\ = (\inst7|inst2|instruccion\(0) & (\inst7|inst2|vf~q\ $ (((!\inst7|inst6|$00001|auto_generated|result_node[0]~7_combout\ & !\inst7|inst6|$00001|auto_generated|result_node[0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|instruccion\(0),
	datab => \inst7|inst2|vf~q\,
	datac => \inst7|inst6|$00001|auto_generated|result_node[0]~7_combout\,
	datad => \inst7|inst6|$00001|auto_generated|result_node[0]~2_combout\,
	combout => \inst7|inst3|Mux0~2_combout\);

-- Location: LCCOMB_X14_Y21_N18
\inst7|inst4|valor_interno[9]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[9]~27_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst4|valor_interno[8]~26\ $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst4|valor_interno[8]~26\ 
-- & VCC))
-- \inst7|inst4|valor_interno[9]~28\ = CARRY((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & !\inst7|inst4|valor_interno[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[8]~26\,
	combout => \inst7|inst4|valor_interno[9]~27_combout\,
	cout => \inst7|inst4|valor_interno[9]~28\);

-- Location: LCCOMB_X14_Y21_N20
\inst7|inst4|valor_interno[10]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[10]~29_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst4|valor_interno[9]~28\)) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst4|valor_interno[9]~28\) # 
-- (GND)))
-- \inst7|inst4|valor_interno[10]~30\ = CARRY((!\inst7|inst4|valor_interno[9]~28\) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[9]~28\,
	combout => \inst7|inst4|valor_interno[10]~29_combout\,
	cout => \inst7|inst4|valor_interno[10]~30\);

-- Location: FF_X14_Y21_N21
\inst7|inst4|valor_interno[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[10]~29_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(10));

-- Location: FF_X23_Y21_N25
\inst8|valor_interno[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	asdata => \inst5|inst8[6]~12_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(10));

-- Location: LCCOMB_X18_Y21_N2
\inst7|inst5|$00000|auto_generated|result_node[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ = (\inst7|inst3|Mux1~0_combout\ & (((\inst8|valor_interno\(10))))) # (!\inst7|inst3|Mux1~0_combout\ & (!\inst7|inst3|Mux0~2_combout\ & (\inst7|inst4|valor_interno\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux1~0_combout\,
	datab => \inst7|inst3|Mux0~2_combout\,
	datac => \inst7|inst4|valor_interno\(10),
	datad => \inst8|valor_interno\(10),
	combout => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\);

-- Location: LCCOMB_X14_Y21_N22
\inst7|inst4|valor_interno[11]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[11]~31_combout\ = \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ $ (!\inst7|inst4|valor_interno[10]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	cin => \inst7|inst4|valor_interno[10]~30\,
	combout => \inst7|inst4|valor_interno[11]~31_combout\);

-- Location: FF_X14_Y21_N23
\inst7|inst4|valor_interno[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[11]~31_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(11));

-- Location: LCCOMB_X21_Y20_N26
\inst8|valor_interno[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|valor_interno[11]~feeder_combout\ = \inst5|inst8[7]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst8[7]~6_combout\,
	combout => \inst8|valor_interno[11]~feeder_combout\);

-- Location: FF_X21_Y20_N27
\inst8|valor_interno[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	d => \inst8|valor_interno[11]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(11));

-- Location: LCCOMB_X16_Y20_N22
\inst7|inst5|$00000|auto_generated|result_node[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ = (\inst7|inst3|Mux1~0_combout\ & (((\inst8|valor_interno\(11))))) # (!\inst7|inst3|Mux1~0_combout\ & (\inst7|inst4|valor_interno\(11) & (!\inst7|inst3|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux1~0_combout\,
	datab => \inst7|inst4|valor_interno\(11),
	datac => \inst7|inst3|Mux0~2_combout\,
	datad => \inst8|valor_interno\(11),
	combout => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\);

-- Location: LCCOMB_X14_Y20_N12
\inst7|inst1|mem~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~225_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ $ (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~225_combout\);

-- Location: LCCOMB_X14_Y21_N30
\inst7|inst1|mem~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~229_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst1|mem~228_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~228_combout\,
	combout => \inst7|inst1|mem~229_combout\);

-- Location: LCCOMB_X20_Y16_N6
\inst7|inst1|mem~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~227_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # 
-- ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\) # (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~227_combout\);

-- Location: LCCOMB_X20_Y16_N28
\inst7|inst1|mem~756\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~756_combout\ = (!\inst7|inst1|mem~227_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~227_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	combout => \inst7|inst1|mem~756_combout\);

-- Location: LCCOMB_X14_Y20_N28
\inst7|inst1|mem~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~230_combout\ = (\inst7|inst1|mem~225_combout\ & (\inst7|inst1|mem~224_combout\ & ((\inst7|inst1|mem~229_combout\) # (\inst7|inst1|mem~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~225_combout\,
	datab => \inst7|inst1|mem~224_combout\,
	datac => \inst7|inst1|mem~229_combout\,
	datad => \inst7|inst1|mem~756_combout\,
	combout => \inst7|inst1|mem~230_combout\);

-- Location: FF_X14_Y20_N29
\inst7|inst2|X[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~230_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|X\(0));

-- Location: LCCOMB_X19_Y20_N22
\X|TRI_STATE_C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \X|TRI_STATE_C~0_combout\ = (!\inst7|inst2|X\(0) & (!\inst7|inst2|X\(1) & (!\inst7|inst2|X\(2) & !\inst10|data_out~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|X\(0),
	datab => \inst7|inst2|X\(1),
	datac => \inst7|inst2|X\(2),
	datad => \inst10|data_out~combout\,
	combout => \X|TRI_STATE_C~0_combout\);

-- Location: LCCOMB_X19_Y22_N24
\inst1|Yupa[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[0]~7_combout\ = (\PC|TRI_STATE_D~0_combout\) # ((\inst7|inst2|nEX0~q\ & ((\X|TRI_STATE_C~0_combout\) # (\Y|TRI_STATE_C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \X|TRI_STATE_C~0_combout\,
	datab => \inst7|inst2|nEX0~q\,
	datac => \PC|TRI_STATE_D~0_combout\,
	datad => \Y|TRI_STATE_C~0_combout\,
	combout => \inst1|Yupa[0]~7_combout\);

-- Location: LCCOMB_X18_Y21_N4
\inst1|Yupa[1]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst1|Yupa[1]~37_combout\ = (\inst1|Yupa[0]~7_combout\ & (((\inst1|Yupa[1]~33_combout\ & \inst1|Yupa[1]~36_combout\)))) # (!\inst1|Yupa[0]~7_combout\ & (((\inst1|Yupa[1]~33_combout\ & \inst1|Yupa[1]~36_combout\)) # (!\inst1|Yupa[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Yupa[0]~7_combout\,
	datab => \inst1|Yupa[0]~10_combout\,
	datac => \inst1|Yupa[1]~33_combout\,
	datad => \inst1|Yupa[1]~36_combout\,
	combout => \inst1|Yupa[1]~37_combout\);

-- Location: FF_X18_Y21_N17
\inst8|valor_interno[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	asdata => \inst1|Yupa[1]~37_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(5));

-- Location: LCCOMB_X18_Y21_N16
\inst7|inst5|$00000|auto_generated|result_node[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\ = (\inst7|inst2|instruccion\(0) & (\inst7|inst2|liga\(5) & ((!\inst7|inst2|instruccion\(1))))) # (!\inst7|inst2|instruccion\(0) & (((\inst8|valor_interno\(5) & \inst7|inst2|instruccion\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|instruccion\(0),
	datab => \inst7|inst2|liga\(5),
	datac => \inst8|valor_interno\(5),
	datad => \inst7|inst2|instruccion\(1),
	combout => \inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\);

-- Location: LCCOMB_X18_Y21_N26
\inst7|inst5|$00000|auto_generated|result_node[5]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ = (\inst7|inst3|Mux1~0_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\)) # (!\inst7|inst3|Mux1~0_combout\ & ((\inst7|inst3|Mux0~2_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\)) # (!\inst7|inst3|Mux0~2_combout\ & ((\inst7|inst4|valor_interno\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux1~0_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~14_combout\,
	datac => \inst7|inst4|valor_interno\(5),
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\);

-- Location: LCCOMB_X14_Y21_N14
\inst7|inst4|valor_interno[7]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[7]~23_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst4|valor_interno[6]~22\ $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & 
-- (!\inst7|inst4|valor_interno[6]~22\ & VCC))
-- \inst7|inst4|valor_interno[7]~24\ = CARRY((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & !\inst7|inst4|valor_interno[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[6]~22\,
	combout => \inst7|inst4|valor_interno[7]~23_combout\,
	cout => \inst7|inst4|valor_interno[7]~24\);

-- Location: FF_X14_Y21_N15
\inst7|inst4|valor_interno[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[7]~23_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(7));

-- Location: FF_X18_Y22_N5
\inst8|valor_interno[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	asdata => \inst1|Yupa[3]~24_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(7));

-- Location: LCCOMB_X18_Y22_N8
\inst7|inst5|$00000|auto_generated|result_node[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ = (\inst7|inst3|Mux1~0_combout\ & (((\inst8|valor_interno\(7))))) # (!\inst7|inst3|Mux1~0_combout\ & (\inst7|inst4|valor_interno\(7) & ((!\inst7|inst3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(7),
	datab => \inst8|valor_interno\(7),
	datac => \inst7|inst3|Mux1~0_combout\,
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\);

-- Location: LCCOMB_X15_Y19_N10
\inst7|inst1|mem~776\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~776_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~136_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst1|mem~136_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~776_combout\);

-- Location: LCCOMB_X15_Y19_N8
\inst7|inst1|mem~393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~393_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~393_combout\);

-- Location: LCCOMB_X15_Y19_N30
\inst7|inst1|mem~777\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~777_combout\ = (\inst7|inst1|mem~776_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst1|mem~393_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~776_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~393_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~777_combout\);

-- Location: FF_X15_Y19_N31
\inst7|inst2|liga[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~777_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|liga\(5));

-- Location: FF_X18_Y21_N19
\inst8|valor_interno[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	asdata => \inst1|Yupa[2]~31_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(6));

-- Location: LCCOMB_X18_Y21_N18
\inst7|inst5|$00000|auto_generated|result_node[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\ = (\inst7|inst2|instruccion\(0) & (\inst7|inst2|liga\(5) & ((!\inst7|inst2|instruccion\(1))))) # (!\inst7|inst2|instruccion\(0) & (((\inst8|valor_interno\(6) & \inst7|inst2|instruccion\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|instruccion\(0),
	datab => \inst7|inst2|liga\(5),
	datac => \inst8|valor_interno\(6),
	datad => \inst7|inst2|instruccion\(1),
	combout => \inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\);

-- Location: LCCOMB_X18_Y21_N12
\inst7|inst5|$00000|auto_generated|result_node[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ = (\inst7|inst3|Mux1~0_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\)) # (!\inst7|inst3|Mux1~0_combout\ & ((\inst7|inst3|Mux0~2_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\)) # (!\inst7|inst3|Mux0~2_combout\ & ((\inst7|inst4|valor_interno\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux1~0_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~12_combout\,
	datac => \inst7|inst4|valor_interno\(6),
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\);

-- Location: LCCOMB_X18_Y18_N0
\inst7|inst1|mem~407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~407_combout\ = (\inst10|Equal0~0_combout\ & ((\inst7|inst1|mem~140_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst1|mem~751_combout\)))) # (!\inst10|Equal0~0_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst1|mem~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~0_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst1|mem~140_combout\,
	datad => \inst7|inst1|mem~751_combout\,
	combout => \inst7|inst1|mem~407_combout\);

-- Location: LCCOMB_X18_Y18_N28
\inst7|inst1|mem~408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~408_combout\ = (\inst7|inst1|mem~172_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~407_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~172_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~407_combout\,
	combout => \inst7|inst1|mem~408_combout\);

-- Location: LCCOMB_X18_Y18_N24
\inst7|inst1|mem~778\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~778_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~408_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~408_combout\,
	combout => \inst7|inst1|mem~778_combout\);

-- Location: LCCOMB_X17_Y17_N2
\inst7|inst1|mem~427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~427_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~386_combout\ & (\inst7|inst1|mem~166_combout\ & \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst1|mem~386_combout\,
	datac => \inst7|inst1|mem~166_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~427_combout\);

-- Location: LCCOMB_X17_Y19_N10
\inst7|inst1|mem~422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~422_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~422_combout\);

-- Location: LCCOMB_X16_Y18_N24
\inst7|inst1|mem~423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~423_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~200_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (((\inst7|inst1|mem~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~200_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst1|mem~422_combout\,
	combout => \inst7|inst1|mem~423_combout\);

-- Location: LCCOMB_X16_Y18_N10
\inst7|inst1|mem~424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~424_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst1|mem~140_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & \inst7|inst1|mem~423_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst1|mem~140_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~423_combout\,
	combout => \inst7|inst1|mem~424_combout\);

-- Location: LCCOMB_X16_Y19_N30
\inst7|inst1|mem~414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~414_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~414_combout\);

-- Location: LCCOMB_X16_Y18_N22
\inst7|inst1|mem~413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~413_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~413_combout\);

-- Location: LCCOMB_X16_Y18_N20
\inst7|inst1|mem~779\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~779_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst1|mem~413_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst1|mem~413_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~779_combout\);

-- Location: LCCOMB_X16_Y18_N30
\inst7|inst1|mem~415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~415_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~779_combout\) # ((\inst7|inst1|mem~137_combout\ & \inst7|inst1|mem~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~137_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~414_combout\,
	datad => \inst7|inst1|mem~779_combout\,
	combout => \inst7|inst1|mem~415_combout\);

-- Location: LCCOMB_X15_Y21_N16
\inst7|inst1|mem~416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~416_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~416_combout\);

-- Location: LCCOMB_X15_Y21_N2
\inst7|inst1|mem~417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~417_combout\ = (\inst7|inst1|mem~128_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst1|mem~416_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~128_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~416_combout\,
	combout => \inst7|inst1|mem~417_combout\);

-- Location: LCCOMB_X16_Y18_N14
\inst7|inst1|mem~418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~418_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst1|mem~415_combout\) # (\inst7|inst1|mem~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst1|mem~415_combout\,
	datad => \inst7|inst1|mem~417_combout\,
	combout => \inst7|inst1|mem~418_combout\);

-- Location: LCCOMB_X16_Y21_N16
\inst7|inst1|mem~420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~420_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	combout => \inst7|inst1|mem~420_combout\);

-- Location: LCCOMB_X15_Y18_N14
\inst7|inst1|mem~419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~419_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~419_combout\);

-- Location: LCCOMB_X16_Y18_N28
\inst7|inst1|mem~421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~421_combout\ = (\inst7|inst1|mem~780_combout\ & ((\inst7|inst1|mem~419_combout\) # ((\inst7|inst1|mem~420_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~420_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~780_combout\,
	datad => \inst7|inst1|mem~419_combout\,
	combout => \inst7|inst1|mem~421_combout\);

-- Location: LCCOMB_X16_Y18_N4
\inst7|inst1|mem~425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~425_combout\ = (\inst7|inst1|mem~418_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~424_combout\) # (\inst7|inst1|mem~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~424_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~418_combout\,
	datad => \inst7|inst1|mem~421_combout\,
	combout => \inst7|inst1|mem~425_combout\);

-- Location: LCCOMB_X16_Y20_N28
\inst7|inst1|mem~410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~410_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~409_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst1|mem~175_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst1|mem~409_combout\,
	datad => \inst7|inst1|mem~175_combout\,
	combout => \inst7|inst1|mem~410_combout\);

-- Location: LCCOMB_X16_Y20_N8
\inst7|inst1|mem~411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~411_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~410_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst1|mem~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst1|mem~410_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst1|mem~139_combout\,
	combout => \inst7|inst1|mem~411_combout\);

-- Location: LCCOMB_X16_Y20_N30
\inst7|inst1|mem~412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~412_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & ((\inst7|inst1|mem~411_combout\) # ((\inst10|Equal0~1_combout\ & \inst7|inst1|mem~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Equal0~1_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~411_combout\,
	datad => \inst7|inst1|mem~178_combout\,
	combout => \inst7|inst1|mem~412_combout\);

-- Location: LCCOMB_X16_Y18_N2
\inst7|inst1|mem~426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~426_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\) # ((\inst7|inst1|mem~412_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~425_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~425_combout\,
	datad => \inst7|inst1|mem~412_combout\,
	combout => \inst7|inst1|mem~426_combout\);

-- Location: LCCOMB_X16_Y18_N0
\inst7|inst1|mem~428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~428_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~426_combout\ & ((\inst7|inst1|mem~427_combout\))) # (!\inst7|inst1|mem~426_combout\ & (\inst7|inst1|mem~778_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst1|mem~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~778_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~427_combout\,
	datad => \inst7|inst1|mem~426_combout\,
	combout => \inst7|inst1|mem~428_combout\);

-- Location: FF_X16_Y18_N1
\inst7|inst2|liga[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~428_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|liga\(0));

-- Location: LCCOMB_X16_Y19_N6
\inst7|inst5|$00000|auto_generated|result_node[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[0]~24_combout\ = (\inst7|inst2|instruccion\(0) & (!\inst7|inst2|instruccion\(1) & \inst7|inst2|liga\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|instruccion\(0),
	datac => \inst7|inst2|instruccion\(1),
	datad => \inst7|inst2|liga\(0),
	combout => \inst7|inst5|$00000|auto_generated|result_node[0]~24_combout\);

-- Location: LCCOMB_X17_Y19_N6
\inst7|inst5|$00000|auto_generated|result_node[0]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ = (\inst7|inst3|Mux1~0_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[0]~24_combout\)))) # (!\inst7|inst3|Mux1~0_combout\ & ((\inst7|inst3|Mux0~2_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[0]~24_combout\))) # (!\inst7|inst3|Mux0~2_combout\ & (\inst7|inst4|valor_interno\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(0),
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~24_combout\,
	datac => \inst7|inst3|Mux1~0_combout\,
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\);

-- Location: LCCOMB_X14_Y21_N2
\inst7|inst4|valor_interno[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[1]~11_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ $ (VCC))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & VCC))
-- \inst7|inst4|valor_interno[1]~12\ = CARRY((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => VCC,
	combout => \inst7|inst4|valor_interno[1]~11_combout\,
	cout => \inst7|inst4|valor_interno[1]~12\);

-- Location: FF_X14_Y21_N3
\inst7|inst4|valor_interno[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[1]~11_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(1));

-- Location: LCCOMB_X20_Y19_N12
\inst7|inst5|$00000|auto_generated|result_node[1]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[1]~23_combout\ = (\inst7|inst2|liga\(1) & (!\inst7|inst2|instruccion\(1) & \inst7|inst2|instruccion\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|liga\(1),
	datac => \inst7|inst2|instruccion\(1),
	datad => \inst7|inst2|instruccion\(0),
	combout => \inst7|inst5|$00000|auto_generated|result_node[1]~23_combout\);

-- Location: LCCOMB_X18_Y19_N0
\inst7|inst5|$00000|auto_generated|result_node[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ = (\inst7|inst3|Mux1~0_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[1]~23_combout\)))) # (!\inst7|inst3|Mux1~0_combout\ & ((\inst7|inst3|Mux0~2_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[1]~23_combout\))) # (!\inst7|inst3|Mux0~2_combout\ & (\inst7|inst4|valor_interno\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(1),
	datab => \inst7|inst3|Mux1~0_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~23_combout\,
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\);

-- Location: LCCOMB_X14_Y21_N4
\inst7|inst4|valor_interno[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[2]~13_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst4|valor_interno[1]~12\)) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & ((\inst7|inst4|valor_interno[1]~12\) # 
-- (GND)))
-- \inst7|inst4|valor_interno[2]~14\ = CARRY((!\inst7|inst4|valor_interno[1]~12\) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[1]~12\,
	combout => \inst7|inst4|valor_interno[2]~13_combout\,
	cout => \inst7|inst4|valor_interno[2]~14\);

-- Location: LCCOMB_X14_Y21_N6
\inst7|inst4|valor_interno[3]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[3]~15_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst4|valor_interno[2]~14\ $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- (!\inst7|inst4|valor_interno[2]~14\ & VCC))
-- \inst7|inst4|valor_interno[3]~16\ = CARRY((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & !\inst7|inst4|valor_interno[2]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[2]~14\,
	combout => \inst7|inst4|valor_interno[3]~15_combout\,
	cout => \inst7|inst4|valor_interno[3]~16\);

-- Location: FF_X14_Y21_N9
\inst7|inst4|valor_interno[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[4]~17_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(4));

-- Location: LCCOMB_X20_Y20_N24
\inst8|valor_interno[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst8|valor_interno[4]~feeder_combout\ = \inst5|inst13|output~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst13|output~0_combout\,
	combout => \inst8|valor_interno[4]~feeder_combout\);

-- Location: FF_X20_Y20_N25
\inst8|valor_interno[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	d => \inst8|valor_interno[4]~feeder_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(4));

-- Location: LCCOMB_X15_Y20_N16
\inst7|inst5|$00000|auto_generated|result_node[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ = (\inst7|inst3|Mux1~0_combout\ & (((\inst8|valor_interno\(4))))) # (!\inst7|inst3|Mux1~0_combout\ & (\inst7|inst4|valor_interno\(4) & (!\inst7|inst3|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(4),
	datab => \inst7|inst3|Mux1~0_combout\,
	datac => \inst7|inst3|Mux0~2_combout\,
	datad => \inst8|valor_interno\(4),
	combout => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\);

-- Location: LCCOMB_X16_Y17_N2
\inst7|inst1|mem~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~167_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~167_combout\);

-- Location: LCCOMB_X17_Y17_N18
\inst7|inst1|mem~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~203_combout\ = (\inst7|inst1|mem~167_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~167_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~166_combout\,
	combout => \inst7|inst1|mem~203_combout\);

-- Location: LCCOMB_X17_Y21_N30
\inst7|inst1|mem~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~191_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~191_combout\);

-- Location: LCCOMB_X17_Y21_N22
\inst7|inst1|mem~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~192_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~129_combout\ & (\inst7|inst1|mem~191_combout\ & \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst1|mem~129_combout\,
	datac => \inst7|inst1|mem~191_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~192_combout\);

-- Location: LCCOMB_X17_Y21_N28
\inst7|inst1|mem~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~194_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~194_combout\);

-- Location: LCCOMB_X17_Y21_N24
\inst7|inst1|mem~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~195_combout\ = (\inst7|inst1|mem~193_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & !\inst7|inst1|mem~194_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & \inst7|inst1|mem~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst1|mem~193_combout\,
	datad => \inst7|inst1|mem~194_combout\,
	combout => \inst7|inst1|mem~195_combout\);

-- Location: LCCOMB_X17_Y21_N12
\inst7|inst1|mem~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~189_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~188_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~188_combout\,
	combout => \inst7|inst1|mem~189_combout\);

-- Location: LCCOMB_X17_Y21_N8
\inst7|inst1|mem~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~190_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~129_combout\ & (\inst7|inst1|mem~187_combout\ & \inst7|inst1|mem~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst1|mem~129_combout\,
	datac => \inst7|inst1|mem~187_combout\,
	datad => \inst7|inst1|mem~189_combout\,
	combout => \inst7|inst1|mem~190_combout\);

-- Location: LCCOMB_X16_Y20_N4
\inst7|inst1|mem~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~196_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~196_combout\);

-- Location: LCCOMB_X16_Y20_N0
\inst7|inst1|mem~753\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~753_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst1|mem~196_combout\ & \inst7|inst1|mem~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~196_combout\,
	datad => \inst7|inst1|mem~139_combout\,
	combout => \inst7|inst1|mem~753_combout\);

-- Location: LCCOMB_X17_Y21_N2
\inst7|inst1|mem~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~197_combout\ = (\inst7|inst1|mem~192_combout\) # ((\inst7|inst1|mem~195_combout\) # ((\inst7|inst1|mem~190_combout\) # (\inst7|inst1|mem~753_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~192_combout\,
	datab => \inst7|inst1|mem~195_combout\,
	datac => \inst7|inst1|mem~190_combout\,
	datad => \inst7|inst1|mem~753_combout\,
	combout => \inst7|inst1|mem~197_combout\);

-- Location: LCCOMB_X17_Y21_N0
\inst7|inst1|mem~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~198_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (\inst7|inst1|mem~186_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst1|mem~197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~186_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datad => \inst7|inst1|mem~197_combout\,
	combout => \inst7|inst1|mem~198_combout\);

-- Location: LCCOMB_X17_Y21_N6
\inst7|inst1|mem~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~201_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~198_combout\ & (\inst7|inst1|mem~754_combout\)) # (!\inst7|inst1|mem~198_combout\ & ((\inst7|inst1|mem~181_combout\))))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst1|mem~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~754_combout\,
	datac => \inst7|inst1|mem~181_combout\,
	datad => \inst7|inst1|mem~198_combout\,
	combout => \inst7|inst1|mem~201_combout\);

-- Location: LCCOMB_X17_Y21_N4
\inst7|inst1|mem~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~202_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~179_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~201_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~179_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datad => \inst7|inst1|mem~201_combout\,
	combout => \inst7|inst1|mem~202_combout\);

-- Location: LCCOMB_X17_Y21_N14
\inst7|inst1|mem~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~204_combout\ = (\inst7|inst1|mem~202_combout\ & ((\inst7|inst1|mem~203_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))) # (!\inst7|inst1|mem~202_combout\ & (((\inst7|inst1|mem~174_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~203_combout\,
	datab => \inst7|inst1|mem~174_combout\,
	datac => \inst7|inst1|mem~202_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~204_combout\);

-- Location: FF_X17_Y21_N15
\inst7|inst2|instruccion[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~204_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|instruccion\(0));

-- Location: LCCOMB_X18_Y20_N10
\inst7|inst3|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst3|Mux0~3_combout\ = (\inst7|inst3|Mux0~2_combout\) # ((!\inst7|inst2|instruccion\(0) & \inst7|inst2|instruccion\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|instruccion\(0),
	datac => \inst7|inst2|instruccion\(1),
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst3|Mux0~3_combout\);

-- Location: LCCOMB_X15_Y19_N16
\inst7|inst1|mem~403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~403_combout\ = (\inst7|inst1|mem~776_combout\ & (\inst7|inst1|mem~402_combout\ & (\inst7|inst1|mem~231_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~776_combout\,
	datab => \inst7|inst1|mem~402_combout\,
	datac => \inst7|inst1|mem~231_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~403_combout\);

-- Location: FF_X15_Y19_N17
\inst7|inst2|liga[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~403_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|liga\(2));

-- Location: FF_X14_Y21_N5
\inst7|inst4|valor_interno[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[2]~13_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(2));

-- Location: LCCOMB_X18_Y20_N2
\inst7|inst5|$00000|auto_generated|result_node[2]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ = (\inst7|inst3|Mux0~3_combout\ & (\inst7|inst2|liga\(2) & (\inst7|inst5|$00000|auto_generated|result_node[9]~17_combout\))) # (!\inst7|inst3|Mux0~3_combout\ & 
-- (((\inst7|inst4|valor_interno\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst3|Mux0~3_combout\,
	datab => \inst7|inst2|liga\(2),
	datac => \inst7|inst5|$00000|auto_generated|result_node[9]~17_combout\,
	datad => \inst7|inst4|valor_interno\(2),
	combout => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\);

-- Location: LCCOMB_X17_Y17_N4
\inst7|inst1|mem~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~131_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (\inst7|inst1|mem~128_combout\ & (\inst7|inst1|mem~129_combout\ & \inst7|inst1|mem~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst1|mem~128_combout\,
	datac => \inst7|inst1|mem~129_combout\,
	datad => \inst7|inst1|mem~130_combout\,
	combout => \inst7|inst1|mem~131_combout\);

-- Location: LCCOMB_X17_Y17_N10
\inst7|inst1|mem~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~133_combout\ = (\inst7|inst1|mem~132_combout\ & (\inst10|Equal0~0_combout\ & \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~132_combout\,
	datac => \inst10|Equal0~0_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~133_combout\);

-- Location: LCCOMB_X17_Y17_N24
\inst7|inst1|mem~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~134_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst1|mem~131_combout\) # (\inst7|inst1|mem~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~131_combout\,
	datad => \inst7|inst1|mem~133_combout\,
	combout => \inst7|inst1|mem~134_combout\);

-- Location: LCCOMB_X16_Y22_N4
\inst7|inst1|mem~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~162_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst10|Equal0~1_combout\ & (\inst7|inst1|mem~161_combout\ & \inst7|inst1|mem~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst10|Equal0~1_combout\,
	datac => \inst7|inst1|mem~161_combout\,
	datad => \inst7|inst1|mem~147_combout\,
	combout => \inst7|inst1|mem~162_combout\);

-- Location: LCCOMB_X16_Y22_N8
\inst7|inst1|mem~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~146_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~146_combout\);

-- Location: LCCOMB_X17_Y22_N28
\inst7|inst1|mem~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~148_combout\ = (\inst7|inst1|mem~147_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & \inst7|inst1|mem~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst1|mem~147_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datad => \inst7|inst1|mem~146_combout\,
	combout => \inst7|inst1|mem~148_combout\);

-- Location: LCCOMB_X19_Y19_N14
\inst7|inst1|mem~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~153_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~153_combout\);

-- Location: LCCOMB_X19_Y19_N0
\inst7|inst1|mem~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~154_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~153_combout\ & \inst7|inst1|mem~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~153_combout\,
	datad => \inst7|inst1|mem~152_combout\,
	combout => \inst7|inst1|mem~154_combout\);

-- Location: LCCOMB_X18_Y16_N8
\inst7|inst1|mem~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~149_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	combout => \inst7|inst1|mem~149_combout\);

-- Location: LCCOMB_X18_Y16_N16
\inst7|inst1|mem~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~151_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (\inst7|inst1|mem~149_combout\ & \inst7|inst1|mem~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datac => \inst7|inst1|mem~149_combout\,
	datad => \inst7|inst1|mem~150_combout\,
	combout => \inst7|inst1|mem~151_combout\);

-- Location: LCCOMB_X18_Y20_N8
\inst7|inst1|mem~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~157_combout\ = (\inst7|inst1|mem~154_combout\) # ((\inst7|inst1|mem~151_combout\) # ((\inst7|inst1|mem~156_combout\ & \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~156_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~154_combout\,
	datad => \inst7|inst1|mem~151_combout\,
	combout => \inst7|inst1|mem~157_combout\);

-- Location: LCCOMB_X18_Y23_N20
\inst7|inst1|mem~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~159_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~158_combout\ & \inst7|inst1|mem~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~158_combout\,
	datad => \inst7|inst1|mem~152_combout\,
	combout => \inst7|inst1|mem~159_combout\);

-- Location: LCCOMB_X18_Y20_N20
\inst7|inst1|mem~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~160_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst1|mem~157_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (((!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & \inst7|inst1|mem~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst1|mem~157_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datad => \inst7|inst1|mem~159_combout\,
	combout => \inst7|inst1|mem~160_combout\);

-- Location: LCCOMB_X18_Y20_N14
\inst7|inst1|mem~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~163_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst1|mem~160_combout\ & (\inst7|inst1|mem~162_combout\)) # (!\inst7|inst1|mem~160_combout\ & ((\inst7|inst1|mem~148_combout\))))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (((\inst7|inst1|mem~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~162_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datac => \inst7|inst1|mem~148_combout\,
	datad => \inst7|inst1|mem~160_combout\,
	combout => \inst7|inst1|mem~163_combout\);

-- Location: LCCOMB_X18_Y20_N18
\inst7|inst1|mem~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~164_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~145_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~145_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst1|mem~163_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~164_combout\);

-- Location: LCCOMB_X18_Y20_N26
\inst7|inst1|mem~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~169_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst1|mem~164_combout\ & ((\inst7|inst1|mem~168_combout\))) # (!\inst7|inst1|mem~164_combout\ & (\inst7|inst1|mem~134_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (((\inst7|inst1|mem~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~134_combout\,
	datac => \inst7|inst1|mem~168_combout\,
	datad => \inst7|inst1|mem~164_combout\,
	combout => \inst7|inst1|mem~169_combout\);

-- Location: FF_X18_Y20_N27
\inst7|inst2|instruccion[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~169_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|instruccion\(1));

-- Location: LCCOMB_X18_Y19_N8
\inst7|inst5|$00000|auto_generated|result_node[9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[9]~17_combout\ = (!\inst7|inst2|instruccion\(1) & \inst7|inst2|instruccion\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|inst2|instruccion\(1),
	datad => \inst7|inst2|instruccion\(0),
	combout => \inst7|inst5|$00000|auto_generated|result_node[9]~17_combout\);

-- Location: FF_X14_Y21_N7
\inst7|inst4|valor_interno[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[3]~15_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(3));

-- Location: LCCOMB_X19_Y17_N18
\inst7|inst1|mem~395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~395_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\) # 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~395_combout\);

-- Location: LCCOMB_X19_Y17_N4
\inst7|inst1|mem~396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~396_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (!\inst7|inst1|mem~395_combout\ & \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~395_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~395_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	combout => \inst7|inst1|mem~396_combout\);

-- Location: LCCOMB_X19_Y17_N16
\inst7|inst1|mem~394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~394_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~288_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst1|mem~288_combout\,
	combout => \inst7|inst1|mem~394_combout\);

-- Location: LCCOMB_X19_Y17_N6
\inst7|inst1|mem~397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~397_combout\ = (\inst7|inst1|mem~394_combout\) # ((!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (\inst7|inst1|mem~396_combout\ & \inst7|inst1|mem~170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datab => \inst7|inst1|mem~396_combout\,
	datac => \inst7|inst1|mem~170_combout\,
	datad => \inst7|inst1|mem~394_combout\,
	combout => \inst7|inst1|mem~397_combout\);

-- Location: LCCOMB_X19_Y17_N22
\inst7|inst1|mem~398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~398_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\) # ((\inst7|inst1|mem~286_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst1|mem~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datac => \inst7|inst1|mem~286_combout\,
	datad => \inst7|inst1|mem~397_combout\,
	combout => \inst7|inst1|mem~398_combout\);

-- Location: LCCOMB_X19_Y17_N20
\inst7|inst1|mem~399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~399_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & ((\inst7|inst1|mem~398_combout\ & ((\inst7|inst1|mem~294_combout\))) # (!\inst7|inst1|mem~398_combout\ & (\inst7|inst1|mem~283_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (((\inst7|inst1|mem~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst1|mem~283_combout\,
	datac => \inst7|inst1|mem~398_combout\,
	datad => \inst7|inst1|mem~294_combout\,
	combout => \inst7|inst1|mem~399_combout\);

-- Location: LCCOMB_X19_Y17_N0
\inst7|inst1|mem~400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~400_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\) # ((\inst7|inst1|mem~280_combout\)))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datac => \inst7|inst1|mem~280_combout\,
	datad => \inst7|inst1|mem~399_combout\,
	combout => \inst7|inst1|mem~400_combout\);

-- Location: LCCOMB_X19_Y17_N12
\inst7|inst1|mem~401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~401_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & ((\inst7|inst1|mem~400_combout\ & (\inst7|inst1|mem~297_combout\)) # (!\inst7|inst1|mem~400_combout\ & ((\inst7|inst1|mem~273_combout\))))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (((\inst7|inst1|mem~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~297_combout\,
	datac => \inst7|inst1|mem~273_combout\,
	datad => \inst7|inst1|mem~400_combout\,
	combout => \inst7|inst1|mem~401_combout\);

-- Location: FF_X19_Y17_N13
\inst7|inst2|liga[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~401_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|liga\(3));

-- Location: LCCOMB_X18_Y17_N10
\inst7|inst5|$00000|auto_generated|result_node[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ = (\inst7|inst3|Mux0~3_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~17_combout\ & ((\inst7|inst2|liga\(3))))) # (!\inst7|inst3|Mux0~3_combout\ & 
-- (((\inst7|inst4|valor_interno\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~17_combout\,
	datab => \inst7|inst4|valor_interno\(3),
	datac => \inst7|inst2|liga\(3),
	datad => \inst7|inst3|Mux0~3_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\);

-- Location: LCCOMB_X19_Y18_N12
\inst7|inst1|mem~654\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~654_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~654_combout\);

-- Location: LCCOMB_X19_Y18_N22
\inst7|inst1|mem~792\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~792_combout\ = (\inst7|inst1|mem~654_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst1|mem~791_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~654_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst1|mem~791_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~792_combout\);

-- Location: FF_X19_Y18_N23
\inst7|inst2|nCRI\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~792_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|nCRI~q\);

-- Location: FF_X19_Y21_N7
\inst8|valor_interno[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	asdata => \inst5|inst8[4]~18_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(8));

-- Location: LCCOMB_X14_Y21_N16
\inst7|inst4|valor_interno[8]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst4|valor_interno[8]~25_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst4|valor_interno[7]~24\)) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & ((\inst7|inst4|valor_interno[7]~24\) # 
-- (GND)))
-- \inst7|inst4|valor_interno[8]~26\ = CARRY((!\inst7|inst4|valor_interno[7]~24\) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datad => VCC,
	cin => \inst7|inst4|valor_interno[7]~24\,
	combout => \inst7|inst4|valor_interno[8]~25_combout\,
	cout => \inst7|inst4|valor_interno[8]~26\);

-- Location: FF_X14_Y21_N17
\inst7|inst4|valor_interno[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[8]~25_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(8));

-- Location: LCCOMB_X19_Y21_N30
\inst7|inst5|$00000|auto_generated|result_node[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ = (\inst7|inst3|Mux1~0_combout\ & (\inst8|valor_interno\(8))) # (!\inst7|inst3|Mux1~0_combout\ & (((\inst7|inst4|valor_interno\(8) & !\inst7|inst3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|valor_interno\(8),
	datab => \inst7|inst3|Mux1~0_combout\,
	datac => \inst7|inst4|valor_interno\(8),
	datad => \inst7|inst3|Mux0~2_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\);

-- Location: FF_X14_Y21_N19
\inst7|inst4|valor_interno[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst4|valor_interno[9]~27_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst4|valor_interno\(9));

-- Location: LCCOMB_X18_Y18_N18
\inst7|inst1|mem~390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~390_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~390_combout\);

-- Location: LCCOMB_X18_Y18_N14
\inst7|inst1|mem~388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~388_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\))) # 
-- (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & ((\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~388_combout\);

-- Location: LCCOMB_X18_Y18_N16
\inst7|inst1|mem~389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~389_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst1|mem~388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datac => \inst7|inst1|mem~388_combout\,
	combout => \inst7|inst1|mem~389_combout\);

-- Location: LCCOMB_X18_Y18_N12
\inst7|inst1|mem~391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~391_combout\ = (\inst7|inst1|mem~389_combout\) # ((\inst7|inst1|mem~390_combout\ & (\inst7|inst1|mem~171_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~390_combout\,
	datab => \inst7|inst1|mem~171_combout\,
	datac => \inst7|inst1|mem~389_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	combout => \inst7|inst1|mem~391_combout\);

-- Location: LCCOMB_X18_Y18_N4
\inst7|inst1|mem~392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~392_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~391_combout\ & \inst7|inst1|mem~775_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~391_combout\,
	datac => \inst7|inst1|mem~775_combout\,
	combout => \inst7|inst1|mem~392_combout\);

-- Location: FF_X18_Y18_N5
\inst7|inst2|liga[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~input_o\,
	d => \inst7|inst1|mem~392_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|liga\(9));

-- Location: FF_X17_Y20_N19
\inst8|valor_interno[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_nCRI~q\,
	asdata => \inst1|Yupa[5]~17_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|valor_interno\(9));

-- Location: LCCOMB_X17_Y20_N18
\inst7|inst5|$00000|auto_generated|result_node[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[9]~8_combout\ = (\inst7|inst2|instruccion\(0) & (\inst7|inst2|liga\(9) & ((!\inst7|inst2|instruccion\(1))))) # (!\inst7|inst2|instruccion\(0) & (((\inst8|valor_interno\(9) & \inst7|inst2|instruccion\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|liga\(9),
	datab => \inst7|inst2|instruccion\(0),
	datac => \inst8|valor_interno\(9),
	datad => \inst7|inst2|instruccion\(1),
	combout => \inst7|inst5|$00000|auto_generated|result_node[9]~8_combout\);

-- Location: LCCOMB_X17_Y20_N26
\inst7|inst5|$00000|auto_generated|result_node[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ = (\inst7|inst3|Mux1~0_combout\ & (((\inst7|inst5|$00000|auto_generated|result_node[9]~8_combout\)))) # (!\inst7|inst3|Mux1~0_combout\ & ((\inst7|inst3|Mux0~2_combout\ & 
-- ((\inst7|inst5|$00000|auto_generated|result_node[9]~8_combout\))) # (!\inst7|inst3|Mux0~2_combout\ & (\inst7|inst4|valor_interno\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst4|valor_interno\(9),
	datab => \inst7|inst3|Mux1~0_combout\,
	datac => \inst7|inst3|Mux0~2_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~8_combout\,
	combout => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\);

-- Location: LCCOMB_X13_Y19_N8
\inst7|inst1|mem~550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~550_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[5]~15_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[8]~10_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[7]~11_combout\,
	combout => \inst7|inst1|mem~550_combout\);

-- Location: LCCOMB_X13_Y19_N18
\inst7|inst1|mem~551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~551_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst1|mem~550_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst1|mem~550_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	combout => \inst7|inst1|mem~551_combout\);

-- Location: LCCOMB_X13_Y20_N4
\inst7|inst1|mem~549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~549_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & 
-- \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~549_combout\);

-- Location: LCCOMB_X17_Y22_N20
\inst7|inst1|mem~553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~553_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~552_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & \inst7|inst1|mem~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~552_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datad => \inst7|inst1|mem~150_combout\,
	combout => \inst7|inst1|mem~553_combout\);

-- Location: LCCOMB_X17_Y19_N12
\inst7|inst1|mem~429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~429_combout\ = (\inst7|inst1|mem~257_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & 
-- !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~257_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~429_combout\);

-- Location: LCCOMB_X17_Y19_N28
\inst7|inst1|mem~545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~545_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & \inst7|inst1|mem~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datad => \inst7|inst1|mem~188_combout\,
	combout => \inst7|inst1|mem~545_combout\);

-- Location: LCCOMB_X17_Y19_N14
\inst7|inst1|mem~546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~546_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & (\inst7|inst1|mem~205_combout\ & ((\inst7|inst1|mem~545_combout\) # (\inst7|inst1|mem~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datab => \inst7|inst1|mem~545_combout\,
	datac => \inst7|inst1|mem~385_combout\,
	datad => \inst7|inst1|mem~205_combout\,
	combout => \inst7|inst1|mem~546_combout\);

-- Location: LCCOMB_X17_Y19_N4
\inst7|inst1|mem~543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~543_combout\ = (\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ $ 
-- (!\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & 
-- (\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[2]~19_combout\,
	combout => \inst7|inst1|mem~543_combout\);

-- Location: LCCOMB_X17_Y19_N26
\inst7|inst1|mem~544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~544_combout\ = (\inst7|inst1|mem~150_combout\ & (\inst7|inst1|mem~543_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\ & \inst7|inst1|mem~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~150_combout\,
	datab => \inst7|inst1|mem~543_combout\,
	datac => \inst7|inst5|$00000|auto_generated|result_node[3]~18_combout\,
	datad => \inst7|inst1|mem~129_combout\,
	combout => \inst7|inst1|mem~544_combout\);

-- Location: LCCOMB_X17_Y19_N16
\inst7|inst1|mem~547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~547_combout\ = (\inst7|inst1|mem~544_combout\) # ((\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\ & ((\inst7|inst1|mem~429_combout\) # (\inst7|inst1|mem~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~429_combout\,
	datab => \inst7|inst1|mem~546_combout\,
	datac => \inst7|inst1|mem~544_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	combout => \inst7|inst1|mem~547_combout\);

-- Location: LCCOMB_X17_Y19_N18
\inst7|inst1|mem~548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~548_combout\ = (\inst7|inst1|mem~547_combout\ & (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\ $ 
-- (\inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[4]~16_combout\,
	datab => \inst7|inst5|$00000|auto_generated|result_node[9]~9_combout\,
	datac => \inst7|inst1|mem~547_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	combout => \inst7|inst1|mem~548_combout\);

-- Location: LCCOMB_X17_Y19_N24
\inst7|inst1|mem~554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~554_combout\ = (\inst7|inst1|mem~548_combout\) # ((\inst7|inst1|mem~549_combout\ & ((\inst7|inst1|mem~551_combout\) # (\inst7|inst1|mem~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~551_combout\,
	datab => \inst7|inst1|mem~549_combout\,
	datac => \inst7|inst1|mem~553_combout\,
	datad => \inst7|inst1|mem~548_combout\,
	combout => \inst7|inst1|mem~554_combout\);

-- Location: FF_X17_Y19_N25
\inst7|inst2|CC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~554_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	sclr => \inst7|inst5|$00000|auto_generated|result_node[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|CC~q\);

-- Location: LCCOMB_X21_Y17_N20
\inst7|inst1|mem~430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~430_combout\ = (\inst7|inst1|mem~205_combout\ & ((\inst7|inst1|mem~188_combout\) # ((\inst7|inst1|mem~137_combout\ & !\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\)))) # (!\inst7|inst1|mem~205_combout\ & 
-- (\inst7|inst1|mem~137_combout\ & ((!\inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst1|mem~205_combout\,
	datab => \inst7|inst1|mem~137_combout\,
	datac => \inst7|inst1|mem~188_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[1]~20_combout\,
	combout => \inst7|inst1|mem~430_combout\);

-- Location: LCCOMB_X21_Y17_N10
\inst7|inst1|mem~781\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~781_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\ & (\inst7|inst1|mem~430_combout\ & (\inst7|inst1|mem~354_combout\ & \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[6]~13_combout\,
	datab => \inst7|inst1|mem~430_combout\,
	datac => \inst7|inst1|mem~354_combout\,
	datad => \inst7|inst5|$00000|auto_generated|result_node[0]~21_combout\,
	combout => \inst7|inst1|mem~781_combout\);

-- Location: LCCOMB_X21_Y17_N24
\inst7|inst1|mem~431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst7|inst1|mem~431_combout\ = (!\inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\ & (\inst7|inst1|mem~136_combout\ & ((\inst7|inst1|mem~781_combout\) # (\inst7|inst1|mem~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst5|$00000|auto_generated|result_node[10]~7_combout\,
	datab => \inst7|inst1|mem~781_combout\,
	datac => \inst7|inst1|mem~136_combout\,
	datad => \inst7|inst1|mem~429_combout\,
	combout => \inst7|inst1|mem~431_combout\);

-- Location: FF_X21_Y17_N25
\inst7|inst2|B0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \inst7|inst1|mem~431_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|inst2|B0~q\);

-- Location: LCCOMB_X20_Y20_N0
\inst5|inst13|output~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \inst5|inst13|output~1_combout\ = (\inst7|inst2|B0~q\ & ((\inst5|inst13|output~0_combout\))) # (!\inst7|inst2|B0~q\ & (\inst1|Banderas\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|inst2|B0~q\,
	datac => \inst1|Banderas\(1),
	datad => \inst5|inst13|output~0_combout\,
	combout => \inst5|inst13|output~1_combout\);

-- Location: FF_X20_Y20_N1
\inst5|inst|valor_interno\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|inst2|ALT_INV_CC~q\,
	d => \inst5|inst13|output~1_combout\,
	clrn => \RESET~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inst|valor_interno~q\);

-- Location: IOIBUF_X49_Y54_N22
\IRQn~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRQn,
	o => \IRQn~input_o\);

-- Location: IOIBUF_X74_Y54_N15
\XIRQn~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_XIRQn,
	o => \XIRQn~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_Flag_C <= \Flag_C~output_o\;

ww_Flag_V <= \Flag_V~output_o\;

ww_Flag_Z <= \Flag_Z~output_o\;

ww_Flag_N <= \Flag_N~output_o\;

ww_Flag_I <= \Flag_I~output_o\;

ww_Flag_H <= \Flag_H~output_o\;

ww_Flag_X <= \Flag_X~output_o\;

ww_Flag_S <= \Flag_S~output_o\;

ww_ACCA_D(7) <= \ACCA_D[7]~output_o\;

ww_ACCA_D(6) <= \ACCA_D[6]~output_o\;

ww_ACCA_D(5) <= \ACCA_D[5]~output_o\;

ww_ACCA_D(4) <= \ACCA_D[4]~output_o\;

ww_ACCA_D(3) <= \ACCA_D[3]~output_o\;

ww_ACCA_D(2) <= \ACCA_D[2]~output_o\;

ww_ACCA_D(1) <= \ACCA_D[1]~output_o\;

ww_ACCA_D(0) <= \ACCA_D[0]~output_o\;

ww_ACCB_D(7) <= \ACCB_D[7]~output_o\;

ww_ACCB_D(6) <= \ACCB_D[6]~output_o\;

ww_ACCB_D(5) <= \ACCB_D[5]~output_o\;

ww_ACCB_D(4) <= \ACCB_D[4]~output_o\;

ww_ACCB_D(3) <= \ACCB_D[3]~output_o\;

ww_ACCB_D(2) <= \ACCB_D[2]~output_o\;

ww_ACCB_D(1) <= \ACCB_D[1]~output_o\;

ww_ACCB_D(0) <= \ACCB_D[0]~output_o\;

ww_AP_D(15) <= \AP_D[15]~output_o\;

ww_AP_D(14) <= \AP_D[14]~output_o\;

ww_AP_D(13) <= \AP_D[13]~output_o\;

ww_AP_D(12) <= \AP_D[12]~output_o\;

ww_AP_D(11) <= \AP_D[11]~output_o\;

ww_AP_D(10) <= \AP_D[10]~output_o\;

ww_AP_D(9) <= \AP_D[9]~output_o\;

ww_AP_D(8) <= \AP_D[8]~output_o\;

ww_AP_D(7) <= \AP_D[7]~output_o\;

ww_AP_D(6) <= \AP_D[6]~output_o\;

ww_AP_D(5) <= \AP_D[5]~output_o\;

ww_AP_D(4) <= \AP_D[4]~output_o\;

ww_AP_D(3) <= \AP_D[3]~output_o\;

ww_AP_D(2) <= \AP_D[2]~output_o\;

ww_AP_D(1) <= \AP_D[1]~output_o\;

ww_AP_D(0) <= \AP_D[0]~output_o\;

ww_AUX_D(15) <= \AUX_D[15]~output_o\;

ww_AUX_D(14) <= \AUX_D[14]~output_o\;

ww_AUX_D(13) <= \AUX_D[13]~output_o\;

ww_AUX_D(12) <= \AUX_D[12]~output_o\;

ww_AUX_D(11) <= \AUX_D[11]~output_o\;

ww_AUX_D(10) <= \AUX_D[10]~output_o\;

ww_AUX_D(9) <= \AUX_D[9]~output_o\;

ww_AUX_D(8) <= \AUX_D[8]~output_o\;

ww_AUX_D(7) <= \AUX_D[7]~output_o\;

ww_AUX_D(6) <= \AUX_D[6]~output_o\;

ww_AUX_D(5) <= \AUX_D[5]~output_o\;

ww_AUX_D(4) <= \AUX_D[4]~output_o\;

ww_AUX_D(3) <= \AUX_D[3]~output_o\;

ww_AUX_D(2) <= \AUX_D[2]~output_o\;

ww_AUX_D(1) <= \AUX_D[1]~output_o\;

ww_AUX_D(0) <= \AUX_D[0]~output_o\;

ww_Debug_Q(7) <= \Debug_Q[7]~output_o\;

ww_Debug_Q(6) <= \Debug_Q[6]~output_o\;

ww_Debug_Q(5) <= \Debug_Q[5]~output_o\;

ww_Debug_Q(4) <= \Debug_Q[4]~output_o\;

ww_Debug_Q(3) <= \Debug_Q[3]~output_o\;

ww_Debug_Q(2) <= \Debug_Q[2]~output_o\;

ww_Debug_Q(1) <= \Debug_Q[1]~output_o\;

ww_Debug_Q(0) <= \Debug_Q[0]~output_o\;

ww_Debug_Yupa(7) <= \Debug_Yupa[7]~output_o\;

ww_Debug_Yupa(6) <= \Debug_Yupa[6]~output_o\;

ww_Debug_Yupa(5) <= \Debug_Yupa[5]~output_o\;

ww_Debug_Yupa(4) <= \Debug_Yupa[4]~output_o\;

ww_Debug_Yupa(3) <= \Debug_Yupa[3]~output_o\;

ww_Debug_Yupa(2) <= \Debug_Yupa[2]~output_o\;

ww_Debug_Yupa(1) <= \Debug_Yupa[1]~output_o\;

ww_Debug_Yupa(0) <= \Debug_Yupa[0]~output_o\;

ww_Edo_Pres(11) <= \Edo_Pres[11]~output_o\;

ww_Edo_Pres(10) <= \Edo_Pres[10]~output_o\;

ww_Edo_Pres(9) <= \Edo_Pres[9]~output_o\;

ww_Edo_Pres(8) <= \Edo_Pres[8]~output_o\;

ww_Edo_Pres(7) <= \Edo_Pres[7]~output_o\;

ww_Edo_Pres(6) <= \Edo_Pres[6]~output_o\;

ww_Edo_Pres(5) <= \Edo_Pres[5]~output_o\;

ww_Edo_Pres(4) <= \Edo_Pres[4]~output_o\;

ww_Edo_Pres(3) <= \Edo_Pres[3]~output_o\;

ww_Edo_Pres(2) <= \Edo_Pres[2]~output_o\;

ww_Edo_Pres(1) <= \Edo_Pres[1]~output_o\;

ww_Edo_Pres(0) <= \Edo_Pres[0]~output_o\;

ww_PC_D(15) <= \PC_D[15]~output_o\;

ww_PC_D(14) <= \PC_D[14]~output_o\;

ww_PC_D(13) <= \PC_D[13]~output_o\;

ww_PC_D(12) <= \PC_D[12]~output_o\;

ww_PC_D(11) <= \PC_D[11]~output_o\;

ww_PC_D(10) <= \PC_D[10]~output_o\;

ww_PC_D(9) <= \PC_D[9]~output_o\;

ww_PC_D(8) <= \PC_D[8]~output_o\;

ww_PC_D(7) <= \PC_D[7]~output_o\;

ww_PC_D(6) <= \PC_D[6]~output_o\;

ww_PC_D(5) <= \PC_D[5]~output_o\;

ww_PC_D(4) <= \PC_D[4]~output_o\;

ww_PC_D(3) <= \PC_D[3]~output_o\;

ww_PC_D(2) <= \PC_D[2]~output_o\;

ww_PC_D(1) <= \PC_D[1]~output_o\;

ww_PC_D(0) <= \PC_D[0]~output_o\;

ww_X_D(15) <= \X_D[15]~output_o\;

ww_X_D(14) <= \X_D[14]~output_o\;

ww_X_D(13) <= \X_D[13]~output_o\;

ww_X_D(12) <= \X_D[12]~output_o\;

ww_X_D(11) <= \X_D[11]~output_o\;

ww_X_D(10) <= \X_D[10]~output_o\;

ww_X_D(9) <= \X_D[9]~output_o\;

ww_X_D(8) <= \X_D[8]~output_o\;

ww_X_D(7) <= \X_D[7]~output_o\;

ww_X_D(6) <= \X_D[6]~output_o\;

ww_X_D(5) <= \X_D[5]~output_o\;

ww_X_D(4) <= \X_D[4]~output_o\;

ww_X_D(3) <= \X_D[3]~output_o\;

ww_X_D(2) <= \X_D[2]~output_o\;

ww_X_D(1) <= \X_D[1]~output_o\;

ww_X_D(0) <= \X_D[0]~output_o\;

ww_Y_D(15) <= \Y_D[15]~output_o\;

ww_Y_D(14) <= \Y_D[14]~output_o\;

ww_Y_D(13) <= \Y_D[13]~output_o\;

ww_Y_D(12) <= \Y_D[12]~output_o\;

ww_Y_D(11) <= \Y_D[11]~output_o\;

ww_Y_D(10) <= \Y_D[10]~output_o\;

ww_Y_D(9) <= \Y_D[9]~output_o\;

ww_Y_D(8) <= \Y_D[8]~output_o\;

ww_Y_D(7) <= \Y_D[7]~output_o\;

ww_Y_D(6) <= \Y_D[6]~output_o\;

ww_Y_D(5) <= \Y_D[5]~output_o\;

ww_Y_D(4) <= \Y_D[4]~output_o\;

ww_Y_D(3) <= \Y_D[3]~output_o\;

ww_Y_D(2) <= \Y_D[2]~output_o\;

ww_Y_D(1) <= \Y_D[1]~output_o\;

ww_Y_D(0) <= \Y_D[0]~output_o\;
END structure;


