{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483641967738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483641967740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  5 18:46:07 2017 " "Processing started: Thu Jan  5 18:46:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483641967740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483641967740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off state_generator -c state_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off state_generator -c state_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483641967741 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483641968035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_state_generator-rtl " "Found design unit 1: s_state_generator-rtl" {  } { { "s_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968601 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_state_generator " "Found entity 1: s_state_generator" {  } { { "s_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 14 7 " "Found 14 design units, including 7 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_3_gate-rtl " "Found design unit 1: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_gate-rtl " "Found design unit 2: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_gate-rtl " "Found design unit 3: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3_gate-rtl " "Found design unit 4: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_3_gate-rtl " "Found design unit 5: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_gate-rtl " "Found design unit 6: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_gate-rtl " "Found design unit 7: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_3_gate " "Found entity 1: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_gate " "Found entity 2: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_gate " "Found entity 3: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_3_gate " "Found entity 4: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_3_gate " "Found entity 5: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_gate " "Found entity 6: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""} { "Info" "ISGN_ENTITY_NAME" "7 XOR_gate " "Found entity 7: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968608 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_state_generator-rtl " "Found design unit 1: t_state_generator-rtl" {  } { { "t_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968610 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_state_generator " "Found entity 1: t_state_generator" {  } { { "t_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_3_bit-rtl " "Found design unit 1: counter_3_bit-rtl" {  } { { "counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968611 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_3_bit " "Found entity 1: counter_3_bit" {  } { { "counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_to_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_to_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_to_6-rtl " "Found design unit 1: decoder_3_to_6-rtl" {  } { { "decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968613 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_to_6 " "Found entity 1: decoder_3_to_6" {  } { { "decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_generator-rtl " "Found design unit 1: state_generator-rtl" {  } { { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968614 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_generator " "Found entity 1: state_generator" {  } { { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483641968614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483641968614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "state_generator " "Elaborating entity \"state_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483641968704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_state_generator s_state_generator:s_state_generator_0 " "Elaborating entity \"s_state_generator\" for hierarchy \"s_state_generator:s_state_generator_0\"" {  } { { "state_generator.vhd" "s_state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate s_state_generator:s_state_generator_0\|AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"s_state_generator:s_state_generator_0\|AND_gate:and_0\"" {  } { { "s_state_generator.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate s_state_generator:s_state_generator_0\|OR_gate:or_0 " "Elaborating entity \"OR_gate\" for hierarchy \"s_state_generator:s_state_generator_0\|OR_gate:or_0\"" {  } { { "s_state_generator.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0 " "Elaborating entity \"register_1_bit\" for hierarchy \"s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\"" {  } { { "s_state_generator.vhd" "reg_1_bit_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_1_bit.vhd(28) " "Verilog HDL or VHDL warning at register_1_bit.vhd(28): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483641968751 "|s_state_generator|register_1_bit:reg_1_bit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../12_bit_register/register_1_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_state_generator t_state_generator:t_state_generator_0 " "Elaborating entity \"t_state_generator\" for hierarchy \"t_state_generator:t_state_generator_0\"" {  } { { "state_generator.vhd" "t_state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3_bit t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0 " "Elaborating entity \"counter_3_bit\" for hierarchy \"t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\"" {  } { { "t_state_generator.vhd" "counter_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_3_bit.vhd(36) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(36): object \"not_q\" assigned a value but never read" {  } { { "counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483641968804 "|counter_3_bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_0 counter_3_bit.vhd(40) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(40): object \"not_ff_output_0\" assigned a value but never read" {  } { { "counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483641968804 "|counter_3_bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_1 counter_3_bit.vhd(41) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(41): object \"not_ff_output_1\" assigned a value but never read" {  } { { "counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483641968804 "|counter_3_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_to_6 t_state_generator:t_state_generator_0\|decoder_3_to_6:decoder_3_to_6_0 " "Elaborating entity \"decoder_3_to_6\" for hierarchy \"t_state_generator:t_state_generator_0\|decoder_3_to_6:decoder_3_to_6_0\"" {  } { { "t_state_generator.vhd" "decoder_3_to_6_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate t_state_generator:t_state_generator_0\|decoder_3_to_6:decoder_3_to_6_0\|AND_3_gate:and_3_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"t_state_generator:t_state_generator_0\|decoder_3_to_6:decoder_3_to_6_0\|AND_3_gate:and_3_0\"" {  } { { "decoder_3_to_6.vhd" "and_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483641968836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483641969619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641969619 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[2\] " "No output dependent on input pin \"IR\[2\]\"" {  } { { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641969698 "|state_generator|IR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "No output dependent on input pin \"IR\[4\]\"" {  } { { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641969698 "|state_generator|IR[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1483641969698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483641969699 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483641969699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483641969699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483641969699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483641969711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  5 18:46:09 2017 " "Processing ended: Thu Jan  5 18:46:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483641969711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483641969711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483641969711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483641969711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483641972125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483641972127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  5 18:46:11 2017 " "Processing started: Thu Jan  5 18:46:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483641972127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483641972127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off state_generator -c state_generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off state_generator -c state_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483641972128 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483641972167 ""}
{ "Info" "0" "" "Project  = state_generator" {  } {  } 0 0 "Project  = state_generator" 0 0 "Fitter" 0 0 1483641972168 ""}
{ "Info" "0" "" "Revision = state_generator" {  } {  } 0 0 "Revision = state_generator" 0 0 "Fitter" 0 0 1483641972169 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1483641972278 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "state_generator EP2C5AT144A7 " "Selected device EP2C5AT144A7 for design \"state_generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483641972284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483641972310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483641972310 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483641972559 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483641972574 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1483641972779 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483641972791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483641972791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483641972791 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1483641972791 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR[2] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR[4] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_states\[0\] " "Pin s_states\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { s_states[0] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_states[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_states\[1\] " "Pin s_states\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { s_states[1] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_states[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_states\[2\] " "Pin s_states\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { s_states[2] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_states[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_states\[3\] " "Pin s_states\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { s_states[3] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_states[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_states\[0\] " "Pin t_states\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_states[0] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_states[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_states\[1\] " "Pin t_states\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_states[1] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_states[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_states\[2\] " "Pin t_states\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_states[2] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_states[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_states\[3\] " "Pin t_states\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_states[3] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_states[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_states\[4\] " "Pin t_states\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_states[4] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_states[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_states\[5\] " "Pin t_states\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_states[5] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_states[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { start } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not_reset " "Pin not_reset not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irq " "Pin irq not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { irq } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 5 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { irq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR[0] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR[1] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR[3] } } } { "state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483641972827 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1483641972827 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1483641972935 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "state_generator.sdc " "Synopsys Design Constraints File file not found: 'state_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483641972937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483641972938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972940 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|datab " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972940 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483641972940 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972941 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972941 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972941 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972941 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483641972941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972941 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972941 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483641972941 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483641972942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|datab " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483641972942 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972942 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483641972942 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_8\|output\|combout " "Node \"s_state_generator_0\|and_8\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datad " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|or_2\|output~1\|datac " "Node \"t_state_generator_0\|or_2\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|or_2\|output~1\|combout " "Node \"t_state_generator_0\|or_2\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|or_5\|output\|datac " "Node \"s_state_generator_0\|or_5\|output\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|or_5\|output\|combout " "Node \"s_state_generator_0\|or_5\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datac " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datad " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datab " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datab " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_8\|output\|datab " "Node \"s_state_generator_0\|and_8\|output\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datac " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_4\|output~0\|datad " "Node \"s_state_generator_0\|and_4\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_4\|output~0\|combout " "Node \"s_state_generator_0\|and_4\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datad " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641972943 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 45 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 98 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483641972943 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|and_4\|output~0\|dataa  to: t_state_generator_0\|or_2\|output~1\|combout " "From: s_state_generator_0\|and_4\|output~0\|dataa  to: t_state_generator_0\|or_2\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641972946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|and_8\|output\|dataa  to: s_state_generator_0\|and_4\|output~0\|combout " "From: s_state_generator_0\|and_8\|output\|dataa  to: s_state_generator_0\|and_4\|output~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641972946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|or_5\|output\|datab  to: s_state_generator_0\|and_4\|output~0\|combout " "From: s_state_generator_0\|or_5\|output\|datab  to: s_state_generator_0\|and_4\|output~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641972946 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1483641972946 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483641972948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_state_generator:s_state_generator_0\|AND_gate:and_8\|output  " "Automatically promoted node s_state_generator:s_state_generator_0\|AND_gate:and_8\|output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1483641972959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~1 " "Destination node s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1483641972959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_1\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~2 " "Destination node s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_1\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~2" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1483641972959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_2\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1 " "Destination node s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_2\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1483641972959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_3\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~2 " "Destination node s_state_generator:s_state_generator_0\|register_1_bit:reg_1_bit_3\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~2" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1483641972959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1483641972959 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 45 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_state_generator:s_state_generator_0|AND_gate:and_8|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483641972959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483641973010 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483641973011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483641973011 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483641973013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483641973013 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483641973014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483641973014 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483641973014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483641973014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1483641973015 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483641973015 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 9 10 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 9 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1483641973017 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1483641973017 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1483641973017 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1483641973018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1483641973018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1483641973018 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1483641973018 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1483641973018 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1483641973018 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483641973028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483641973387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483641973440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483641973451 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483641973722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483641973722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483641973776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/state_generator/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1483641974554 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483641974554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483641974723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1483641974725 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483641974725 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1483641974734 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483641974739 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_states\[0\] 0 " "Pin \"s_states\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_states\[1\] 0 " "Pin \"s_states\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_states\[2\] 0 " "Pin \"s_states\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_states\[3\] 0 " "Pin \"s_states\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_states\[0\] 0 " "Pin \"t_states\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_states\[1\] 0 " "Pin \"t_states\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_states\[2\] 0 " "Pin \"t_states\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_states\[3\] 0 " "Pin \"t_states\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_states\[4\] 0 " "Pin \"t_states\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_states\[5\] 0 " "Pin \"t_states\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1483641974742 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1483641974742 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483641974815 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483641974830 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483641974903 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483641975032 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1483641975048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/pdp-8/state_generator/output_files/state_generator.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/state_generator/output_files/state_generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483641975118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483641975212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  5 18:46:15 2017 " "Processing ended: Thu Jan  5 18:46:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483641975212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483641975212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483641975212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483641975212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483641977622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483641977623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  5 18:46:17 2017 " "Processing started: Thu Jan  5 18:46:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483641977623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483641977623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off state_generator -c state_generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off state_generator -c state_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483641977624 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1483641978097 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483641978113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483641978329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  5 18:46:18 2017 " "Processing ended: Thu Jan  5 18:46:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483641978329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483641978329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483641978329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483641978329 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483641978935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483641980812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483641980813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  5 18:46:20 2017 " "Processing started: Thu Jan  5 18:46:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483641980813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483641980813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta state_generator -c state_generator " "Command: quartus_sta state_generator -c state_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483641980814 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1483641980855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483641981028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483641981054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483641981054 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1483641981114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "state_generator.sdc " "Synopsys Design Constraints File file not found: 'state_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1483641981126 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1483641981127 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR\[0\] IR\[0\] " "create_clock -period 1.000 -name IR\[0\] IR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981129 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981129 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981129 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981130 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|datab " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981130 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1483641981130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1483641981131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"s_state_generator_0\|reg_1_bit_2\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1483641981131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|datac " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"s_state_generator_0\|reg_1_bit_3\|ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1483641981131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|datab " "Node \"t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981131 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1483641981131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"s_state_generator_0\|reg_1_bit_1\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1483641981132 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_8\|output\|combout " "Node \"s_state_generator_0\|and_8\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datac " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|or_2\|output~1\|datab " "Node \"t_state_generator_0\|or_2\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "t_state_generator_0\|or_2\|output~1\|combout " "Node \"t_state_generator_0\|or_2\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_8\|output\|datab " "Node \"s_state_generator_0\|and_8\|output\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|or_5\|output\|datab " "Node \"s_state_generator_0\|or_5\|output\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|or_5\|output\|combout " "Node \"s_state_generator_0\|or_5\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datac " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datab " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datad " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datad " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datab " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_4\|output~0\|datab " "Node \"s_state_generator_0\|and_4\|output~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|and_4\|output~0\|combout " "Node \"s_state_generator_0\|and_4\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""} { "Warning" "WSTA_SCC_NODE" "s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"s_state_generator_0\|reg_1_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483641981132 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 45 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 28 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 98 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1483641981132 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|and_4\|output~0\|datad  to: t_state_generator_0\|or_2\|output~1\|combout " "From: s_state_generator_0\|and_4\|output~0\|datad  to: t_state_generator_0\|or_2\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|and_8\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout " "From: s_state_generator_0\|and_8\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|or_5\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout " "From: s_state_generator_0\|or_5\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981135 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1483641981135 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1483641981137 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1483641981143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1483641981148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.686 " "Worst-case setup slack is -20.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.686      -118.748 clk  " "  -20.686      -118.748 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.818       -31.809 IR\[0\]  " "  -10.818       -31.809 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483641981149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.981 " "Worst-case hold slack is -9.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.981       -29.905 IR\[0\]  " "   -9.981       -29.905 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.966       -26.860 clk  " "   -8.966       -26.860 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483641981150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483641981152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483641981153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.940 " "Worst-case minimum pulse width slack is -6.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.940      -126.389 clk  " "   -6.940      -126.389 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 IR\[0\]  " "   -1.469        -1.469 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483641981153 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1483641981187 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1483641981189 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|and_4\|output~0\|datad  to: t_state_generator_0\|or_2\|output~1\|combout " "From: s_state_generator_0\|and_4\|output~0\|datad  to: t_state_generator_0\|or_2\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|and_8\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout " "From: s_state_generator_0\|and_8\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s_state_generator_0\|or_5\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout " "From: s_state_generator_0\|or_5\|output\|datac  to: s_state_generator_0\|and_4\|output~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981200 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1483641981200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1483641981202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.371 " "Worst-case setup slack is -6.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.371       -35.399 clk  " "   -6.371       -35.399 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827        -8.262 IR\[0\]  " "   -2.827        -8.262 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483641981204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.559 " "Worst-case hold slack is -3.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559       -10.660 IR\[0\]  " "   -3.559       -10.660 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.216        -9.631 clk  " "   -3.216        -9.631 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483641981206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483641981208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483641981210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.887 " "Worst-case minimum pulse width slack is -1.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887       -35.188 clk  " "   -1.887       -35.188 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 IR\[0\]  " "   -1.222        -1.222 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483641981212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483641981212 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1483641981250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483641981270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483641981270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483641981313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  5 18:46:21 2017 " "Processing ended: Thu Jan  5 18:46:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483641981313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483641981313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483641981313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483641981313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483641984294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483641984296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  5 18:46:24 2017 " "Processing started: Thu Jan  5 18:46:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483641984296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483641984296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off state_generator -c state_generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off state_generator -c state_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483641984297 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "state_generator.vho\", \"state_generator_fast.vho state_generator_vhd.sdo state_generator_vhd_fast.sdo /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/ simulation " "Generated files \"state_generator.vho\", \"state_generator_fast.vho\", \"state_generator_vhd.sdo\" and \"state_generator_vhd_fast.sdo\" in directory \"/home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1483641984639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483641984683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  5 18:46:24 2017 " "Processing ended: Thu Jan  5 18:46:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483641984683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483641984683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483641984683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483641984683 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus II Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483641984807 ""}
