{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././rtl/GJC48.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "dma_ack_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dma_req_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 1,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "dma_inst",
                   "line": 12,
                   "module":  "SOC_FPGA_INTF_DMA",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset_n",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_req_in",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dma_ack_out",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "GJC48"
      }
  ],
  "modules": {
      "SOC_FPGA_INTF_DMA": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 863,
          "module": "SOC_FPGA_INTF_DMA",
          "ports": [
              {
                  "direction": "Input",
                  "name": "DMA_REQ",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "DMA_ACK",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "DMA_CLK",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "DMA_RST_N",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
