#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2880880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2880a10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28722d0 .functor NOT 1, L_0x28da8d0, C4<0>, C4<0>, C4<0>;
L_0x28d9670 .functor XOR 2, L_0x28da5e0, L_0x28da680, C4<00>, C4<00>;
L_0x28da7c0 .functor XOR 2, L_0x28d9670, L_0x28da720, C4<00>, C4<00>;
v0x28d3920_0 .net *"_ivl_10", 1 0, L_0x28da720;  1 drivers
v0x28d3a20_0 .net *"_ivl_12", 1 0, L_0x28da7c0;  1 drivers
v0x28d3b00_0 .net *"_ivl_2", 1 0, L_0x28da540;  1 drivers
v0x28d3bc0_0 .net *"_ivl_4", 1 0, L_0x28da5e0;  1 drivers
v0x28d3ca0_0 .net *"_ivl_6", 1 0, L_0x28da680;  1 drivers
v0x28d3dd0_0 .net *"_ivl_8", 1 0, L_0x28d9670;  1 drivers
v0x28d3eb0_0 .net "a", 0 0, v0x28cec00_0;  1 drivers
v0x28d3f50_0 .net "b", 0 0, v0x28ceca0_0;  1 drivers
v0x28d3ff0_0 .net "c", 0 0, v0x28ced40_0;  1 drivers
v0x28d4090_0 .var "clk", 0 0;
v0x28d4130_0 .net "d", 0 0, v0x28cee80_0;  1 drivers
v0x28d41d0_0 .net "out_pos_dut", 0 0, L_0x28da3b0;  1 drivers
v0x28d4270_0 .net "out_pos_ref", 0 0, L_0x28d57a0;  1 drivers
v0x28d4310_0 .net "out_sop_dut", 0 0, L_0x28d7dd0;  1 drivers
v0x28d43b0_0 .net "out_sop_ref", 0 0, L_0x28a93b0;  1 drivers
v0x28d4450_0 .var/2u "stats1", 223 0;
v0x28d44f0_0 .var/2u "strobe", 0 0;
v0x28d4590_0 .net "tb_match", 0 0, L_0x28da8d0;  1 drivers
v0x28d4660_0 .net "tb_mismatch", 0 0, L_0x28722d0;  1 drivers
v0x28d4700_0 .net "wavedrom_enable", 0 0, v0x28cf150_0;  1 drivers
v0x28d47d0_0 .net "wavedrom_title", 511 0, v0x28cf1f0_0;  1 drivers
L_0x28da540 .concat [ 1 1 0 0], L_0x28d57a0, L_0x28a93b0;
L_0x28da5e0 .concat [ 1 1 0 0], L_0x28d57a0, L_0x28a93b0;
L_0x28da680 .concat [ 1 1 0 0], L_0x28da3b0, L_0x28d7dd0;
L_0x28da720 .concat [ 1 1 0 0], L_0x28d57a0, L_0x28a93b0;
L_0x28da8d0 .cmp/eeq 2, L_0x28da540, L_0x28da7c0;
S_0x2880ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2880a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28726b0 .functor AND 1, v0x28ced40_0, v0x28cee80_0, C4<1>, C4<1>;
L_0x2872a90 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x2872e70 .functor NOT 1, v0x28ceca0_0, C4<0>, C4<0>, C4<0>;
L_0x28730f0 .functor AND 1, L_0x2872a90, L_0x2872e70, C4<1>, C4<1>;
L_0x288b520 .functor AND 1, L_0x28730f0, v0x28ced40_0, C4<1>, C4<1>;
L_0x28a93b0 .functor OR 1, L_0x28726b0, L_0x288b520, C4<0>, C4<0>;
L_0x28d4c20 .functor NOT 1, v0x28ceca0_0, C4<0>, C4<0>, C4<0>;
L_0x28d4c90 .functor OR 1, L_0x28d4c20, v0x28cee80_0, C4<0>, C4<0>;
L_0x28d4da0 .functor AND 1, v0x28ced40_0, L_0x28d4c90, C4<1>, C4<1>;
L_0x28d4e60 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d4f30 .functor OR 1, L_0x28d4e60, v0x28ceca0_0, C4<0>, C4<0>;
L_0x28d4fa0 .functor AND 1, L_0x28d4da0, L_0x28d4f30, C4<1>, C4<1>;
L_0x28d5120 .functor NOT 1, v0x28ceca0_0, C4<0>, C4<0>, C4<0>;
L_0x28d5190 .functor OR 1, L_0x28d5120, v0x28cee80_0, C4<0>, C4<0>;
L_0x28d50b0 .functor AND 1, v0x28ced40_0, L_0x28d5190, C4<1>, C4<1>;
L_0x28d5320 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d5420 .functor OR 1, L_0x28d5320, v0x28cee80_0, C4<0>, C4<0>;
L_0x28d54e0 .functor AND 1, L_0x28d50b0, L_0x28d5420, C4<1>, C4<1>;
L_0x28d5690 .functor XNOR 1, L_0x28d4fa0, L_0x28d54e0, C4<0>, C4<0>;
v0x2871c00_0 .net *"_ivl_0", 0 0, L_0x28726b0;  1 drivers
v0x2872000_0 .net *"_ivl_12", 0 0, L_0x28d4c20;  1 drivers
v0x28723e0_0 .net *"_ivl_14", 0 0, L_0x28d4c90;  1 drivers
v0x28727c0_0 .net *"_ivl_16", 0 0, L_0x28d4da0;  1 drivers
v0x2872ba0_0 .net *"_ivl_18", 0 0, L_0x28d4e60;  1 drivers
v0x2872f80_0 .net *"_ivl_2", 0 0, L_0x2872a90;  1 drivers
v0x2873200_0 .net *"_ivl_20", 0 0, L_0x28d4f30;  1 drivers
v0x28cd170_0 .net *"_ivl_24", 0 0, L_0x28d5120;  1 drivers
v0x28cd250_0 .net *"_ivl_26", 0 0, L_0x28d5190;  1 drivers
v0x28cd330_0 .net *"_ivl_28", 0 0, L_0x28d50b0;  1 drivers
v0x28cd410_0 .net *"_ivl_30", 0 0, L_0x28d5320;  1 drivers
v0x28cd4f0_0 .net *"_ivl_32", 0 0, L_0x28d5420;  1 drivers
v0x28cd5d0_0 .net *"_ivl_36", 0 0, L_0x28d5690;  1 drivers
L_0x7fb0dc971018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28cd690_0 .net *"_ivl_38", 0 0, L_0x7fb0dc971018;  1 drivers
v0x28cd770_0 .net *"_ivl_4", 0 0, L_0x2872e70;  1 drivers
v0x28cd850_0 .net *"_ivl_6", 0 0, L_0x28730f0;  1 drivers
v0x28cd930_0 .net *"_ivl_8", 0 0, L_0x288b520;  1 drivers
v0x28cda10_0 .net "a", 0 0, v0x28cec00_0;  alias, 1 drivers
v0x28cdad0_0 .net "b", 0 0, v0x28ceca0_0;  alias, 1 drivers
v0x28cdb90_0 .net "c", 0 0, v0x28ced40_0;  alias, 1 drivers
v0x28cdc50_0 .net "d", 0 0, v0x28cee80_0;  alias, 1 drivers
v0x28cdd10_0 .net "out_pos", 0 0, L_0x28d57a0;  alias, 1 drivers
v0x28cddd0_0 .net "out_sop", 0 0, L_0x28a93b0;  alias, 1 drivers
v0x28cde90_0 .net "pos0", 0 0, L_0x28d4fa0;  1 drivers
v0x28cdf50_0 .net "pos1", 0 0, L_0x28d54e0;  1 drivers
L_0x28d57a0 .functor MUXZ 1, L_0x7fb0dc971018, L_0x28d4fa0, L_0x28d5690, C4<>;
S_0x28ce0d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2880a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28cec00_0 .var "a", 0 0;
v0x28ceca0_0 .var "b", 0 0;
v0x28ced40_0 .var "c", 0 0;
v0x28cede0_0 .net "clk", 0 0, v0x28d4090_0;  1 drivers
v0x28cee80_0 .var "d", 0 0;
v0x28cef70_0 .var/2u "fail", 0 0;
v0x28cf010_0 .var/2u "fail1", 0 0;
v0x28cf0b0_0 .net "tb_match", 0 0, L_0x28da8d0;  alias, 1 drivers
v0x28cf150_0 .var "wavedrom_enable", 0 0;
v0x28cf1f0_0 .var "wavedrom_title", 511 0;
E_0x287f1f0/0 .event negedge, v0x28cede0_0;
E_0x287f1f0/1 .event posedge, v0x28cede0_0;
E_0x287f1f0 .event/or E_0x287f1f0/0, E_0x287f1f0/1;
S_0x28ce400 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28ce0d0;
 .timescale -12 -12;
v0x28ce640_0 .var/2s "i", 31 0;
E_0x287f090 .event posedge, v0x28cede0_0;
S_0x28ce740 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28ce0d0;
 .timescale -12 -12;
v0x28ce940_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28cea20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28ce0d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28cf3d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2880a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28d5950 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d59e0 .functor NOT 1, v0x28ceca0_0, C4<0>, C4<0>, C4<0>;
L_0x28d5b80 .functor AND 1, L_0x28d5950, L_0x28d59e0, C4<1>, C4<1>;
L_0x28d5c90 .functor NOT 1, v0x28ced40_0, C4<0>, C4<0>, C4<0>;
L_0x28d5e40 .functor AND 1, L_0x28d5b80, L_0x28d5c90, C4<1>, C4<1>;
L_0x28d5f50 .functor NOT 1, v0x28cee80_0, C4<0>, C4<0>, C4<0>;
L_0x28d6110 .functor AND 1, L_0x28d5e40, L_0x28d5f50, C4<1>, C4<1>;
L_0x28d6220 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d63f0 .functor NOT 1, v0x28ceca0_0, C4<0>, C4<0>, C4<0>;
L_0x28d6460 .functor AND 1, L_0x28d6220, L_0x28d63f0, C4<1>, C4<1>;
L_0x28d65d0 .functor AND 1, L_0x28d6460, v0x28ced40_0, C4<1>, C4<1>;
L_0x28d6640 .functor NOT 1, v0x28cee80_0, C4<0>, C4<0>, C4<0>;
L_0x28d6720 .functor AND 1, L_0x28d65d0, L_0x28d6640, C4<1>, C4<1>;
L_0x28d6830 .functor OR 1, L_0x28d6110, L_0x28d6720, C4<0>, C4<0>;
L_0x28d66b0 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d69c0 .functor AND 1, L_0x28d66b0, v0x28ceca0_0, C4<1>, C4<1>;
L_0x28d6b10 .functor NOT 1, v0x28ced40_0, C4<0>, C4<0>, C4<0>;
L_0x28d6b80 .functor AND 1, L_0x28d69c0, L_0x28d6b10, C4<1>, C4<1>;
L_0x28d6d30 .functor NOT 1, v0x28cee80_0, C4<0>, C4<0>, C4<0>;
L_0x28d6da0 .functor AND 1, L_0x28d6b80, L_0x28d6d30, C4<1>, C4<1>;
L_0x28d6f60 .functor OR 1, L_0x28d6830, L_0x28d6da0, C4<0>, C4<0>;
L_0x28d7070 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d71a0 .functor AND 1, L_0x28d7070, v0x28ceca0_0, C4<1>, C4<1>;
L_0x28d7260 .functor AND 1, L_0x28d71a0, v0x28ced40_0, C4<1>, C4<1>;
L_0x28d73f0 .functor NOT 1, v0x28cee80_0, C4<0>, C4<0>, C4<0>;
L_0x28d7460 .functor AND 1, L_0x28d7260, L_0x28d73f0, C4<1>, C4<1>;
L_0x28d7650 .functor OR 1, L_0x28d6f60, L_0x28d7460, C4<0>, C4<0>;
L_0x28d7760 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d78c0 .functor AND 1, L_0x28d7760, v0x28ceca0_0, C4<1>, C4<1>;
L_0x28d7980 .functor NOT 1, v0x28ced40_0, C4<0>, C4<0>, C4<0>;
L_0x28d7af0 .functor AND 1, L_0x28d78c0, L_0x28d7980, C4<1>, C4<1>;
L_0x28d7c00 .functor AND 1, L_0x28d7af0, v0x28cee80_0, C4<1>, C4<1>;
L_0x28d7dd0 .functor OR 1, L_0x28d7650, L_0x28d7c00, C4<0>, C4<0>;
L_0x28d7f30 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d82a0 .functor NOT 1, v0x28ceca0_0, C4<0>, C4<0>, C4<0>;
L_0x28d83b0 .functor NOT 1, v0x28cee80_0, C4<0>, C4<0>, C4<0>;
L_0x28d8780 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d8ab0 .functor NOT 1, v0x28ced40_0, C4<0>, C4<0>, C4<0>;
L_0x28d8650 .functor NOT 1, v0x28cee80_0, C4<0>, C4<0>, C4<0>;
L_0x28d8e40 .functor NOT 1, v0x28cec00_0, C4<0>, C4<0>, C4<0>;
L_0x28d9290 .functor NOT 1, v0x28ced40_0, C4<0>, C4<0>, C4<0>;
L_0x28d9350 .functor NOT 1, v0x28cee80_0, C4<0>, C4<0>, C4<0>;
v0x28cf590_0 .net *"_ivl_0", 0 0, L_0x28d5950;  1 drivers
v0x28cf670_0 .net *"_ivl_10", 0 0, L_0x28d5f50;  1 drivers
v0x28cf750_0 .net *"_ivl_100", 0 0, L_0x28d8e40;  1 drivers
v0x28cf840_0 .net *"_ivl_102", 0 0, L_0x28d91f0;  1 drivers
v0x28cf920_0 .net *"_ivl_104", 0 0, L_0x28d9290;  1 drivers
v0x28cfa50_0 .net *"_ivl_106", 0 0, L_0x28d95d0;  1 drivers
v0x28cfb30_0 .net *"_ivl_108", 0 0, L_0x28d9780;  1 drivers
v0x28cfc10_0 .net *"_ivl_111", 0 0, L_0x28d9b00;  1 drivers
v0x28cfcf0_0 .net *"_ivl_112", 0 0, L_0x28d9c40;  1 drivers
v0x28cfe60_0 .net *"_ivl_114", 0 0, L_0x28d9f80;  1 drivers
v0x28cff40_0 .net *"_ivl_116", 0 0, L_0x28d9350;  1 drivers
v0x28d0020_0 .net *"_ivl_118", 0 0, L_0x28da1d0;  1 drivers
v0x28d0100_0 .net *"_ivl_12", 0 0, L_0x28d6110;  1 drivers
v0x28d01e0_0 .net *"_ivl_14", 0 0, L_0x28d6220;  1 drivers
v0x28d02c0_0 .net *"_ivl_16", 0 0, L_0x28d63f0;  1 drivers
v0x28d03a0_0 .net *"_ivl_18", 0 0, L_0x28d6460;  1 drivers
v0x28d0480_0 .net *"_ivl_2", 0 0, L_0x28d59e0;  1 drivers
v0x28d0670_0 .net *"_ivl_20", 0 0, L_0x28d65d0;  1 drivers
v0x28d0750_0 .net *"_ivl_22", 0 0, L_0x28d6640;  1 drivers
v0x28d0830_0 .net *"_ivl_24", 0 0, L_0x28d6720;  1 drivers
v0x28d0910_0 .net *"_ivl_26", 0 0, L_0x28d6830;  1 drivers
v0x28d09f0_0 .net *"_ivl_28", 0 0, L_0x28d66b0;  1 drivers
v0x28d0ad0_0 .net *"_ivl_30", 0 0, L_0x28d69c0;  1 drivers
v0x28d0bb0_0 .net *"_ivl_32", 0 0, L_0x28d6b10;  1 drivers
v0x28d0c90_0 .net *"_ivl_34", 0 0, L_0x28d6b80;  1 drivers
v0x28d0d70_0 .net *"_ivl_36", 0 0, L_0x28d6d30;  1 drivers
v0x28d0e50_0 .net *"_ivl_38", 0 0, L_0x28d6da0;  1 drivers
v0x28d0f30_0 .net *"_ivl_4", 0 0, L_0x28d5b80;  1 drivers
v0x28d1010_0 .net *"_ivl_40", 0 0, L_0x28d6f60;  1 drivers
v0x28d10f0_0 .net *"_ivl_42", 0 0, L_0x28d7070;  1 drivers
v0x28d11d0_0 .net *"_ivl_44", 0 0, L_0x28d71a0;  1 drivers
v0x28d12b0_0 .net *"_ivl_46", 0 0, L_0x28d7260;  1 drivers
v0x28d1390_0 .net *"_ivl_48", 0 0, L_0x28d73f0;  1 drivers
v0x28d1680_0 .net *"_ivl_50", 0 0, L_0x28d7460;  1 drivers
v0x28d1760_0 .net *"_ivl_52", 0 0, L_0x28d7650;  1 drivers
v0x28d1840_0 .net *"_ivl_54", 0 0, L_0x28d7760;  1 drivers
v0x28d1920_0 .net *"_ivl_56", 0 0, L_0x28d78c0;  1 drivers
v0x28d1a00_0 .net *"_ivl_58", 0 0, L_0x28d7980;  1 drivers
v0x28d1ae0_0 .net *"_ivl_6", 0 0, L_0x28d5c90;  1 drivers
v0x28d1bc0_0 .net *"_ivl_60", 0 0, L_0x28d7af0;  1 drivers
v0x28d1ca0_0 .net *"_ivl_62", 0 0, L_0x28d7c00;  1 drivers
v0x28d1d80_0 .net *"_ivl_66", 0 0, L_0x28d6c90;  1 drivers
v0x28d1e60_0 .net *"_ivl_68", 0 0, L_0x28d7fa0;  1 drivers
v0x28d1f40_0 .net *"_ivl_70", 0 0, L_0x28d8090;  1 drivers
v0x28d2020_0 .net *"_ivl_72", 0 0, L_0x28d7f30;  1 drivers
v0x28d2100_0 .net *"_ivl_74", 0 0, L_0x28d82a0;  1 drivers
v0x28d21e0_0 .net *"_ivl_76", 0 0, L_0x28d8310;  1 drivers
v0x28d22c0_0 .net *"_ivl_78", 0 0, L_0x28d84c0;  1 drivers
v0x28d23a0_0 .net *"_ivl_8", 0 0, L_0x28d5e40;  1 drivers
v0x28d2480_0 .net *"_ivl_80", 0 0, L_0x28d83b0;  1 drivers
v0x28d2560_0 .net *"_ivl_82", 0 0, L_0x28d86e0;  1 drivers
v0x28d2640_0 .net *"_ivl_85", 0 0, L_0x28d88d0;  1 drivers
v0x28d2720_0 .net *"_ivl_86", 0 0, L_0x28d8780;  1 drivers
v0x28d2800_0 .net *"_ivl_88", 0 0, L_0x28d8a10;  1 drivers
v0x28d28e0_0 .net *"_ivl_90", 0 0, L_0x28d8ab0;  1 drivers
v0x28d29c0_0 .net *"_ivl_92", 0 0, L_0x28d85b0;  1 drivers
v0x28d2aa0_0 .net *"_ivl_94", 0 0, L_0x28d8650;  1 drivers
v0x28d2b80_0 .net *"_ivl_96", 0 0, L_0x28d8da0;  1 drivers
v0x28d2c60_0 .net *"_ivl_99", 0 0, L_0x28d8fb0;  1 drivers
v0x28d2d40_0 .net "a", 0 0, v0x28cec00_0;  alias, 1 drivers
v0x28d2de0_0 .net "b", 0 0, v0x28ceca0_0;  alias, 1 drivers
v0x28d2ed0_0 .net "c", 0 0, v0x28ced40_0;  alias, 1 drivers
v0x28d2fc0_0 .net "d", 0 0, v0x28cee80_0;  alias, 1 drivers
v0x28d30b0_0 .net "out_pos", 0 0, L_0x28da3b0;  alias, 1 drivers
v0x28d3170_0 .net "out_sop", 0 0, L_0x28d7dd0;  alias, 1 drivers
L_0x28d6c90 .arith/sum 1, v0x28cec00_0, v0x28ceca0_0;
L_0x28d7fa0 .arith/sum 1, L_0x28d6c90, v0x28ced40_0;
L_0x28d8090 .arith/sum 1, L_0x28d7fa0, v0x28cee80_0;
L_0x28d8310 .arith/sum 1, L_0x28d7f30, L_0x28d82a0;
L_0x28d84c0 .arith/sum 1, L_0x28d8310, v0x28ced40_0;
L_0x28d86e0 .arith/sum 1, L_0x28d84c0, L_0x28d83b0;
L_0x28d88d0 .arith/mult 1, L_0x28d8090, L_0x28d86e0;
L_0x28d8a10 .arith/sum 1, L_0x28d8780, v0x28ceca0_0;
L_0x28d85b0 .arith/sum 1, L_0x28d8a10, L_0x28d8ab0;
L_0x28d8da0 .arith/sum 1, L_0x28d85b0, L_0x28d8650;
L_0x28d8fb0 .arith/mult 1, L_0x28d88d0, L_0x28d8da0;
L_0x28d91f0 .arith/sum 1, L_0x28d8e40, v0x28ceca0_0;
L_0x28d95d0 .arith/sum 1, L_0x28d91f0, L_0x28d9290;
L_0x28d9780 .arith/sum 1, L_0x28d95d0, v0x28cee80_0;
L_0x28d9b00 .arith/mult 1, L_0x28d8fb0, L_0x28d9780;
L_0x28d9c40 .arith/sum 1, v0x28cec00_0, v0x28ceca0_0;
L_0x28d9f80 .arith/sum 1, L_0x28d9c40, v0x28ced40_0;
L_0x28da1d0 .arith/sum 1, L_0x28d9f80, L_0x28d9350;
L_0x28da3b0 .arith/mult 1, L_0x28d9b00, L_0x28da1d0;
S_0x28d3700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2880a10;
 .timescale -12 -12;
E_0x28679f0 .event anyedge, v0x28d44f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28d44f0_0;
    %nor/r;
    %assign/vec4 v0x28d44f0_0, 0;
    %wait E_0x28679f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28ce0d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cf010_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28ce0d0;
T_4 ;
    %wait E_0x287f1f0;
    %load/vec4 v0x28cf0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28cef70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28ce0d0;
T_5 ;
    %wait E_0x287f090;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %wait E_0x287f090;
    %load/vec4 v0x28cef70_0;
    %store/vec4 v0x28cf010_0, 0, 1;
    %fork t_1, S_0x28ce400;
    %jmp t_0;
    .scope S_0x28ce400;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28ce640_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28ce640_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x287f090;
    %load/vec4 v0x28ce640_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28ce640_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28ce640_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28ce0d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x287f1f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28cee80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ced40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ceca0_0, 0;
    %assign/vec4 v0x28cec00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28cef70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28cf010_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2880a10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28d4090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28d44f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2880a10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28d4090_0;
    %inv;
    %store/vec4 v0x28d4090_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2880a10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28cede0_0, v0x28d4660_0, v0x28d3eb0_0, v0x28d3f50_0, v0x28d3ff0_0, v0x28d4130_0, v0x28d43b0_0, v0x28d4310_0, v0x28d4270_0, v0x28d41d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2880a10;
T_9 ;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2880a10;
T_10 ;
    %wait E_0x287f1f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28d4450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d4450_0, 4, 32;
    %load/vec4 v0x28d4590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d4450_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28d4450_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d4450_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28d43b0_0;
    %load/vec4 v0x28d43b0_0;
    %load/vec4 v0x28d4310_0;
    %xor;
    %load/vec4 v0x28d43b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d4450_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d4450_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28d4270_0;
    %load/vec4 v0x28d4270_0;
    %load/vec4 v0x28d41d0_0;
    %xor;
    %load/vec4 v0x28d4270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d4450_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28d4450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d4450_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter4/response4/top_module.sv";
