
*** Running vivado
    with args -log zynq_example_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_example_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 31 23:35:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_example_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top zynq_example_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_bram_ctrl_0_0/zynq_example_axi_bram_ctrl_0_0.dcp' for cell 'zynq_example_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0.dcp' for cell 'zynq_example_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_blk_mem_gen_0_0/zynq_example_blk_mem_gen_0_0.dcp' for cell 'zynq_example_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.dcp' for cell 'zynq_example_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_processing_system7_0_0/zynq_example_processing_system7_0_0.dcp' for cell 'zynq_example_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_interconnect_0_imp_xbar_0/zynq_example_axi_interconnect_0_imp_xbar_0.dcp' for cell 'zynq_example_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_interconnect_0_imp_auto_pc_0/zynq_example_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_interconnect_0_imp_auto_pc_1/zynq_example_axi_interconnect_0_imp_auto_pc_1.dcp' for cell 'zynq_example_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 657.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_processing_system7_0_0/zynq_example_processing_system7_0_0.xdc] for cell 'zynq_example_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_processing_system7_0_0/zynq_example_processing_system7_0_0.xdc] for cell 'zynq_example_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_board.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_board.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0_board.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0_board.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'zynq_example_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 809.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 847.199 ; gain = 38.148

Starting Cache Timing Information Task

*** Running vivado
    with args -log zynq_example_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_example_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 31 23:37:56 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_example_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top zynq_example_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_bram_ctrl_0_0/zynq_example_axi_bram_ctrl_0_0.dcp' for cell 'zynq_example_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0.dcp' for cell 'zynq_example_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_blk_mem_gen_0_0/zynq_example_blk_mem_gen_0_0.dcp' for cell 'zynq_example_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.dcp' for cell 'zynq_example_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_processing_system7_0_0/zynq_example_processing_system7_0_0.dcp' for cell 'zynq_example_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_interconnect_0_imp_xbar_0/zynq_example_axi_interconnect_0_imp_xbar_0.dcp' for cell 'zynq_example_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_interconnect_0_imp_auto_pc_0/zynq_example_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'zynq_example_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_interconnect_0_imp_auto_pc_1/zynq_example_axi_interconnect_0_imp_auto_pc_1.dcp' for cell 'zynq_example_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 656.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_processing_system7_0_0/zynq_example_processing_system7_0_0.xdc] for cell 'zynq_example_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_processing_system7_0_0/zynq_example_processing_system7_0_0.xdc] for cell 'zynq_example_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_board.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_board.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.xdc] for cell 'zynq_example_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0_board.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0_board.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.gen/sources_1/bd/zynq_example/ip/zynq_example_axi_gpio_0_0/zynq_example_axi_gpio_0_0.xdc] for cell 'zynq_example_i/axi_gpio_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'zynq_example_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 809.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 851.574 ; gain = 42.094

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 96eb5e7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1398.586 ; gain = 547.012

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 96eb5e7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 96eb5e7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 1 Initialization | Checksum: 96eb5e7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 96eb5e7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 96eb5e7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 96eb5e7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 15 inverters resulting in an inversion of 122 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1706f3c56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1806.609 ; gain = 0.000
Retarget | Checksum: 1706f3c56
INFO: [Opt 31-389] Phase Retarget created 40 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 120ac95b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1806.609 ; gain = 0.000
Constant propagation | Checksum: 120ac95b5
INFO: [Opt 31-389] Phase Constant propagation created 72 cells and removed 338 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1806.609 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 5 Sweep | Checksum: 148ec92a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.838 . Memory (MB): peak = 1806.609 ; gain = 0.000
Sweep | Checksum: 148ec92a1
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 499 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 148ec92a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.893 . Memory (MB): peak = 1806.609 ; gain = 0.000
BUFG optimization | Checksum: 148ec92a1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 148ec92a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.908 . Memory (MB): peak = 1806.609 ; gain = 0.000
Shift Register Optimization | Checksum: 148ec92a1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
Phase 8 Post Processing Netlist | Checksum: 1701ac1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1806.609 ; gain = 0.000
Post Processing Netlist | Checksum: 1701ac1a9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: cc16cfc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: cc16cfc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 9 Finalization | Checksum: cc16cfc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.609 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              40  |              80  |                                              2  |
|  Constant propagation         |              72  |             338  |                                              0  |
|  Sweep                        |               4  |             499  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cc16cfc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.609 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cc16cfc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1806.609 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cc16cfc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1806.609 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1806.609 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: cc16cfc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1806.609 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24828] Executing command : report_drc -file zynq_example_wrapper_drc_opted.rpt -pb zynq_example_wrapper_drc_opted.pb -rpx zynq_example_wrapper_drc_opted.rpx
Command: report_drc -file zynq_example_wrapper_drc_opted.rpt -pb zynq_example_wrapper_drc_opted.pb -rpx zynq_example_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1806.609 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1806.609 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1806.609 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1806.609 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1806.609 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1806.609 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1806.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9de06ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1806.609 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 158284eeb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ee2b4965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ee2b4965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ee2b4965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9e94bc47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fa847d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fa847d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 14d5449b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 11acff3a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 72 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 0 LUT, combined 20 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1806.609 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             20  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             20  |                    20  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1ad62103e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1de7f1044

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1de7f1044

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b117a9e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2305bea6b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9dd897b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17459a81b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21a470d4b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1846100db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 145dd5d7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 145dd5d7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1889f9b78

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.560 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e50bd9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1806.609 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 125d26739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1889f9b78

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.560. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1534a0930

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1534a0930

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1534a0930

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1534a0930

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1534a0930

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1806.609 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 117908d86

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000
Ending Placer Task | Checksum: e7e02289

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.609 ; gain = 0.000
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_example_wrapper_utilization_placed.rpt -pb zynq_example_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file zynq_example_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1806.609 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file zynq_example_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1806.609 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1807.121 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.459 . Memory (MB): peak = 1810.035 ; gain = 2.914
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.035 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1810.035 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1810.035 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1810.035 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1810.035 ; gain = 2.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 1821.613 ; gain = 11.578
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 9.560 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1839.457 ; gain = 0.004
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1842.406 ; gain = 2.949
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.406 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1842.406 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1842.406 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1842.406 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1842.406 ; gain = 2.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 168e33f2 ConstDB: 0 ShapeSum: bb587ba7 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 7c065b69 | NumContArr: 25f2b4be | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2274b0561

Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1938.719 ; gain = 96.312

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2274b0561

Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1938.719 ; gain = 96.312

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2274b0561

Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 1938.719 ; gain = 96.312
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 205bc2329

Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1979.109 ; gain = 136.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.547  | TNS=0.000  | WHS=-0.165 | THS=-29.388|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2398
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2398
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2297e76e9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2297e76e9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1defb9b5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 1979.109 ; gain = 136.703
Phase 4 Initial Routing | Checksum: 1defb9b5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.143  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 223f7ff0e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.143  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1eb036eac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.143  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1d993d7b1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703
Phase 5 Rip-up And Reroute | Checksum: 1d993d7b1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1d993d7b1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d993d7b1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703
Phase 6 Delay and Skew Optimization | Checksum: 1d993d7b1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.258  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c798cd60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703
Phase 7 Post Hold Fix | Checksum: 1c798cd60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.371026 %
  Global Horizontal Routing Utilization  = 0.455967 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c798cd60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c798cd60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18dc2e625

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 18dc2e625

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1979.109 ; gain = 136.703

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.258  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 18dc2e625

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1979.109 ; gain = 136.703
Total Elapsed time in route_design: 56.511 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1cc74690e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1979.109 ; gain = 136.703
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1cc74690e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1979.109 ; gain = 136.703

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24828] Executing command : report_drc -file zynq_example_wrapper_drc_routed.rpt -pb zynq_example_wrapper_drc_routed.pb -rpx zynq_example_wrapper_drc_routed.rpx
Command: report_drc -file zynq_example_wrapper_drc_routed.rpt -pb zynq_example_wrapper_drc_routed.pb -rpx zynq_example_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file zynq_example_wrapper_methodology_drc_routed.rpt -pb zynq_example_wrapper_methodology_drc_routed.pb -rpx zynq_example_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_example_wrapper_methodology_drc_routed.rpt -pb zynq_example_wrapper_methodology_drc_routed.pb -rpx zynq_example_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_example_wrapper_timing_summary_routed.rpt -pb zynq_example_wrapper_timing_summary_routed.pb -rpx zynq_example_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file zynq_example_wrapper_route_status.rpt -pb zynq_example_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file zynq_example_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file zynq_example_wrapper_power_routed.rpt -pb zynq_example_wrapper_power_summary_routed.pb -rpx zynq_example_wrapper_power_routed.rpx
Command: report_power -file zynq_example_wrapper_power_routed.rpt -pb zynq_example_wrapper_power_summary_routed.pb -rpx zynq_example_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file zynq_example_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file zynq_example_wrapper_bus_skew_routed.rpt -pb zynq_example_wrapper_bus_skew_routed.pb -rpx zynq_example_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2056.691 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2056.781 ; gain = 0.090
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.781 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2056.781 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2056.781 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2056.781 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 2056.781 ; gain = 0.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_routed.dcp' has been generated.
CRITICAL WARNING: [Memdata 28-165] The reference name: zynq_example_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
CRITICAL WARNING: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.runs/impl_1/zynq_example_wrapper_bd.bmm
Command: write_bitstream -force zynq_example_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_example_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 23:40:17 2024...
