// Seed: 948198040
`define pp_3 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  logic id_3 = id_1;
endmodule
